

================================================================
== Vitis HLS Report for 'bit_reverse'
================================================================
* Date:           Fri Jun 30 11:19:33 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |     2048|     2048|         3|          2|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln20 = store i11 0, i11 %i" [fft_baseline/fft.cpp:20]   --->   Operation 9 'store' 'store_ln20' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.body" [fft_baseline/fft.cpp:20]   --->   Operation 10 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [fft_baseline/fft.cpp:20]   --->   Operation 11 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.79ns)   --->   "%icmp_ln20 = icmp_eq  i11 %i_1, i11 1024" [fft_baseline/fft.cpp:20]   --->   Operation 13 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.96ns)   --->   "%add_ln20 = add i11 %i_1, i11 1" [fft_baseline/fft.cpp:20]   --->   Operation 15 'add' 'add_ln20' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.body.split, void %for.end" [fft_baseline/fft.cpp:20]   --->   Operation 16 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_cast42 = zext i11 %i_1" [fft_baseline/fft.cpp:20]   --->   Operation 17 'zext' 'i_cast42' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [fft_baseline/fft.cpp:20]   --->   Operation 18 'specloopname' 'specloopname_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%or_ln8_8 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %i_1, i32 9, i32 0" [fft_baseline/fft.cpp:8]   --->   Operation 19 'partselect' 'or_ln8_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i10 %or_ln8_8" [fft_baseline/fft.cpp:22]   --->   Operation 20 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i10 %or_ln8_8" [fft_baseline/fft.cpp:22]   --->   Operation 21 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%icmp_ln22 = icmp_ugt  i11 %i_1, i11 %zext_ln22_1" [fft_baseline/fft.cpp:22]   --->   Operation 22 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %if.then, void %for.inc" [fft_baseline/fft.cpp:22]   --->   Operation 23 'br' 'br_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %i_cast42" [fft_baseline/fft.cpp:24]   --->   Operation 24 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:24]   --->   Operation 25 'load' 'X_R_load' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%X_R_addr_11 = getelementptr i32 %X_R, i64 0, i64 %zext_ln22" [fft_baseline/fft.cpp:25]   --->   Operation 26 'getelementptr' 'X_R_addr_11' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.29ns)   --->   "%X_R_load_11 = load i10 %X_R_addr_11" [fft_baseline/fft.cpp:25]   --->   Operation 27 'load' 'X_R_load_11' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %i_cast42" [fft_baseline/fft.cpp:29]   --->   Operation 28 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:29]   --->   Operation 29 'load' 'X_I_load' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%X_I_addr_11 = getelementptr i32 %X_I, i64 0, i64 %zext_ln22" [fft_baseline/fft.cpp:30]   --->   Operation 30 'getelementptr' 'X_I_addr_11' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.29ns)   --->   "%X_I_load_11 = load i10 %X_I_addr_11" [fft_baseline/fft.cpp:30]   --->   Operation 31 'load' 'X_I_load_11' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln20 = store i11 %add_ln20, i11 %i" [fft_baseline/fft.cpp:20]   --->   Operation 32 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.body" [fft_baseline/fft.cpp:20]   --->   Operation 33 'br' 'br_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [fft_baseline/fft.cpp:34]   --->   Operation 51 'ret' 'ret_ln34' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 34 [1/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:24]   --->   Operation 34 'load' 'X_R_load' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 35 [1/2] (1.29ns)   --->   "%X_R_load_11 = load i10 %X_R_addr_11" [fft_baseline/fft.cpp:25]   --->   Operation 35 'load' 'X_R_load_11' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %X_R_load_11" [fft_baseline/fft.cpp:25]   --->   Operation 36 'bitcast' 'bitcast_ln25' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%OUT_R_addr = getelementptr i32 %OUT_R, i64 0, i64 %i_cast42" [fft_baseline/fft.cpp:25]   --->   Operation 37 'getelementptr' 'OUT_R_addr' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.29ns)   --->   "%store_ln25 = store i32 %bitcast_ln25, i10 %OUT_R_addr" [fft_baseline/fft.cpp:25]   --->   Operation 38 'store' 'store_ln25' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 39 [1/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:29]   --->   Operation 39 'load' 'X_I_load' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 40 [1/2] (1.29ns)   --->   "%X_I_load_11 = load i10 %X_I_addr_11" [fft_baseline/fft.cpp:30]   --->   Operation 40 'load' 'X_I_load_11' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %X_I_load_11" [fft_baseline/fft.cpp:30]   --->   Operation 41 'bitcast' 'bitcast_ln30' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%OUT_I_addr = getelementptr i32 %OUT_I, i64 0, i64 %i_cast42" [fft_baseline/fft.cpp:30]   --->   Operation 42 'getelementptr' 'OUT_I_addr' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln30 = store i32 %bitcast_ln30, i10 %OUT_I_addr" [fft_baseline/fft.cpp:30]   --->   Operation 43 'store' 'store_ln30' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%temp = bitcast i32 %X_R_load" [fft_baseline/fft.cpp:24]   --->   Operation 44 'bitcast' 'temp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%OUT_R_addr_2 = getelementptr i32 %OUT_R, i64 0, i64 %zext_ln22" [fft_baseline/fft.cpp:26]   --->   Operation 45 'getelementptr' 'OUT_R_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.29ns)   --->   "%store_ln26 = store i32 %temp, i10 %OUT_R_addr_2" [fft_baseline/fft.cpp:26]   --->   Operation 46 'store' 'store_ln26' <Predicate = (!icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%temp_1 = bitcast i32 %X_I_load" [fft_baseline/fft.cpp:29]   --->   Operation 47 'bitcast' 'temp_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%OUT_I_addr_2 = getelementptr i32 %OUT_I, i64 0, i64 %zext_ln22" [fft_baseline/fft.cpp:31]   --->   Operation 48 'getelementptr' 'OUT_I_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln31 = store i32 %temp_1, i10 %OUT_I_addr_2" [fft_baseline/fft.cpp:31]   --->   Operation 49 'store' 'store_ln31' <Predicate = (!icmp_ln22)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [fft_baseline/fft.cpp:32]   --->   Operation 50 'br' 'br_ln32' <Predicate = (!icmp_ln22)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OUT_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ OUT_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0100]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln20        (store            ) [ 0000]
br_ln20           (br               ) [ 0000]
i_1               (load             ) [ 0000]
specpipeline_ln0  (specpipeline     ) [ 0000]
icmp_ln20         (icmp             ) [ 0110]
empty             (speclooptripcount) [ 0000]
add_ln20          (add              ) [ 0000]
br_ln20           (br               ) [ 0000]
i_cast42          (zext             ) [ 0010]
specloopname_ln20 (specloopname     ) [ 0000]
or_ln8_8          (partselect       ) [ 0000]
zext_ln22         (zext             ) [ 0111]
zext_ln22_1       (zext             ) [ 0000]
icmp_ln22         (icmp             ) [ 0111]
br_ln22           (br               ) [ 0000]
X_R_addr          (getelementptr    ) [ 0010]
X_R_addr_11       (getelementptr    ) [ 0010]
X_I_addr          (getelementptr    ) [ 0010]
X_I_addr_11       (getelementptr    ) [ 0010]
store_ln20        (store            ) [ 0000]
br_ln20           (br               ) [ 0000]
X_R_load          (load             ) [ 0101]
X_R_load_11       (load             ) [ 0000]
bitcast_ln25      (bitcast          ) [ 0000]
OUT_R_addr        (getelementptr    ) [ 0000]
store_ln25        (store            ) [ 0000]
X_I_load          (load             ) [ 0101]
X_I_load_11       (load             ) [ 0000]
bitcast_ln30      (bitcast          ) [ 0000]
OUT_I_addr        (getelementptr    ) [ 0000]
store_ln30        (store            ) [ 0000]
temp              (bitcast          ) [ 0000]
OUT_R_addr_2      (getelementptr    ) [ 0000]
store_ln26        (store            ) [ 0000]
temp_1            (bitcast          ) [ 0000]
OUT_I_addr_2      (getelementptr    ) [ 0000]
store_ln31        (store            ) [ 0000]
br_ln32           (br               ) [ 0000]
ret_ln34          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="X_R_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="11" slack="0"/>
<pin id="52" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="10" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="0"/>
<pin id="60" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="61" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="0"/>
<pin id="63" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_load/1 X_R_load_11/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="X_R_addr_11_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="10" slack="0"/>
<pin id="69" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_11/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="X_I_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="11" slack="0"/>
<pin id="77" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="0"/>
<pin id="85" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="86" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="0"/>
<pin id="88" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_load/1 X_I_load_11/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="X_I_addr_11_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="10" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_11/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="OUT_R_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="11" slack="1"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 store_ln26/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="OUT_I_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="11" slack="1"/>
<pin id="115" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 store_ln31/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="OUT_R_addr_2_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="10" slack="2"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_addr_2/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="OUT_I_addr_2_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="2"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_addr_2/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln20_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="11" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_1_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln20_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="11" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln20_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_cast42_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast42/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="or_ln8_8_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="0" index="1" bw="11" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="0" index="3" bw="1" slack="0"/>
<pin id="171" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="or_ln8_8/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln22_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln22_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="0"/>
<pin id="184" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln22_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="10" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln20_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="0" index="1" bw="11" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="bitcast_ln25_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="bitcast_ln30_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="temp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="temp_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_1/3 "/>
</bind>
</comp>

<comp id="215" class="1005" name="i_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="222" class="1005" name="icmp_ln20_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="226" class="1005" name="i_cast42_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast42 "/>
</bind>
</comp>

<comp id="232" class="1005" name="zext_ln22_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="2"/>
<pin id="234" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="238" class="1005" name="icmp_ln22_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="242" class="1005" name="X_R_addr_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="1"/>
<pin id="244" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="247" class="1005" name="X_R_addr_11_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="1"/>
<pin id="249" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_11 "/>
</bind>
</comp>

<comp id="252" class="1005" name="X_I_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="1"/>
<pin id="254" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="X_I_addr_11_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="1"/>
<pin id="259" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_11 "/>
</bind>
</comp>

<comp id="262" class="1005" name="X_R_load_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load "/>
</bind>
</comp>

<comp id="267" class="1005" name="X_I_load_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="42" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="64"><net_src comp="48" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="42" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="72"><net_src comp="65" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="89"><net_src comp="73" pin="3"/><net_sink comp="80" pin=2"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="90" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="145" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="145" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="166" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="185"><net_src comp="166" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="145" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="154" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="55" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="205"><net_src comp="80" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="210"><net_src comp="207" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="218"><net_src comp="44" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="225"><net_src comp="148" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="160" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="235"><net_src comp="176" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="241"><net_src comp="186" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="48" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="250"><net_src comp="65" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="255"><net_src comp="73" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="260"><net_src comp="90" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="265"><net_src comp="55" pin="7"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="270"><net_src comp="80" pin="7"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="211" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R | {2 3 }
	Port: OUT_I | {2 3 }
 - Input state : 
	Port: bit_reverse : X_R | {1 2 }
	Port: bit_reverse : X_I | {1 2 }
  - Chain level:
	State 1
		store_ln20 : 1
		i_1 : 1
		icmp_ln20 : 2
		add_ln20 : 2
		br_ln20 : 3
		i_cast42 : 2
		or_ln8_8 : 2
		zext_ln22 : 3
		zext_ln22_1 : 3
		icmp_ln22 : 4
		br_ln22 : 5
		X_R_addr : 3
		X_R_load : 4
		X_R_addr_11 : 4
		X_R_load_11 : 5
		X_I_addr : 3
		X_I_load : 4
		X_I_addr_11 : 4
		X_I_load_11 : 5
		store_ln20 : 3
	State 2
		bitcast_ln25 : 1
		store_ln25 : 2
		bitcast_ln30 : 1
		store_ln30 : 2
	State 3
		store_ln26 : 1
		store_ln31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln20_fu_148  |    0    |    11   |
|          |  icmp_ln22_fu_186  |    0    |    11   |
|----------|--------------------|---------|---------|
|    add   |   add_ln20_fu_154  |    0    |    18   |
|----------|--------------------|---------|---------|
|          |   i_cast42_fu_160  |    0    |    0    |
|   zext   |  zext_ln22_fu_176  |    0    |    0    |
|          | zext_ln22_1_fu_182 |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|   or_ln8_8_fu_166  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    40   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|X_I_addr_11_reg_257|   10   |
|  X_I_addr_reg_252 |   10   |
|  X_I_load_reg_267 |   32   |
|X_R_addr_11_reg_247|   10   |
|  X_R_addr_reg_242 |   10   |
|  X_R_load_reg_262 |   32   |
|  i_cast42_reg_226 |   64   |
|     i_reg_215     |   11   |
| icmp_ln20_reg_222 |    1   |
| icmp_ln22_reg_238 |    1   |
| zext_ln22_reg_232 |   64   |
+-------------------+--------+
|       Total       |   245  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_55 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_55 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_80 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_80 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_105 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_105 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_118 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_118 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   208  ||   3.68  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   40   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   245  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   245  |   112  |
+-----------+--------+--------+--------+
