# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab_controlLogic.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:55:59 on Nov 05,2017
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# -- Compiling module controlLogic_testbench
# 
# Top level modules:
# 	controlLogic_testbench
# End time: 20:55:59 on Nov 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work controlLogic_testbench 
# Start time: 20:56:00 on Nov 05,2017
# Loading sv_std.std
# Loading work.controlLogic_testbench
# Loading work.controlLogic
# ** Warning: (vsim-3017) ./controlLogic.sv(160): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /controlLogic_testbench/dut File: ./controlLogic.sv
# ** Warning: (vsim-3722) ./controlLogic.sv(160): [TFMPC] - Missing connection for port 'ALUOp'.
# ** Error: Cannot open macro file: controlLogic.do
# Error in macro ./runlab_controlLogic.do line 18
# Cannot open macro file: controlLogic.do
#     while executing
# "do controlLogic.do"
add wave -position end  sim:/controlLogic_testbench/OpCode
add wave -position end  sim:/controlLogic_testbench/zero
add wave -position end  sim:/controlLogic_testbench/negative
add wave -position end  sim:/controlLogic_testbench/carryout
add wave -position end  sim:/controlLogic_testbench/overflow
add wave -position end  sim:/controlLogic_testbench/RegWrite
add wave -position end  sim:/controlLogic_testbench/Reg2Loc
add wave -position end  sim:/controlLogic_testbench/ALUSrc
add wave -position end  sim:/controlLogic_testbench/MemWrite
add wave -position end  sim:/controlLogic_testbench/MemToReg
add wave -position end  sim:/controlLogic_testbench/UncondBr
add wave -position end  sim:/controlLogic_testbench/BrTaken
add wave -position end  sim:/controlLogic_testbench/Imm_12
add wave -position end  sim:/controlLogic_testbench/ALUOp
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Emraj/Desktop/EE-469/Lab_3/controlLogic_wave.do
do runlab_controlLogic.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:18 on Nov 05,2017
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# -- Compiling module controlLogic_testbench
# 
# Top level modules:
# 	controlLogic_testbench
# End time: 20:59:18 on Nov 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work controlLogic_testbench 
# Start time: 20:59:19 on Nov 05,2017
# Loading sv_std.std
# Loading work.controlLogic_testbench
# Loading work.controlLogic
# ** Warning: (vsim-3017) ./controlLogic.sv(160): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /controlLogic_testbench/dut File: ./controlLogic.sv
# ** Warning: (vsim-3722) ./controlLogic.sv(160): [TFMPC] - Missing connection for port 'ALUOp'.
# ** Error: Cannot open macro file: controlLogic.do
# Error in macro ./runlab_controlLogic.do line 18
# Cannot open macro file: controlLogic.do
#     while executing
# "do controlLogic.do"
do runlab_controlLogic.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:52 on Nov 05,2017
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# -- Compiling module controlLogic_testbench
# 
# Top level modules:
# 	controlLogic_testbench
# End time: 20:59:52 on Nov 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work controlLogic_testbench 
# Start time: 20:59:53 on Nov 05,2017
# Loading sv_std.std
# Loading work.controlLogic_testbench
# Loading work.controlLogic
# ** Warning: (vsim-3017) ./controlLogic.sv(160): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /controlLogic_testbench/dut File: ./controlLogic.sv
# ** Warning: (vsim-3722) ./controlLogic.sv(160): [TFMPC] - Missing connection for port 'ALUOp'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab_controlLogic.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:53 on Nov 05,2017
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# -- Compiling module controlLogic_testbench
# 
# Top level modules:
# 	controlLogic_testbench
# End time: 21:09:53 on Nov 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work controlLogic_testbench 
# Start time: 21:09:55 on Nov 05,2017
# Loading sv_std.std
# Loading work.controlLogic_testbench
# Loading work.controlLogic
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab_controlLogic.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:05 on Nov 05,2017
# vlog -reportprogress 300 ./controlLogic.sv 
# -- Compiling module controlLogic
# -- Compiling module controlLogic_testbench
# 
# Top level modules:
# 	controlLogic_testbench
# End time: 21:26:05 on Nov 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work controlLogic_testbench 
# Start time: 21:26:07 on Nov 05,2017
# Loading sv_std.std
# Loading work.controlLogic_testbench
# Loading work.controlLogic
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# WARNING: No extended dataflow license exists
# End time: 21:42:09 on Nov 05,2017, Elapsed time: 0:16:02
# Errors: 0, Warnings: 1
