# Memory-Design
Design of 4X4 16-bit SRAM Memory Array Using Cadence Virtuoso tool.

## About
The project involves the design of a 4X4 16-bit SRAM Memory Array using *Cadence Virtuoso* built using *GPDK 180nm* Technology.

## Introduction
![Picture1](https://github.com/KeerthanaUmesh/Memory-Design/assets/147648970/bca1c502-a462-4d61-84f6-fdd75aa42d70)

