<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>VLSI From Zero</title>

  <link rel="stylesheet" href="css/style.css">
</head>

<body>

<!-- HEADER -->
<header>
  <h1>VLSI From Zero</h1>
  <span class="menu-icon" onclick="openMenu()">☰</span>
</header>

<!-- SIDEBAR MENU -->
<div id="menu" class="sidebar">
  <span class="close-btn" onclick="closeMenu()">&times;</span>
  <a href="index.html">Home</a>
  <a href="start-here.html">Start Here</a>
  <a href="setup.html">Setup & Downloads</a>
  <a href="verilog-basics.html">Verilog Basics</a>
  <a href="career.html">Career Path</a>
  <a href="about.html">About</a>
</div>

<!-- MAIN CONTENT -->
<div class="main">

  <!-- HERO SECTION -->
  <section class="hero">
    <h2>Learn VLSI From Zero</h2>
    <p>
      A beginner-friendly learning platform to understand
      <b>VLSI, Verilog, and ASIC design flow</b>
      using free and industry-relevant tools.
    </p>

    <div class="hero-buttons">
      <a href="start-here.html" class="btn primary">Start Learning</a>
      <a href="setup.html" class="btn secondary">Setup & Downloads</a>
    </div>
  </section>

  <!-- WHO THIS IS FOR -->
  <section class="card">
    <h3>Who is this website for?</h3>
    <ul>
      <li>ECE students new to VLSI</li>
      <li>Students confused about tools and design flow</li>
      <li>Beginners learning Verilog practically</li>
      <li>Anyone without access to paid EDA tools</li>
    </ul>
  </section>

  <!-- WHAT YOU WILL LEARN -->
  <section class="card">
    <h3>What will you learn here?</h3>
    <ul>
      <li>Verilog basics and RTL design</li>
      <li>Simulation and waveform debugging</li>
      <li>Synthesis and netlist generation</li>
      <li>How real ASIC-style VLSI flow works</li>
    </ul>
  </section>

  <!-- DIFFERENTIATOR -->
  <section class="card">
    <h3>How is this different?</h3>
    <p>
      This website focuses on <b>clarity over complexity</b>.
      No paid tools. No confusing theory dumps.
      Just step-by-step learning with commands,
      explanations, and real outputs.
    </p>
  </section>

  <!-- FEATURE CARDS -->
  <div class="cards">

    <div class="card">
      <h3>Understand VLSI Basics</h3>
      <p>
        Learn what VLSI is, how chips are designed,
        and where Verilog fits in the design flow.
      </p>
    </div>

    <div class="card">
      <h3>Write & Run Verilog</h3>
      <p>
        Simulate real Verilog code using
        Icarus Verilog and analyze waveforms in GTKWave.
      </p>
    </div>

    <div class="card">
      <h3>ASIC-Style Flow</h3>
      <p>
        Practice RTL → Simulation → Synthesis → Netlist
        using open-source tools like Yosys and Verilator.
      </p>
    </div>

  </div>

</div>

<!-- FOOTER -->
<footer>
  <b>Disclaimer:</b> This website is created for self-learning and educational
  guidance only. It does not offer paid courses, internships,
  certifications, or job guarantees.
</footer>

<!-- MENU SCRIPT -->
<script src="js/menu.js"></script>

</body>
</html>
