Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 31 14:42:15 2025
| Host         : DESKTOP-NV7NN3N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_top_timing_summary_routed.rpt -rpx CPU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 1283 register/latch pins with no clock driven by root clock pin: ClkDiv/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce/ck_div/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sevenSegmentDisplay/divclk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: upg_rst_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4910 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.072        0.000                      0                   89        0.263        0.000                      0                   89        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
fpga_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk            5.529        0.000                      0                   45        0.263        0.000                      0                   45        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fpga_clk           fpga_clk                 1.072        0.000                      0                   44        6.178        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 1.014ns (22.468%)  route 3.499ns (77.532%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.112    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.630 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.144     6.774    sevenSegmentDisplay/divclk_cnt[11]
    SLICE_X54Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.810     7.708    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.832 r  sevenSegmentDisplay/divclk_cnt[18]_i_4/O
                         net (fo=1, routed)           0.282     8.114    sevenSegmentDisplay/divclk_cnt[18]_i_4_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.238 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.263     9.501    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.124     9.625 r  sevenSegmentDisplay/divclk_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     9.625    sevenSegmentDisplay/divclk_cnt_1[11]
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.448    14.815    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
                         clock pessimism              0.297    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X56Y36         FDCE (Setup_fdce_C_D)        0.077    15.154    sevenSegmentDisplay/divclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.014ns (22.508%)  route 3.491ns (77.492%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.112    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.630 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.144     6.774    sevenSegmentDisplay/divclk_cnt[11]
    SLICE_X54Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.810     7.708    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.832 r  sevenSegmentDisplay/divclk_cnt[18]_i_4/O
                         net (fo=1, routed)           0.282     8.114    sevenSegmentDisplay/divclk_cnt[18]_i_4_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.238 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.255     9.493    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.124     9.617 r  sevenSegmentDisplay/divclk_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.617    sevenSegmentDisplay/divclk_cnt_1[16]
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.448    14.815    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/C
                         clock pessimism              0.297    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X56Y36         FDCE (Setup_fdce_C_D)        0.081    15.158    sevenSegmentDisplay/divclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.036ns (22.844%)  route 3.499ns (77.156%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.112    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.630 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.144     6.774    sevenSegmentDisplay/divclk_cnt[11]
    SLICE_X54Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.810     7.708    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.832 r  sevenSegmentDisplay/divclk_cnt[18]_i_4/O
                         net (fo=1, routed)           0.282     8.114    sevenSegmentDisplay/divclk_cnt[18]_i_4_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.238 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.263     9.501    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.146     9.647 r  sevenSegmentDisplay/divclk_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     9.647    sevenSegmentDisplay/divclk_cnt_1[12]
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.448    14.815    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/C
                         clock pessimism              0.297    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X56Y36         FDCE (Setup_fdce_C_D)        0.118    15.195    sevenSegmentDisplay/divclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.042ns (22.986%)  route 3.491ns (77.014%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.112    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.630 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.144     6.774    sevenSegmentDisplay/divclk_cnt[11]
    SLICE_X54Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.810     7.708    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.832 r  sevenSegmentDisplay/divclk_cnt[18]_i_4/O
                         net (fo=1, routed)           0.282     8.114    sevenSegmentDisplay/divclk_cnt[18]_i_4_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.238 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.255     9.493    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.152     9.645 r  sevenSegmentDisplay/divclk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.645    sevenSegmentDisplay/divclk_cnt_1[6]
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.448    14.815    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[6]/C
                         clock pessimism              0.297    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X56Y36         FDCE (Setup_fdce_C_D)        0.118    15.195    sevenSegmentDisplay/divclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.014ns (24.112%)  route 3.191ns (75.888%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.112    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.630 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.144     6.774    sevenSegmentDisplay/divclk_cnt[11]
    SLICE_X54Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.810     7.708    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.832 r  sevenSegmentDisplay/divclk_cnt[18]_i_4/O
                         net (fo=1, routed)           0.282     8.114    sevenSegmentDisplay/divclk_cnt[18]_i_4_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.238 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.955     9.194    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X54Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.318 r  sevenSegmentDisplay/divclk_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.318    sevenSegmentDisplay/divclk_cnt_1[13]
    SLICE_X54Y37         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.448    14.815    sevenSegmentDisplay/CLK
    SLICE_X54Y37         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[13]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X54Y37         FDCE (Setup_fdce_C_D)        0.077    15.116    sevenSegmentDisplay/divclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.038ns (24.542%)  route 3.191ns (75.458%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.112    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.630 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.144     6.774    sevenSegmentDisplay/divclk_cnt[11]
    SLICE_X54Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.810     7.708    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.832 r  sevenSegmentDisplay/divclk_cnt[18]_i_4/O
                         net (fo=1, routed)           0.282     8.114    sevenSegmentDisplay/divclk_cnt[18]_i_4_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.238 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.955     9.194    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X54Y37         LUT3 (Prop_lut3_I0_O)        0.148     9.342 r  sevenSegmentDisplay/divclk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.342    sevenSegmentDisplay/divclk_cnt_1[1]
    SLICE_X54Y37         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.448    14.815    sevenSegmentDisplay/CLK
    SLICE_X54Y37         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X54Y37         FDCE (Setup_fdce_C_D)        0.118    15.157    sevenSegmentDisplay/divclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.014ns (24.410%)  route 3.140ns (75.590%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.112    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.630 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.144     6.774    sevenSegmentDisplay/divclk_cnt[11]
    SLICE_X54Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.810     7.708    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.832 r  sevenSegmentDisplay/divclk_cnt[18]_i_4/O
                         net (fo=1, routed)           0.282     8.114    sevenSegmentDisplay/divclk_cnt[18]_i_4_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.238 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.904     9.142    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X56Y35         LUT3 (Prop_lut3_I0_O)        0.124     9.266 r  sevenSegmentDisplay/divclk_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.266    sevenSegmentDisplay/divclk_cnt_1[10]
    SLICE_X56Y35         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.448    14.815    sevenSegmentDisplay/CLK
    SLICE_X56Y35         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[10]/C
                         clock pessimism              0.272    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X56Y35         FDCE (Setup_fdce_C_D)        0.077    15.129    sevenSegmentDisplay/divclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.014ns (24.533%)  route 3.119ns (75.467%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.112    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.630 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.144     6.774    sevenSegmentDisplay/divclk_cnt[11]
    SLICE_X54Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.810     7.708    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.832 r  sevenSegmentDisplay/divclk_cnt[18]_i_4/O
                         net (fo=1, routed)           0.282     8.114    sevenSegmentDisplay/divclk_cnt[18]_i_4_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.238 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.883     9.122    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X54Y34         LUT3 (Prop_lut3_I0_O)        0.124     9.246 r  sevenSegmentDisplay/divclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.246    sevenSegmentDisplay/divclk_cnt_1[2]
    SLICE_X54Y34         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.446    14.813    sevenSegmentDisplay/CLK
    SLICE_X54Y34         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[2]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X54Y34         FDCE (Setup_fdce_C_D)        0.081    15.118    sevenSegmentDisplay/divclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_reg/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 1.040ns (24.880%)  route 3.140ns (75.120%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.112    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.630 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.144     6.774    sevenSegmentDisplay/divclk_cnt[11]
    SLICE_X54Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.810     7.708    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.832 r  sevenSegmentDisplay/divclk_cnt[18]_i_4/O
                         net (fo=1, routed)           0.282     8.114    sevenSegmentDisplay/divclk_cnt[18]_i_4_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.238 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.904     9.142    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X56Y35         LUT3 (Prop_lut3_I0_O)        0.150     9.292 r  sevenSegmentDisplay/divclk_i_1/O
                         net (fo=1, routed)           0.000     9.292    sevenSegmentDisplay/divclk_i_1_n_0
    SLICE_X56Y35         FDCE                                         r  sevenSegmentDisplay/divclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.448    14.815    sevenSegmentDisplay/CLK
    SLICE_X56Y35         FDCE                                         r  sevenSegmentDisplay/divclk_reg/C
                         clock pessimism              0.272    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X56Y35         FDCE (Setup_fdce_C_D)        0.118    15.170    sevenSegmentDisplay/divclk_reg
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 1.040ns (25.005%)  route 3.119ns (74.995%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.566     5.112    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.630 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.144     6.774    sevenSegmentDisplay/divclk_cnt[11]
    SLICE_X54Y36         LUT4 (Prop_lut4_I1_O)        0.124     6.898 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.810     7.708    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.832 r  sevenSegmentDisplay/divclk_cnt[18]_i_4/O
                         net (fo=1, routed)           0.282     8.114    sevenSegmentDisplay/divclk_cnt[18]_i_4_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.238 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.883     9.122    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X54Y34         LUT3 (Prop_lut3_I0_O)        0.150     9.272 r  sevenSegmentDisplay/divclk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.272    sevenSegmentDisplay/divclk_cnt_1[4]
    SLICE_X54Y34         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.446    14.813    sevenSegmentDisplay/CLK
    SLICE_X54Y34         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[4]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X54Y34         FDCE (Setup_fdce_C_D)        0.118    15.155    sevenSegmentDisplay/divclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debounce/ck_div/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.466    debounce/ck_div/CLK
    SLICE_X47Y36         FDCE                                         r  debounce/ck_div/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  debounce/ck_div/clk_out_reg/Q
                         net (fo=3, routed)           0.168     1.775    debounce/ck_div/q_reg
    SLICE_X47Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  debounce/ck_div/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    debounce/ck_div/clk_out_i_1__0_n_0
    SLICE_X47Y36         FDCE                                         r  debounce/ck_div/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.829     1.980    debounce/ck_div/CLK
    SLICE_X47Y36         FDCE                                         r  debounce/ck_div/clk_out_reg/C
                         clock pessimism             -0.514     1.466    
    SLICE_X47Y36         FDCE (Hold_fdce_C_D)         0.091     1.557    debounce/ck_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upg_rst_reg/D
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk fall@5.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.374ns  (logic 0.191ns (51.123%)  route 0.183ns (48.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 7.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.582     6.488    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.146     6.634 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.183     6.817    upg_rst
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.045     6.862 r  upg_rst_i_1/O
                         net (fo=1, routed)           0.000     6.862    upg_rst_i_1_n_0
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     5.434 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.152 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.849     7.000    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.488    
    SLICE_X59Y26         FDRE (Hold_fdre_C_D)         0.098     6.586    upg_rst_reg
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.862    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 debounce/ck_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.466    debounce/ck_div/CLK
    SLICE_X47Y36         FDCE                                         r  debounce/ck_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  debounce/ck_div/counter_reg[0]/Q
                         net (fo=3, routed)           0.182     1.789    debounce/ck_div/counter_reg_n_0_[0]
    SLICE_X47Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  debounce/ck_div/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    debounce/ck_div/counter[0]
    SLICE_X47Y36         FDCE                                         r  debounce/ck_div/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.829     1.980    debounce/ck_div/CLK
    SLICE_X47Y36         FDCE                                         r  debounce/ck_div/counter_reg[0]/C
                         clock pessimism             -0.514     1.466    
    SLICE_X47Y36         FDCE (Hold_fdce_C_D)         0.092     1.558    debounce/ck_div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 ClkDiv/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.395%)  route 0.198ns (51.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.468    ClkDiv/CLK
    SLICE_X40Y40         FDCE                                         r  ClkDiv/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  ClkDiv/clk_out_reg/Q
                         net (fo=4, routed)           0.198     1.807    ClkDiv/clk
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.852 r  ClkDiv/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.852    ClkDiv/clk_out_i_1_n_0
    SLICE_X40Y40         FDCE                                         r  ClkDiv/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.983    ClkDiv/CLK
    SLICE_X40Y40         FDCE                                         r  ClkDiv/clk_out_reg/C
                         clock pessimism             -0.515     1.468    
    SLICE_X40Y40         FDCE (Hold_fdce_C_D)         0.091     1.559    ClkDiv/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 ClkDiv/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.233%)  route 0.172ns (42.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.468    ClkDiv/CLK
    SLICE_X40Y40         FDCE                                         r  ClkDiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  ClkDiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.172     1.768    ClkDiv/counter[3]
    SLICE_X40Y40         LUT4 (Prop_lut4_I3_O)        0.102     1.870 r  ClkDiv/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.870    ClkDiv/counter[3]_i_1_n_0
    SLICE_X40Y40         FDCE                                         r  ClkDiv/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.983    ClkDiv/CLK
    SLICE_X40Y40         FDCE                                         r  ClkDiv/counter_reg[3]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X40Y40         FDCE (Hold_fdce_C_D)         0.107     1.575    ClkDiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_reg/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.207ns (44.608%)  route 0.257ns (55.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.468    sevenSegmentDisplay/CLK
    SLICE_X54Y34         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.257     1.889    sevenSegmentDisplay/divclk_cnt[0]
    SLICE_X56Y35         LUT3 (Prop_lut3_I1_O)        0.043     1.932 r  sevenSegmentDisplay/divclk_i_1/O
                         net (fo=1, routed)           0.000     1.932    sevenSegmentDisplay/divclk_i_1_n_0
    SLICE_X56Y35         FDCE                                         r  sevenSegmentDisplay/divclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.983    sevenSegmentDisplay/CLK
    SLICE_X56Y35         FDCE                                         r  sevenSegmentDisplay/divclk_reg/C
                         clock pessimism             -0.479     1.504    
    SLICE_X56Y35         FDCE (Hold_fdce_C_D)         0.131     1.635    sevenSegmentDisplay/divclk_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 ClkDiv/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.468    ClkDiv/CLK
    SLICE_X40Y40         FDCE                                         r  ClkDiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.128     1.596 f  ClkDiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.173     1.769    ClkDiv/counter[3]
    SLICE_X40Y40         LUT4 (Prop_lut4_I3_O)        0.099     1.868 r  ClkDiv/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    ClkDiv/counter[1]_i_1_n_0
    SLICE_X40Y40         FDCE                                         r  ClkDiv/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.983    ClkDiv/CLK
    SLICE_X40Y40         FDCE                                         r  ClkDiv/counter_reg[1]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X40Y40         FDCE (Hold_fdce_C_D)         0.092     1.560    ClkDiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.846%)  route 0.257ns (55.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.468    sevenSegmentDisplay/CLK
    SLICE_X54Y34         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.257     1.889    sevenSegmentDisplay/divclk_cnt[0]
    SLICE_X56Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.934 r  sevenSegmentDisplay/divclk_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.934    sevenSegmentDisplay/divclk_cnt_1[10]
    SLICE_X56Y35         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.983    sevenSegmentDisplay/CLK
    SLICE_X56Y35         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[10]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X56Y35         FDCE (Hold_fdce_C_D)         0.120     1.624    sevenSegmentDisplay/divclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ClkDiv/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.838%)  route 0.236ns (56.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.468    ClkDiv/CLK
    SLICE_X40Y40         FDCE                                         r  ClkDiv/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  ClkDiv/counter_reg[1]/Q
                         net (fo=4, routed)           0.236     1.845    ClkDiv/counter[1]
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.043     1.888 r  ClkDiv/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.888    ClkDiv/counter[2]_i_1_n_0
    SLICE_X40Y40         FDCE                                         r  ClkDiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.983    ClkDiv/CLK
    SLICE_X40Y40         FDCE                                         r  ClkDiv/counter_reg[2]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X40Y40         FDCE (Hold_fdce_C_D)         0.107     1.575    ClkDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.207ns (45.039%)  route 0.253ns (54.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.468    sevenSegmentDisplay/CLK
    SLICE_X54Y34         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.253     1.885    sevenSegmentDisplay/divclk_cnt[0]
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.043     1.928 r  sevenSegmentDisplay/divclk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.928    sevenSegmentDisplay/divclk_cnt_1[5]
    SLICE_X54Y35         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.983    sevenSegmentDisplay/CLK
    SLICE_X54Y35         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[5]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.131     1.614    sevenSegmentDisplay/divclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  fpga_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   ClkDiv/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   ClkDiv/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   ClkDiv/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   ClkDiv/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y40   ClkDiv/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y36   debounce/ck_div/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y36   debounce/ck_div/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y39   debounce/ck_div/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y39   debounce/ck_div/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26   upg_rst_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y36   debounce/ck_div/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y36   debounce/ck_div/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y36   debounce/ck_div/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y36   debounce/ck_div/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y36   debounce/ck_div/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y36   debounce/ck_div/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y37   debounce/ck_div/counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y37   debounce/ck_div/counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y36   debounce/ck_div/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   sevenSegmentDisplay/divclk_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   sevenSegmentDisplay/divclk_cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   sevenSegmentDisplay/divclk_cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   sevenSegmentDisplay/divclk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   sevenSegmentDisplay/divclk_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   sevenSegmentDisplay/divclk_cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   ClkDiv/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   ClkDiv/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   ClkDiv/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y40   ClkDiv/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[11]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.394ns  (logic 0.583ns (17.176%)  route 2.811ns (82.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns = ( 10.165 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.619    10.165    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.459    10.624 r  upg_rst_reg/Q
                         net (fo=407, routed)         1.710    12.334    dataMem/upg_rst
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.458 f  dataMem/registers[1][15]_i_2/O
                         net (fo=131, routed)         1.102    13.560    debounce/ck_div/upg_rst_reg
    SLICE_X47Y39         FDCE                                         f  debounce/ck_div/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.446    14.813    debounce/ck_div/CLK
    SLICE_X47Y39         FDCE                                         r  debounce/ck_div/counter_reg[11]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X47Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.632    debounce/ck_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -13.560    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[12]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.394ns  (logic 0.583ns (17.176%)  route 2.811ns (82.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns = ( 10.165 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.619    10.165    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.459    10.624 r  upg_rst_reg/Q
                         net (fo=407, routed)         1.710    12.334    dataMem/upg_rst
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.458 f  dataMem/registers[1][15]_i_2/O
                         net (fo=131, routed)         1.102    13.560    debounce/ck_div/upg_rst_reg
    SLICE_X47Y39         FDCE                                         f  debounce/ck_div/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.446    14.813    debounce/ck_div/CLK
    SLICE_X47Y39         FDCE                                         r  debounce/ck_div/counter_reg[12]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X47Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.632    debounce/ck_div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -13.560    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[15]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.394ns  (logic 0.583ns (17.176%)  route 2.811ns (82.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns = ( 10.165 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.619    10.165    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.459    10.624 r  upg_rst_reg/Q
                         net (fo=407, routed)         1.710    12.334    dataMem/upg_rst
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.458 f  dataMem/registers[1][15]_i_2/O
                         net (fo=131, routed)         1.102    13.560    debounce/ck_div/upg_rst_reg
    SLICE_X47Y39         FDCE                                         f  debounce/ck_div/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.446    14.813    debounce/ck_div/CLK
    SLICE_X47Y39         FDCE                                         r  debounce/ck_div/counter_reg[15]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X47Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.632    debounce/ck_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -13.560    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[16]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.394ns  (logic 0.583ns (17.176%)  route 2.811ns (82.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns = ( 10.165 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.619    10.165    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.459    10.624 r  upg_rst_reg/Q
                         net (fo=407, routed)         1.710    12.334    dataMem/upg_rst
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.458 f  dataMem/registers[1][15]_i_2/O
                         net (fo=131, routed)         1.102    13.560    debounce/ck_div/upg_rst_reg
    SLICE_X47Y39         FDCE                                         f  debounce/ck_div/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.446    14.813    debounce/ck_div/CLK
    SLICE_X47Y39         FDCE                                         r  debounce/ck_div/counter_reg[16]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X47Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.632    debounce/ck_div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -13.560    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/clk_out_reg/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.218ns  (logic 0.583ns (18.119%)  route 2.635ns (81.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns = ( 10.165 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.619    10.165    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.459    10.624 r  upg_rst_reg/Q
                         net (fo=407, routed)         2.087    12.711    ClkDiv/upg_rst
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.835 f  ClkDiv/counter[3]_i_2/O
                         net (fo=8, routed)           0.548    13.383    ClkDiv/clk_out_reg_0
    SLICE_X40Y40         FDCE                                         f  ClkDiv/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.445    14.812    ClkDiv/CLK
    SLICE_X40Y40         FDCE                                         r  ClkDiv/clk_out_reg/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.405    14.631    ClkDiv/clk_out_reg
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/counter_reg[0]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.218ns  (logic 0.583ns (18.119%)  route 2.635ns (81.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns = ( 10.165 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.619    10.165    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.459    10.624 r  upg_rst_reg/Q
                         net (fo=407, routed)         2.087    12.711    ClkDiv/upg_rst
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.835 f  ClkDiv/counter[3]_i_2/O
                         net (fo=8, routed)           0.548    13.383    ClkDiv/clk_out_reg_0
    SLICE_X40Y40         FDCE                                         f  ClkDiv/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.445    14.812    ClkDiv/CLK
    SLICE_X40Y40         FDCE                                         r  ClkDiv/counter_reg[0]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.405    14.631    ClkDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/counter_reg[1]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.218ns  (logic 0.583ns (18.119%)  route 2.635ns (81.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns = ( 10.165 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.619    10.165    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.459    10.624 r  upg_rst_reg/Q
                         net (fo=407, routed)         2.087    12.711    ClkDiv/upg_rst
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.835 f  ClkDiv/counter[3]_i_2/O
                         net (fo=8, routed)           0.548    13.383    ClkDiv/clk_out_reg_0
    SLICE_X40Y40         FDCE                                         f  ClkDiv/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.445    14.812    ClkDiv/CLK
    SLICE_X40Y40         FDCE                                         r  ClkDiv/counter_reg[1]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.405    14.631    ClkDiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/counter_reg[2]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.218ns  (logic 0.583ns (18.119%)  route 2.635ns (81.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns = ( 10.165 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.619    10.165    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.459    10.624 r  upg_rst_reg/Q
                         net (fo=407, routed)         2.087    12.711    ClkDiv/upg_rst
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.835 f  ClkDiv/counter[3]_i_2/O
                         net (fo=8, routed)           0.548    13.383    ClkDiv/clk_out_reg_0
    SLICE_X40Y40         FDCE                                         f  ClkDiv/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.445    14.812    ClkDiv/CLK
    SLICE_X40Y40         FDCE                                         r  ClkDiv/counter_reg[2]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.405    14.631    ClkDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/counter_reg[3]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.218ns  (logic 0.583ns (18.119%)  route 2.635ns (81.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns = ( 10.165 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.619    10.165    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.459    10.624 r  upg_rst_reg/Q
                         net (fo=407, routed)         2.087    12.711    ClkDiv/upg_rst
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124    12.835 f  ClkDiv/counter[3]_i_2/O
                         net (fo=8, routed)           0.548    13.383    ClkDiv/clk_out_reg_0
    SLICE_X40Y40         FDCE                                         f  ClkDiv/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.445    14.812    ClkDiv/CLK
    SLICE_X40Y40         FDCE                                         r  ClkDiv/counter_reg[3]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.036    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.405    14.631    ClkDiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[10]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.125ns  (logic 0.583ns (18.656%)  route 2.542ns (81.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns = ( 10.165 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.619    10.165    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.459    10.624 r  upg_rst_reg/Q
                         net (fo=407, routed)         1.710    12.334    dataMem/upg_rst
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.124    12.458 f  dataMem/registers[1][15]_i_2/O
                         net (fo=131, routed)         0.832    13.290    debounce/ck_div/upg_rst_reg
    SLICE_X45Y39         FDCE                                         f  debounce/ck_div/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.446    14.813    debounce/ck_div/CLK
    SLICE_X45Y39         FDCE                                         r  debounce/ck_div/counter_reg[10]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X45Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.632    debounce/ck_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -13.290    
  -------------------------------------------------------------------
                         slack                                  1.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.178ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[13]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.164ns  (logic 0.191ns (16.413%)  route 0.973ns (83.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.582     6.488    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.146     6.634 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.761     7.395    dataMem/upg_rst
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.045     7.440 f  dataMem/registers[1][15]_i_2/O
                         net (fo=131, routed)         0.212     7.652    sevenSegmentDisplay/upg_rst_reg
    SLICE_X54Y37         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.833     1.984    sevenSegmentDisplay/CLK
    SLICE_X54Y37         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[13]/C
                         clock pessimism             -0.479     1.505    
                         clock uncertainty            0.035     1.540    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.473    sevenSegmentDisplay/divclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           7.652    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.178ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[15]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.164ns  (logic 0.191ns (16.413%)  route 0.973ns (83.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.582     6.488    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.146     6.634 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.761     7.395    dataMem/upg_rst
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.045     7.440 f  dataMem/registers[1][15]_i_2/O
                         net (fo=131, routed)         0.212     7.652    sevenSegmentDisplay/upg_rst_reg
    SLICE_X54Y37         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.833     1.984    sevenSegmentDisplay/CLK
    SLICE_X54Y37         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[15]/C
                         clock pessimism             -0.479     1.505    
                         clock uncertainty            0.035     1.540    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.473    sevenSegmentDisplay/divclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           7.652    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.178ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[18]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.164ns  (logic 0.191ns (16.413%)  route 0.973ns (83.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.582     6.488    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.146     6.634 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.761     7.395    dataMem/upg_rst
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.045     7.440 f  dataMem/registers[1][15]_i_2/O
                         net (fo=131, routed)         0.212     7.652    sevenSegmentDisplay/upg_rst_reg
    SLICE_X54Y37         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.833     1.984    sevenSegmentDisplay/CLK
    SLICE_X54Y37         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[18]/C
                         clock pessimism             -0.479     1.505    
                         clock uncertainty            0.035     1.540    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.473    sevenSegmentDisplay/divclk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           7.652    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.178ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.164ns  (logic 0.191ns (16.413%)  route 0.973ns (83.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.582     6.488    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.146     6.634 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.761     7.395    dataMem/upg_rst
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.045     7.440 f  dataMem/registers[1][15]_i_2/O
                         net (fo=131, routed)         0.212     7.652    sevenSegmentDisplay/upg_rst_reg
    SLICE_X54Y37         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.833     1.984    sevenSegmentDisplay/CLK
    SLICE_X54Y37         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
                         clock pessimism             -0.479     1.505    
                         clock uncertainty            0.035     1.540    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.473    sevenSegmentDisplay/divclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           7.652    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.178ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[7]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.164ns  (logic 0.191ns (16.413%)  route 0.973ns (83.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.582     6.488    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.146     6.634 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.761     7.395    dataMem/upg_rst
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.045     7.440 f  dataMem/registers[1][15]_i_2/O
                         net (fo=131, routed)         0.212     7.652    sevenSegmentDisplay/upg_rst_reg
    SLICE_X54Y37         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.833     1.984    sevenSegmentDisplay/CLK
    SLICE_X54Y37         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[7]/C
                         clock pessimism             -0.479     1.505    
                         clock uncertainty            0.035     1.540    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.473    sevenSegmentDisplay/divclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           7.652    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.178ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[9]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.164ns  (logic 0.191ns (16.413%)  route 0.973ns (83.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.582     6.488    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.146     6.634 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.761     7.395    dataMem/upg_rst
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.045     7.440 f  dataMem/registers[1][15]_i_2/O
                         net (fo=131, routed)         0.212     7.652    sevenSegmentDisplay/upg_rst_reg
    SLICE_X54Y37         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.833     1.984    sevenSegmentDisplay/CLK
    SLICE_X54Y37         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[9]/C
                         clock pessimism             -0.479     1.505    
                         clock uncertainty            0.035     1.540    
    SLICE_X54Y37         FDCE (Remov_fdce_C_CLR)     -0.067     1.473    sevenSegmentDisplay/divclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           7.652    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.227ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[11]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.212ns  (logic 0.191ns (15.761%)  route 1.021ns (84.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.582     6.488    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.146     6.634 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.761     7.395    dataMem/upg_rst
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.045     7.440 f  dataMem/registers[1][15]_i_2/O
                         net (fo=131, routed)         0.260     7.700    sevenSegmentDisplay/upg_rst_reg
    SLICE_X56Y36         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.983    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
                         clock pessimism             -0.479     1.504    
                         clock uncertainty            0.035     1.539    
    SLICE_X56Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.472    sevenSegmentDisplay/divclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           7.700    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.227ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.212ns  (logic 0.191ns (15.761%)  route 1.021ns (84.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.582     6.488    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.146     6.634 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.761     7.395    dataMem/upg_rst
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.045     7.440 f  dataMem/registers[1][15]_i_2/O
                         net (fo=131, routed)         0.260     7.700    sevenSegmentDisplay/upg_rst_reg
    SLICE_X56Y36         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.983    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/C
                         clock pessimism             -0.479     1.504    
                         clock uncertainty            0.035     1.539    
    SLICE_X56Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.472    sevenSegmentDisplay/divclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           7.700    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.227ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.212ns  (logic 0.191ns (15.761%)  route 1.021ns (84.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.582     6.488    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.146     6.634 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.761     7.395    dataMem/upg_rst
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.045     7.440 f  dataMem/registers[1][15]_i_2/O
                         net (fo=131, routed)         0.260     7.700    sevenSegmentDisplay/upg_rst_reg
    SLICE_X56Y36         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.983    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/C
                         clock pessimism             -0.479     1.504    
                         clock uncertainty            0.035     1.539    
    SLICE_X56Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.472    sevenSegmentDisplay/divclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           7.700    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.227ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[6]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.212ns  (logic 0.191ns (15.761%)  route 1.021ns (84.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.488ns = ( 6.488 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.582     6.488    fpga_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.146     6.634 r  upg_rst_reg/Q
                         net (fo=407, routed)         0.761     7.395    dataMem/upg_rst
    SLICE_X48Y37         LUT2 (Prop_lut2_I0_O)        0.045     7.440 f  dataMem/registers[1][15]_i_2/O
                         net (fo=131, routed)         0.260     7.700    sevenSegmentDisplay/upg_rst_reg
    SLICE_X56Y36         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.983    sevenSegmentDisplay/CLK
    SLICE_X56Y36         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[6]/C
                         clock pessimism             -0.479     1.504    
                         clock uncertainty            0.035     1.539    
    SLICE_X56Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.472    sevenSegmentDisplay/divclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           7.700    
  -------------------------------------------------------------------
                         slack                                  6.227    





