

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Sun Nov  5 11:01:45 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.390 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  233807631|  233832111|  2.338 sec|  2.338 sec|  233807631|  233832111|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395  |conv2_Pipeline_LOAD_INPUT_BH_L  |    48972|    48972|  0.490 ms|  0.490 ms|  48972|  48972|       no|
        |grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409   |conv2_Pipeline_LOAD_WEIGHTS_L   |      259|      259|  2.590 us|  2.590 us|    259|    259|       no|
        |grp_conv2_Pipeline_COL_fu_418              |conv2_Pipeline_COL              |      416|      416|  4.160 us|  4.160 us|    416|    416|       no|
        |grp_conv2_Pipeline_RELU_fu_437             |conv2_Pipeline_RELU             |      517|      517|  5.170 us|  5.170 us|    517|    517|       no|
        |grp_conv2_Pipeline_5_fu_449                |conv2_Pipeline_5                |      258|      258|  2.580 us|  2.580 us|    258|    258|       no|
        |grp_conv2_Pipeline_RELU6_fu_463            |conv2_Pipeline_RELU6            |      517|      517|  5.170 us|  5.170 us|    517|    517|       no|
        |grp_conv2_Pipeline_7_fu_475                |conv2_Pipeline_7                |      258|      258|  2.580 us|  2.580 us|    258|    258|       no|
        |grp_conv2_Pipeline_BW_fu_489               |conv2_Pipeline_BW               |      257|      257|  2.570 us|  2.570 us|    257|    257|       no|
        |grp_conv2_Pipeline_BW7_fu_500              |conv2_Pipeline_BW7              |      257|      257|  2.570 us|  2.570 us|    257|    257|       no|
        |grp_conv2_Pipeline_BW8_fu_511              |conv2_Pipeline_BW8              |      257|      257|  2.570 us|  2.570 us|    257|    257|       no|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +-----------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |                 |    Latency (cycles)   |     Iteration     |  Initiation Interval  | Trip |          |
        |    Loop Name    |    min    |    max    |      Latency      |  achieved |   target  | Count| Pipelined|
        +-----------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW       |  233807630|  233832110|  2750678 ~ 2750966|          -|          -|    85|        no|
        | + TILE_OUT      |    2701696|    2701984|    337712 ~ 337748|          -|          -|     8|        no|
        |  ++ OUT_IN_ROW  |     321792|     321792|                419|          -|          -|   768|        no|
        |  ++ EXPORT      |      12548|      12584|        3137 ~ 3146|          -|          -|     4|        no|
        |   +++ BH        |       3134|       3142|               1567|          -|          -|     2|        no|
        |  ++ CLEAR       |       3108|       3108|                777|          -|          -|     4|        no|
        +-----------------+-----------+-----------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 2 
12 --> 13 
13 --> 14 16 
14 --> 15 
15 --> 13 
16 --> 17 35 
17 --> 18 
18 --> 19 26 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 16 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 18 
35 --> 36 11 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 35 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 41 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_34, i32 0, i32 0, void @empty_36, i32 0, i32 512, void @empty_10, void @empty_31, void @empty_36, i32 16, i32 16, i32 256, i32 256, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_34, i32 0, i32 0, void @empty_36, i32 0, i32 512, void @empty_5, void @empty_31, void @empty_36, i32 16, i32 16, i32 256, i32 256, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_34, i32 0, i32 0, void @empty_36, i32 0, i32 512, void @empty_6, void @empty_31, void @empty_36, i32 16, i32 16, i32 256, i32 256, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_34, i32 0, i32 0, void @empty_36, i32 0, i32 512, void @empty_30, void @empty_31, void @empty_36, i32 16, i32 16, i32 16, i32 16, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:36]   --->   Operation 46 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_biases" [src/conv2.cpp:36]   --->   Operation 47 'read' 'conv2_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:36]   --->   Operation 48 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:36]   --->   Operation 49 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_weights_read, i32 2, i32 63" [src/conv2.cpp:36]   --->   Operation 50 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i62 %trunc_ln" [src/conv2.cpp:36]   --->   Operation 51 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i32 %w2, i64 %sext_ln36" [src/conv2.cpp:36]   --->   Operation 52 'getelementptr' 'w2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_biases_read, i32 2, i32 63" [src/conv2.cpp:36]   --->   Operation 53 'partselect' 'trunc_ln36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i62 %trunc_ln36_1" [src/conv2.cpp:36]   --->   Operation 54 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln36_1" [src/conv2.cpp:36]   --->   Operation 55 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %h" [src/conv2.cpp:32]   --->   Operation 56 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv2.cpp:32]   --->   Operation 57 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%h_3 = load i8 %h" [src/conv2.cpp:32]   --->   Operation 58 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_3, i8 255" [src/conv2.cpp:32]   --->   Operation 59 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_OUT.split, void %for.end58" [src/conv2.cpp:32]   --->   Operation 60 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %h_3, i10 0" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 61 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i18 %shl_ln" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 62 'zext' 'zext_ln80' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln80_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %h_3, i2 0" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 63 'bitconcatenate' 'shl_ln80_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i10 %shl_ln80_1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 64 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.87ns)   --->   "%sub_ln80 = sub i19 %zext_ln80, i19 %zext_ln80_1" [src/conv2.cpp:80->src/conv2.cpp:34]   --->   Operation 65 'sub' 'sub_ln80' <Predicate = (!icmp_ln32)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_INPUT_BH_L, i32 %i2, i64 %input_ftmap_read, i19 %sub_ln80, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i" [src/conv2.cpp:36]   --->   Operation 66 'call' 'call_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln58 = ret" [src/conv2.cpp:58]   --->   Operation 67 'ret' 'ret_ln58' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_INPUT_BH_L, i32 %i2, i64 %input_ftmap_read, i19 %sub_ln80, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i" [src/conv2.cpp:36]   --->   Operation 68 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 69 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 70 [8/8] (7.30ns)   --->   "%empty_355 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:36]   --->   Operation 70 'readreq' 'empty_355' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 71 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 72 [7/8] (7.30ns)   --->   "%empty_355 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:36]   --->   Operation 72 'readreq' 'empty_355' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 73 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 74 [6/8] (7.30ns)   --->   "%empty_355 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:36]   --->   Operation 74 'readreq' 'empty_355' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 75 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 76 [5/8] (7.30ns)   --->   "%empty_355 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:36]   --->   Operation 76 'readreq' 'empty_355' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 77 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 78 [4/8] (7.30ns)   --->   "%empty_355 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:36]   --->   Operation 78 'readreq' 'empty_355' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 79 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 80 [3/8] (7.30ns)   --->   "%empty_355 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:36]   --->   Operation 80 'readreq' 'empty_355' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 81 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 82 [2/8] (7.30ns)   --->   "%empty_355 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:36]   --->   Operation 82 'readreq' 'empty_355' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i8 %h_3" [src/conv2.cpp:105->src/conv2.cpp:55]   --->   Operation 83 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:32]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv2.cpp:32]   --->   Operation 85 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:36]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 87 [1/8] (7.30ns)   --->   "%empty_355 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32" [src/conv2.cpp:36]   --->   Operation 87 'readreq' 'empty_355' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 88 [1/1] (0.42ns)   --->   "%br_ln36 = br void %OUT" [src/conv2.cpp:36]   --->   Operation 88 'br' 'br_ln36' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%indvar = phi i4 %add_ln36_1, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit, i4 0, void %TILE_OUT.split" [src/conv2.cpp:36]   --->   Operation 89 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%out = phi i6 %add_ln36, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit, i6 0, void %TILE_OUT.split" [src/conv2.cpp:36]   --->   Operation 90 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_eq  i4 %indvar, i4 8" [src/conv2.cpp:36]   --->   Operation 91 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.79ns)   --->   "%add_ln36_1 = add i4 %indvar, i4 1" [src/conv2.cpp:36]   --->   Operation 92 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %OUT.split, void %for.inc53" [src/conv2.cpp:36]   --->   Operation 93 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [2/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:36]   --->   Operation 94 'call' 'call_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 95 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %h_3, i8 3" [src/conv2.cpp:32]   --->   Operation 95 'add' 'add_ln32' <Predicate = (icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h" [src/conv2.cpp:32]   --->   Operation 96 'store' 'store_ln32' <Predicate = (icmp_ln36)> <Delay = 0.42>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_OUT" [src/conv2.cpp:32]   --->   Operation 97 'br' 'br_ln32' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.42>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i6 %out" [src/conv2.cpp:104->src/conv2.cpp:55]   --->   Operation 98 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:36]   --->   Operation 99 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv2.cpp:36]   --->   Operation 100 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln36 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:36]   --->   Operation 101 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 102 [1/1] (0.42ns)   --->   "%br_ln40 = br void %COL" [src/conv2.cpp:40]   --->   Operation 102 'br' 'br_ln40' <Predicate = true> <Delay = 0.42>

State 13 <SV = 12> <Delay = 5.97>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%indvar_flatten63 = phi i10 %add_ln40_1, void %for.inc47, i10 0, void %OUT.split" [src/conv2.cpp:40]   --->   Operation 103 'phi' 'indvar_flatten63' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%o = phi i3 %select_ln40_1, void %for.inc47, i3 0, void %OUT.split" [src/conv2.cpp:40]   --->   Operation 104 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%indvar_flatten32 = phi i9 %select_ln41_3, void %for.inc47, i9 0, void %OUT.split" [src/conv2.cpp:41]   --->   Operation 105 'phi' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%i = phi i7 %select_ln41_1, void %for.inc47, i7 0, void %OUT.split" [src/conv2.cpp:41]   --->   Operation 106 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%r = phi i2 %add_ln45, void %for.inc47, i2 0, void %OUT.split" [src/conv2.cpp:45]   --->   Operation 107 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i7 %i" [src/conv2.cpp:43]   --->   Operation 108 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i3 %o" [src/conv2.cpp:43]   --->   Operation 109 'trunc' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%lshr_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln43_1, i6 %trunc_ln43" [src/conv2.cpp:43]   --->   Operation 110 'bitconcatenate' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.78ns)   --->   "%icmp_ln40 = icmp_eq  i10 %indvar_flatten63, i10 768" [src/conv2.cpp:40]   --->   Operation 111 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (0.78ns)   --->   "%add_ln40_1 = add i10 %indvar_flatten63, i10 1" [src/conv2.cpp:40]   --->   Operation 112 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc47, void %BH.i23.preheader" [src/conv2.cpp:40]   --->   Operation 113 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.67ns)   --->   "%add_ln40 = add i3 %o, i3 1" [src/conv2.cpp:40]   --->   Operation 114 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.77ns)   --->   "%icmp_ln41 = icmp_eq  i9 %indvar_flatten32, i9 192" [src/conv2.cpp:41]   --->   Operation 115 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.36ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i7 0, i7 %i" [src/conv2.cpp:40]   --->   Operation 116 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.20ns)   --->   "%select_ln40_1 = select i1 %icmp_ln41, i3 %add_ln40, i3 %o" [src/conv2.cpp:40]   --->   Operation 117 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i3 %select_ln40_1" [src/conv2.cpp:50]   --->   Operation 118 'zext' 'zext_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln40_1, i2 0" [src/conv2.cpp:50]   --->   Operation 119 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln50_28 = zext i5 %tmp_s" [src/conv2.cpp:50]   --->   Operation 120 'zext' 'zext_ln50_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.78ns)   --->   "%sub_ln50 = sub i6 %zext_ln50_28, i6 %zext_ln50" [src/conv2.cpp:50]   --->   Operation 121 'sub' 'sub_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i6 %sub_ln50" [src/conv2.cpp:40]   --->   Operation 122 'sext' 'sext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%trunc_ln43_2 = trunc i3 %add_ln40" [src/conv2.cpp:43]   --->   Operation 123 'trunc' 'trunc_ln43_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%lshr_ln43_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln43_2, i6 0" [src/conv2.cpp:43]   --->   Operation 124 'bitconcatenate' 'lshr_ln43_mid' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%select_ln40_2 = select i1 %icmp_ln41, i8 %lshr_ln43_mid, i8 %lshr_ln" [src/conv2.cpp:40]   --->   Operation 125 'select' 'select_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln40)   --->   "%xor_ln40 = xor i1 %icmp_ln41, i1 1" [src/conv2.cpp:40]   --->   Operation 126 'xor' 'xor_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 127 [1/1] (0.54ns)   --->   "%icmp_ln45 = icmp_eq  i2 %r, i2 3" [src/conv2.cpp:45]   --->   Operation 127 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln40 = and i1 %icmp_ln45, i1 %xor_ln40" [src/conv2.cpp:40]   --->   Operation 128 'and' 'and_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.77ns)   --->   "%add_ln41 = add i7 %select_ln40, i7 1" [src/conv2.cpp:41]   --->   Operation 129 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%or_ln41 = or i1 %and_ln40, i1 %icmp_ln41" [src/conv2.cpp:41]   --->   Operation 130 'or' 'or_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %or_ln41, i2 0, i2 %r" [src/conv2.cpp:41]   --->   Operation 131 'select' 'select_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.36ns)   --->   "%select_ln41_1 = select i1 %and_ln40, i7 %add_ln41, i7 %select_ln40" [src/conv2.cpp:41]   --->   Operation 132 'select' 'select_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln50_29 = zext i7 %select_ln41_1" [src/conv2.cpp:50]   --->   Operation 133 'zext' 'zext_ln50_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %select_ln41_1, i2 0" [src/conv2.cpp:50]   --->   Operation 134 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln50_30 = zext i9 %p_shl1" [src/conv2.cpp:50]   --->   Operation 135 'zext' 'zext_ln50_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.77ns)   --->   "%sub_ln50_1 = sub i10 %zext_ln50_30, i10 %zext_ln50_29" [src/conv2.cpp:50]   --->   Operation 136 'sub' 'sub_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i10 %sub_ln50_1" [src/conv2.cpp:43]   --->   Operation 137 'sext' 'sext_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%trunc_ln43_3 = trunc i7 %add_ln41" [src/conv2.cpp:43]   --->   Operation 138 'trunc' 'trunc_ln43_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%trunc_ln43_4 = trunc i3 %select_ln40_1" [src/conv2.cpp:43]   --->   Operation 139 'trunc' 'trunc_ln43_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%lshr_ln43_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln43_4, i6 %trunc_ln43_3" [src/conv2.cpp:43]   --->   Operation 140 'bitconcatenate' 'lshr_ln43_mid1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln41_2 = select i1 %and_ln40, i8 %lshr_ln43_mid1, i8 %select_ln40_2" [src/conv2.cpp:41]   --->   Operation 141 'select' 'select_ln41_2' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %select_ln41_2" [src/conv2.cpp:41]   --->   Operation 142 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%weight_buffer_addr = getelementptr i32 %weight_buffer, i64 0, i64 %zext_ln41" [src/conv2.cpp:43]   --->   Operation 143 'getelementptr' 'weight_buffer_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 144 [2/2] (1.23ns)   --->   "%weight_buffer_load = load i8 %weight_buffer_addr" [src/conv2.cpp:41]   --->   Operation 144 'load' 'weight_buffer_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln50_31 = zext i2 %select_ln41" [src/conv2.cpp:50]   --->   Operation 145 'zext' 'zext_ln50_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln50_32 = zext i2 %select_ln41" [src/conv2.cpp:50]   --->   Operation 146 'zext' 'zext_ln50_32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.78ns)   --->   "%add_ln50 = add i11 %sext_ln43, i11 %zext_ln50_32" [src/conv2.cpp:50]   --->   Operation 147 'add' 'add_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i11 %add_ln50" [src/conv2.cpp:50]   --->   Operation 148 'sext' 'sext_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (2.14ns)   --->   "%mul_ln50 = mul i14 %sext_ln50, i14 85" [src/conv2.cpp:50]   --->   Operation 149 'mul' 'mul_ln50' <Predicate = (!icmp_ln40)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.78ns)   --->   "%add_ln50_1 = add i7 %sext_ln40, i7 %zext_ln50_31" [src/conv2.cpp:50]   --->   Operation 150 'add' 'add_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i7 %add_ln50_1" [src/conv2.cpp:45]   --->   Operation 151 'sext' 'sext_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (1.65ns)   --->   "%mul_ln45 = mul i10 %sext_ln45, i10 85" [src/conv2.cpp:45]   --->   Operation 152 'mul' 'mul_ln45' <Predicate = (!icmp_ln40)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.54ns)   --->   "%add_ln45 = add i2 %select_ln41, i2 1" [src/conv2.cpp:45]   --->   Operation 153 'add' 'add_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.77ns)   --->   "%add_ln41_1 = add i9 %indvar_flatten32, i9 1" [src/conv2.cpp:41]   --->   Operation 154 'add' 'add_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.39ns)   --->   "%select_ln41_3 = select i1 %icmp_ln41, i9 1, i9 %add_ln41_1" [src/conv2.cpp:41]   --->   Operation 155 'select' 'select_ln41_3' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.42ns)   --->   "%br_ln108 = br void %BH.i23" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 156 'br' 'br_ln108' <Predicate = (icmp_ln40)> <Delay = 0.42>

State 14 <SV = 13> <Delay = 1.23>
ST_14 : Operation 157 [1/2] (1.23ns)   --->   "%weight_buffer_load = load i8 %weight_buffer_addr" [src/conv2.cpp:41]   --->   Operation 157 'load' 'weight_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %weight_buffer_load" [src/conv2.cpp:41]   --->   Operation 158 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [2/2] (0.00ns)   --->   "%call_ln41 = call void @conv2_Pipeline_COL, i32 %bitcast_ln41, i14 %mul_ln50, i10 %mul_ln45, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:41]   --->   Operation 159 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_IN_ROW_str"   --->   Operation 160 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 161 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_str"   --->   Operation 162 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv2.cpp:45]   --->   Operation 163 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln41 = call void @conv2_Pipeline_COL, i32 %bitcast_ln41, i14 %mul_ln50, i10 %mul_ln45, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:41]   --->   Operation 164 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln45 = br void %COL" [src/conv2.cpp:45]   --->   Operation 165 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 4.36>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%bout_1 = phi i3 %add_ln108, void %for.inc48.i, i3 0, void %BH.i23.preheader" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 166 'phi' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.67ns)   --->   "%icmp_ln108 = icmp_eq  i3 %bout_1, i3 4" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 167 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (0.67ns)   --->   "%add_ln108 = add i3 %bout_1, i3 1" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 168 'add' 'add_ln108' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %BH.i23.split, void %BW.i.i.preheader" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 169 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i3 %bout_1" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 170 'zext' 'zext_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.78ns)   --->   "%empty_356 = add i5 %zext_ln108, i5 %trunc_ln104" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 171 'add' 'empty_356' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%p_cast6 = zext i5 %empty_356" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 172 'zext' 'p_cast6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (2.49ns)   --->   "%mul_ln112 = mul i23 %p_cast6, i23 260100" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 173 'mul' 'mul_ln112' <Predicate = (!icmp_ln108)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i23 %mul_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 174 'zext' 'zext_ln112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (1.08ns)   --->   "%add_ln112 = add i64 %zext_ln112, i64 %output_ftmap_read" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 175 'add' 'add_ln112' <Predicate = (!icmp_ln108)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.42ns)   --->   "%br_ln62 = br void %BW.i.i" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 176 'br' 'br_ln62' <Predicate = (icmp_ln108)> <Delay = 0.42>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i3 %bout_1" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 177 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %bout_1, i2 0" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 178 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln115_3 = zext i5 %tmp_29" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 179 'zext' 'zext_ln115_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.78ns)   --->   "%sub_ln115 = sub i6 %zext_ln115_3, i6 %zext_ln115" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 180 'sub' 'sub_ln115' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i6 %sub_ln115" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 181 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 182 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 183 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [src/conv2.cpp:36]   --->   Operation 184 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%empty_357 = bitcast i32 %gmem_addr_read" [src/conv2.cpp:36]   --->   Operation 185 'bitcast' 'empty_357' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.42ns)   --->   "%br_ln109 = br void %RELU.0.i" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 186 'br' 'br_ln109' <Predicate = true> <Delay = 0.42>

State 18 <SV = 15> <Delay = 4.45>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln109, void %for.body8.1.i.preheader, i3 0, void %BH.i23.split" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 187 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 188 [1/1] (0.67ns)   --->   "%icmp_ln109 = icmp_ult  i3 %bh, i3 3" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 188 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc48.i, void %RELU.0.i.split" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 189 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln115_4 = zext i3 %bh" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 190 'zext' 'zext_ln115_4' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.78ns)   --->   "%add_ln115 = add i7 %sext_ln108, i7 %zext_ln115_4" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 191 'add' 'add_ln115' <Predicate = (icmp_ln109)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i7 %add_ln115" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 192 'sext' 'sext_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (1.65ns)   --->   "%mul_ln109 = mul i10 %sext_ln109, i10 85" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 193 'mul' 'mul_ln109' <Predicate = (icmp_ln109)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i3 %bh" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 194 'trunc' 'trunc_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i3 %bh" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 195 'zext' 'zext_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 196 [2/2] (2.02ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU, i10 %mul_ln109, i32 %empty_357, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 196 'call' 'call_ln109' <Predicate = (icmp_ln109)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 197 [1/1] (0.76ns)   --->   "%add_ln112_1 = add i9 %zext_ln109, i9 %zext_ln105" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 197 'add' 'add_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln112_1, i10 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 198 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i19 %shl_ln2" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 199 'zext' 'zext_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln112_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln112_1, i2 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 200 'bitconcatenate' 'shl_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i11 %shl_ln112_1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 201 'zext' 'zext_ln112_2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.88ns)   --->   "%sub_ln112 = sub i20 %zext_ln112_1, i20 %zext_ln112_2" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 202 'sub' 'sub_ln112' <Predicate = (icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i20 %sub_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 203 'sext' 'sext_ln112' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (1.08ns)   --->   "%add_ln112_2 = add i64 %sext_ln112, i64 %add_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 204 'add' 'add_ln112_2' <Predicate = (icmp_ln109)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln112_2, i32 2, i32 63" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 205 'partselect' 'trunc_ln2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%or_ln112 = or i2 %trunc_ln109, i2 1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 206 'or' 'or_ln112' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i2 %or_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 207 'zext' 'zext_ln112_3' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (0.76ns)   --->   "%add_ln112_3 = add i9 %zext_ln112_3, i9 %zext_ln105" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 208 'add' 'add_ln112_3' <Predicate = (icmp_ln109)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln112_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln112_3, i10 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 209 'bitconcatenate' 'shl_ln112_2' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln112_4 = zext i19 %shl_ln112_2" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 210 'zext' 'zext_ln112_4' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%shl_ln112_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln112_3, i2 0" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 211 'bitconcatenate' 'shl_ln112_3' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln112_5 = zext i11 %shl_ln112_3" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 212 'zext' 'zext_ln112_5' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.88ns)   --->   "%sub_ln112_1 = sub i20 %zext_ln112_4, i20 %zext_ln112_5" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 213 'sub' 'sub_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln112_1 = sext i20 %sub_ln112_1" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 214 'sext' 'sext_ln112_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (1.08ns)   --->   "%add_ln112_4 = add i64 %sext_ln112_1, i64 %add_ln112" [src/conv2.cpp:112->src/conv2.cpp:55]   --->   Operation 215 'add' 'add_ln112_4' <Predicate = (icmp_ln109)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln115_5 = zext i2 %or_ln112" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 216 'zext' 'zext_ln115_5' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.78ns)   --->   "%add_ln115_1 = add i7 %sext_ln108, i7 %zext_ln115_5" [src/conv2.cpp:115->src/conv2.cpp:55]   --->   Operation 217 'add' 'add_ln115_1' <Predicate = (icmp_ln109)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 218 [1/1] (0.54ns)   --->   "%icmp_ln109_1 = icmp_eq  i2 %or_ln112, i2 3" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 218 'icmp' 'icmp_ln109_1' <Predicate = (icmp_ln109)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 219 [1/2] (0.00ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU, i10 %mul_ln109, i32 %empty_357, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 219 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i62 %trunc_ln2" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 220 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln122" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 221 'getelementptr' 'i3_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (7.30ns)   --->   "%empty_358 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 222 'writereq' 'empty_358' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 2.02>
ST_20 : Operation 223 [2/2] (2.02ns)   --->   "%call_ln122 = call void @conv2_Pipeline_5, i32 %i3, i62 %trunc_ln2, i10 %mul_ln109, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 223 'call' 'call_ln122' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 18> <Delay = 0.00>
ST_21 : Operation 224 [1/2] (0.00ns)   --->   "%call_ln122 = call void @conv2_Pipeline_5, i32 %i3, i62 %trunc_ln2, i10 %mul_ln109, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 224 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 19> <Delay = 7.30>
ST_22 : Operation 225 [5/5] (7.30ns)   --->   "%empty_359 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 225 'writeresp' 'empty_359' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 226 [4/5] (7.30ns)   --->   "%empty_359 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 226 'writeresp' 'empty_359' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 227 [3/5] (7.30ns)   --->   "%empty_359 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 227 'writeresp' 'empty_359' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 228 [2/5] (7.30ns)   --->   "%empty_359 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 228 'writeresp' 'empty_359' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 229 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 230 'specloopname' 'specloopname_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_26 : Operation 231 [1/5] (7.30ns)   --->   "%empty_359 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 231 'writeresp' 'empty_359' <Predicate = (icmp_ln109)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln109_1 = sext i7 %add_ln115_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 232 'sext' 'sext_ln109_1' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (1.65ns)   --->   "%mul_ln109_1 = mul i10 %sext_ln109_1, i10 85" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 233 'mul' 'mul_ln109_1' <Predicate = (icmp_ln109)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109_1, void %for.body8.1.i.preheader, void %for.inc48.i" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 234 'br' 'br_ln109' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_26 : Operation 235 [2/2] (2.02ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU6, i10 %mul_ln109_1, i32 %empty_357, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 235 'call' 'call_ln109' <Predicate = (icmp_ln109 & !icmp_ln109_1)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln112_4, i32 2, i32 63" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 236 'partselect' 'trunc_ln122_1' <Predicate = (icmp_ln109 & !icmp_ln109_1)> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.67ns)   --->   "%add_ln109 = add i3 %bh, i3 2" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 237 'add' 'add_ln109' <Predicate = (icmp_ln109 & !icmp_ln109_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln108 = br void %BH.i23" [src/conv2.cpp:108->src/conv2.cpp:55]   --->   Operation 238 'br' 'br_ln108' <Predicate = (icmp_ln109_1) | (!icmp_ln109)> <Delay = 0.00>

State 27 <SV = 24> <Delay = 7.30>
ST_27 : Operation 239 [1/2] (0.00ns)   --->   "%call_ln109 = call void @conv2_Pipeline_RELU6, i10 %mul_ln109_1, i32 %empty_357, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 239 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i62 %trunc_ln122_1" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 240 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 241 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln122_1" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 241 'getelementptr' 'i3_addr_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 242 [1/1] (7.30ns)   --->   "%empty_360 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i3_addr_1, i32 255" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 242 'writereq' 'empty_360' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 25> <Delay = 2.02>
ST_28 : Operation 243 [2/2] (2.02ns)   --->   "%call_ln122 = call void @conv2_Pipeline_7, i32 %i3, i62 %trunc_ln122_1, i10 %mul_ln109_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 243 'call' 'call_ln122' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 26> <Delay = 0.00>
ST_29 : Operation 244 [1/2] (0.00ns)   --->   "%call_ln122 = call void @conv2_Pipeline_7, i32 %i3, i62 %trunc_ln122_1, i10 %mul_ln109_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:122->src/conv2.cpp:55]   --->   Operation 244 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 27> <Delay = 7.30>
ST_30 : Operation 245 [5/5] (7.30ns)   --->   "%empty_361 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 245 'writeresp' 'empty_361' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 28> <Delay = 7.30>
ST_31 : Operation 246 [4/5] (7.30ns)   --->   "%empty_361 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 246 'writeresp' 'empty_361' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 29> <Delay = 7.30>
ST_32 : Operation 247 [3/5] (7.30ns)   --->   "%empty_361 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 247 'writeresp' 'empty_361' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 30> <Delay = 7.30>
ST_33 : Operation 248 [2/5] (7.30ns)   --->   "%empty_361 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 248 'writeresp' 'empty_361' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 31> <Delay = 7.30>
ST_34 : Operation 249 [1/5] (7.30ns)   --->   "%empty_361 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 249 'writeresp' 'empty_361' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln109 = br void %RELU.0.i" [src/conv2.cpp:109->src/conv2.cpp:55]   --->   Operation 250 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>

State 35 <SV = 14> <Delay = 0.78>
ST_35 : Operation 251 [1/1] (0.00ns)   --->   "%o_1 = phi i3 %add_ln62, void %BW.i.i.split, i3 0, void %BW.i.i.preheader" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 251 'phi' 'o_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i3 %o_1" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 252 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 253 [1/1] (0.67ns)   --->   "%icmp_ln62 = icmp_eq  i3 %o_1, i3 4" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 253 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 254 [1/1] (0.67ns)   --->   "%add_ln62 = add i3 %o_1, i3 1" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 254 'add' 'add_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %BW.i.i.split, void %_Z23export_output_buffer_c2PA3_A255_fPA255_S_Pfii.exit" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 255 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i3 %o_1" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 256 'zext' 'zext_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_35 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln62, i8 0" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 257 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_35 : Operation 258 [1/1] (0.78ns)   --->   "%sub_ln67 = sub i10 %tmp_30, i10 %zext_ln67" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 258 'sub' 'sub_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 259 [2/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW, i10 %sub_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 259 'call' 'call_ln67' <Predicate = (!icmp_ln62)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 260 [1/1] (0.78ns)   --->   "%add_ln36 = add i6 %out, i6 4" [src/conv2.cpp:36]   --->   Operation 260 'add' 'add_ln36' <Predicate = (icmp_ln62)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln36 = br void %OUT" [src/conv2.cpp:36]   --->   Operation 261 'br' 'br_ln36' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 36 <SV = 15> <Delay = 0.00>
ST_36 : Operation 262 [1/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW, i10 %sub_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 262 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 16> <Delay = 0.78>
ST_37 : Operation 263 [1/1] (0.78ns)   --->   "%add_ln67 = add i10 %sub_ln67, i10 85" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 263 'add' 'add_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 264 [2/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW7, i10 %add_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 264 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 17> <Delay = 0.00>
ST_38 : Operation 265 [1/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW7, i10 %add_ln67, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 265 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 18> <Delay = 0.78>
ST_39 : Operation 266 [1/1] (0.78ns)   --->   "%add_ln67_1 = add i10 %sub_ln67, i10 170" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 266 'add' 'add_ln67_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 267 [2/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW8, i10 %add_ln67_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 267 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 19> <Delay = 0.00>
ST_40 : Operation 268 [1/1] (0.00ns)   --->   "%speclooptripcount_ln62 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 268 'speclooptripcount' 'speclooptripcount_ln62' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 269 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 269 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 270 [1/2] (0.00ns)   --->   "%call_ln67 = call void @conv2_Pipeline_BW8, i10 %add_ln67_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 270 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln62 = br void %BW.i.i" [src/conv2.cpp:62->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 271 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv2_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ weight_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                       (alloca           ) [ 01111111111111111111111111111111111111111]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000]
output_ftmap_read       (read             ) [ 00111111111111111111111111111111111111111]
conv2_biases_read       (read             ) [ 00000000000000000000000000000000000000000]
conv2_weights_read      (read             ) [ 00000000000000000000000000000000000000000]
input_ftmap_read        (read             ) [ 00111111111111111111111111111111111111111]
trunc_ln                (partselect       ) [ 00111111111111111111111111111111111111111]
sext_ln36               (sext             ) [ 00000000000000000000000000000000000000000]
w2_addr                 (getelementptr    ) [ 00111111111111111111111111111111111111111]
trunc_ln36_1            (partselect       ) [ 00000000000000000000000000000000000000000]
sext_ln36_1             (sext             ) [ 00000000000000000000000000000000000000000]
gmem_addr               (getelementptr    ) [ 00111111111111111111111111111111111111111]
store_ln32              (store            ) [ 00000000000000000000000000000000000000000]
br_ln32                 (br               ) [ 00000000000000000000000000000000000000000]
h_3                     (load             ) [ 00011111111111111111111111111111111111111]
icmp_ln32               (icmp             ) [ 00111111111111111111111111111111111111111]
br_ln32                 (br               ) [ 00000000000000000000000000000000000000000]
shl_ln                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln80               (zext             ) [ 00000000000000000000000000000000000000000]
shl_ln80_1              (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln80_1             (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln80                (sub              ) [ 00010000000000000000000000000000000000000]
ret_ln58                (ret              ) [ 00000000000000000000000000000000000000000]
call_ln36               (call             ) [ 00000000000000000000000000000000000000000]
zext_ln105              (zext             ) [ 00000000000111111111111111111111111111111]
speclooptripcount_ln32  (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln32       (specloopname     ) [ 00000000000000000000000000000000000000000]
empty                   (readreq          ) [ 00000000000000000000000000000000000000000]
empty_355               (readreq          ) [ 00000000000000000000000000000000000000000]
br_ln36                 (br               ) [ 00111111111111111111111111111111111111111]
indvar                  (phi              ) [ 00000000000100000000000000000000000000000]
out                     (phi              ) [ 00000000000111111111111111111111111111111]
icmp_ln36               (icmp             ) [ 00111111111111111111111111111111111111111]
add_ln36_1              (add              ) [ 00111111111111111111111111111111111111111]
br_ln36                 (br               ) [ 00000000000000000000000000000000000000000]
add_ln32                (add              ) [ 00000000000000000000000000000000000000000]
store_ln32              (store            ) [ 00000000000000000000000000000000000000000]
br_ln32                 (br               ) [ 00000000000000000000000000000000000000000]
trunc_ln104             (trunc            ) [ 00000000000001111111111111111111111000000]
speclooptripcount_ln36  (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln36       (specloopname     ) [ 00000000000000000000000000000000000000000]
call_ln36               (call             ) [ 00000000000000000000000000000000000000000]
br_ln40                 (br               ) [ 00111111111111111111111111111111111111111]
indvar_flatten63        (phi              ) [ 00000000000001000000000000000000000000000]
o                       (phi              ) [ 00000000000001000000000000000000000000000]
indvar_flatten32        (phi              ) [ 00000000000001000000000000000000000000000]
i                       (phi              ) [ 00000000000001000000000000000000000000000]
r                       (phi              ) [ 00000000000001000000000000000000000000000]
trunc_ln43              (trunc            ) [ 00000000000000000000000000000000000000000]
trunc_ln43_1            (trunc            ) [ 00000000000000000000000000000000000000000]
lshr_ln                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
icmp_ln40               (icmp             ) [ 00111111111111111111111111111111111111111]
add_ln40_1              (add              ) [ 00111111111111111111111111111111111111111]
br_ln40                 (br               ) [ 00000000000000000000000000000000000000000]
add_ln40                (add              ) [ 00000000000000000000000000000000000000000]
icmp_ln41               (icmp             ) [ 00000000000000000000000000000000000000000]
select_ln40             (select           ) [ 00000000000000000000000000000000000000000]
select_ln40_1           (select           ) [ 00111111111111111111111111111111111111111]
zext_ln50               (zext             ) [ 00000000000000000000000000000000000000000]
tmp_s                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln50_28            (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln50                (sub              ) [ 00000000000000000000000000000000000000000]
sext_ln40               (sext             ) [ 00000000000000000000000000000000000000000]
trunc_ln43_2            (trunc            ) [ 00000000000000000000000000000000000000000]
lshr_ln43_mid           (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
select_ln40_2           (select           ) [ 00000000000000000000000000000000000000000]
xor_ln40                (xor              ) [ 00000000000000000000000000000000000000000]
icmp_ln45               (icmp             ) [ 00000000000000000000000000000000000000000]
and_ln40                (and              ) [ 00000000000000000000000000000000000000000]
add_ln41                (add              ) [ 00000000000000000000000000000000000000000]
or_ln41                 (or               ) [ 00000000000000000000000000000000000000000]
select_ln41             (select           ) [ 00000000000000000000000000000000000000000]
select_ln41_1           (select           ) [ 00111111111111111111111111111111111111111]
zext_ln50_29            (zext             ) [ 00000000000000000000000000000000000000000]
p_shl1                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln50_30            (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln50_1              (sub              ) [ 00000000000000000000000000000000000000000]
sext_ln43               (sext             ) [ 00000000000000000000000000000000000000000]
trunc_ln43_3            (trunc            ) [ 00000000000000000000000000000000000000000]
trunc_ln43_4            (trunc            ) [ 00000000000000000000000000000000000000000]
lshr_ln43_mid1          (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
select_ln41_2           (select           ) [ 00000000000000000000000000000000000000000]
zext_ln41               (zext             ) [ 00000000000000000000000000000000000000000]
weight_buffer_addr      (getelementptr    ) [ 00000000000000100000000000000000000000000]
zext_ln50_31            (zext             ) [ 00000000000000000000000000000000000000000]
zext_ln50_32            (zext             ) [ 00000000000000000000000000000000000000000]
add_ln50                (add              ) [ 00000000000000000000000000000000000000000]
sext_ln50               (sext             ) [ 00000000000000000000000000000000000000000]
mul_ln50                (mul              ) [ 00000000000000110000000000000000000000000]
add_ln50_1              (add              ) [ 00000000000000000000000000000000000000000]
sext_ln45               (sext             ) [ 00000000000000000000000000000000000000000]
mul_ln45                (mul              ) [ 00000000000000110000000000000000000000000]
add_ln45                (add              ) [ 00111111111111111111111111111111111111111]
add_ln41_1              (add              ) [ 00000000000000000000000000000000000000000]
select_ln41_3           (select           ) [ 00111111111111111111111111111111111111111]
br_ln108                (br               ) [ 00111111111111111111111111111111111111111]
weight_buffer_load      (load             ) [ 00000000000000000000000000000000000000000]
bitcast_ln41            (bitcast          ) [ 00000000000000010000000000000000000000000]
specloopname_ln0        (specloopname     ) [ 00000000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln0        (specloopname     ) [ 00000000000000000000000000000000000000000]
specloopname_ln45       (specloopname     ) [ 00000000000000000000000000000000000000000]
call_ln41               (call             ) [ 00000000000000000000000000000000000000000]
br_ln45                 (br               ) [ 00111111111111111111111111111111111111111]
bout_1                  (phi              ) [ 00000000000000001100000000000000000000000]
icmp_ln108              (icmp             ) [ 00111111111111111111111111111111111111111]
add_ln108               (add              ) [ 00111111111111111111111111111111111111111]
br_ln108                (br               ) [ 00000000000000000000000000000000000000000]
zext_ln108              (zext             ) [ 00000000000000000000000000000000000000000]
empty_356               (add              ) [ 00000000000000000000000000000000000000000]
p_cast6                 (zext             ) [ 00000000000000000000000000000000000000000]
mul_ln112               (mul              ) [ 00000000000000000000000000000000000000000]
zext_ln112              (zext             ) [ 00000000000000000000000000000000000000000]
add_ln112               (add              ) [ 00000000000000000111111111111111111000000]
br_ln62                 (br               ) [ 00111111111111111111111111111111111111111]
zext_ln115              (zext             ) [ 00000000000000000000000000000000000000000]
tmp_29                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln115_3            (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln115               (sub              ) [ 00000000000000000000000000000000000000000]
sext_ln108              (sext             ) [ 00000000000000000011111111111111111000000]
speclooptripcount_ln108 (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln108      (specloopname     ) [ 00000000000000000000000000000000000000000]
gmem_addr_read          (read             ) [ 00000000000000000000000000000000000000000]
empty_357               (bitcast          ) [ 00000000000000000011111111111111111000000]
br_ln109                (br               ) [ 00111111111111111111111111111111111111111]
bh                      (phi              ) [ 00000000000000000011111111100000000000000]
icmp_ln109              (icmp             ) [ 00111111111111111111111111111111111111111]
br_ln109                (br               ) [ 00000000000000000000000000000000000000000]
zext_ln115_4            (zext             ) [ 00000000000000000000000000000000000000000]
add_ln115               (add              ) [ 00000000000000000000000000000000000000000]
sext_ln109              (sext             ) [ 00000000000000000000000000000000000000000]
mul_ln109               (mul              ) [ 00000000000000000001110000000000000000000]
trunc_ln109             (trunc            ) [ 00000000000000000000000000000000000000000]
zext_ln109              (zext             ) [ 00000000000000000000000000000000000000000]
add_ln112_1             (add              ) [ 00000000000000000000000000000000000000000]
shl_ln2                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln112_1            (zext             ) [ 00000000000000000000000000000000000000000]
shl_ln112_1             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln112_2            (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln112               (sub              ) [ 00000000000000000000000000000000000000000]
sext_ln112              (sext             ) [ 00000000000000000000000000000000000000000]
add_ln112_2             (add              ) [ 00000000000000000000000000000000000000000]
trunc_ln2               (partselect       ) [ 00000000000000000001110000000000000000000]
or_ln112                (or               ) [ 00000000000000000000000000000000000000000]
zext_ln112_3            (zext             ) [ 00000000000000000000000000000000000000000]
add_ln112_3             (add              ) [ 00000000000000000000000000000000000000000]
shl_ln112_2             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln112_4            (zext             ) [ 00000000000000000000000000000000000000000]
shl_ln112_3             (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
zext_ln112_5            (zext             ) [ 00000000000000000000000000000000000000000]
sub_ln112_1             (sub              ) [ 00000000000000000000000000000000000000000]
sext_ln112_1            (sext             ) [ 00000000000000000000000000000000000000000]
add_ln112_4             (add              ) [ 00000000000000000001111111100000000000000]
zext_ln115_5            (zext             ) [ 00000000000000000000000000000000000000000]
add_ln115_1             (add              ) [ 00000000000000000001111111100000000000000]
icmp_ln109_1            (icmp             ) [ 00000000000000000001111111100000000000000]
call_ln109              (call             ) [ 00000000000000000000000000000000000000000]
sext_ln122              (sext             ) [ 00000000000000000000000000000000000000000]
i3_addr                 (getelementptr    ) [ 00111111111111111110111111111111111111111]
empty_358               (writereq         ) [ 00000000000000000000000000000000000000000]
call_ln122              (call             ) [ 00000000000000000000000000000000000000000]
speclooptripcount_ln109 (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln109      (specloopname     ) [ 00000000000000000000000000000000000000000]
empty_359               (writeresp        ) [ 00000000000000000000000000000000000000000]
sext_ln109_1            (sext             ) [ 00000000000000000000000000000000000000000]
mul_ln109_1             (mul              ) [ 00000000000000000000000000011100000000000]
br_ln109                (br               ) [ 00000000000000000000000000000000000000000]
trunc_ln122_1           (partselect       ) [ 00000000000000000000000000011100000000000]
add_ln109               (add              ) [ 00111111111111111110000000011111111111111]
br_ln108                (br               ) [ 00111111111111111111111111111111111111111]
call_ln109              (call             ) [ 00000000000000000000000000000000000000000]
sext_ln122_1            (sext             ) [ 00000000000000000000000000000000000000000]
i3_addr_1               (getelementptr    ) [ 00000000000000000000000000001111111000000]
empty_360               (writereq         ) [ 00000000000000000000000000000000000000000]
call_ln122              (call             ) [ 00000000000000000000000000000000000000000]
empty_361               (writeresp        ) [ 00000000000000000000000000000000000000000]
br_ln109                (br               ) [ 00111111111111111111111111111111111111111]
o_1                     (phi              ) [ 00000000000000000000000000000000000100000]
trunc_ln62              (trunc            ) [ 00000000000000000000000000000000000000000]
icmp_ln62               (icmp             ) [ 00111111111111111111111111111111111111111]
add_ln62                (add              ) [ 00111111111111111111111111111111111111111]
br_ln62                 (br               ) [ 00000000000000000000000000000000000000000]
zext_ln67               (zext             ) [ 00000000000000000000000000000000000000000]
tmp_30                  (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
sub_ln67                (sub              ) [ 00000000000000000000000000000000000011110]
add_ln36                (add              ) [ 00111111111111111111111111111111111111111]
br_ln36                 (br               ) [ 00111111111111111111111111111111111111111]
call_ln67               (call             ) [ 00000000000000000000000000000000000000000]
add_ln67                (add              ) [ 00000000000000000000000000000000000000100]
call_ln67               (call             ) [ 00000000000000000000000000000000000000000]
add_ln67_1              (add              ) [ 00000000000000000000000000000000000000001]
speclooptripcount_ln62  (speclooptripcount) [ 00000000000000000000000000000000000000000]
specloopname_ln62       (specloopname     ) [ 00000000000000000000000000000000000000000]
call_ln67               (call             ) [ 00000000000000000000000000000000000000000]
br_ln62                 (br               ) [ 00111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_biases">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="i3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_i">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_i"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_buffer">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_LOAD_INPUT_BH_L"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_LOAD_WEIGHTS_L"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_COL"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_IN_ROW_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_ROW_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_5"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_RELU6"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_7"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW7"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_Pipeline_BW8"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="206" class="1004" name="h_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="output_ftmap_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="conv2_biases_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="conv2_weights_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="input_ftmap_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_readreq_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="2"/>
<pin id="237" dir="0" index="2" bw="13" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_readreq_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="2"/>
<pin id="244" dir="0" index="2" bw="7" slack="0"/>
<pin id="245" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_355/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="gmem_addr_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="14"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/17 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_writeresp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="9" slack="0"/>
<pin id="257" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_358/19 empty_359/22 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_writeresp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="9" slack="0"/>
<pin id="265" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_360/27 empty_361/30 "/>
</bind>
</comp>

<comp id="269" class="1004" name="weight_buffer_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buffer_addr/13 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buffer_load/13 "/>
</bind>
</comp>

<comp id="282" class="1005" name="indvar_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="1"/>
<pin id="284" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="indvar_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="1" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/11 "/>
</bind>
</comp>

<comp id="293" class="1005" name="out_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="1"/>
<pin id="295" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="out_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="1" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out/11 "/>
</bind>
</comp>

<comp id="305" class="1005" name="indvar_flatten63_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="1"/>
<pin id="307" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten63 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="indvar_flatten63_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten63/13 "/>
</bind>
</comp>

<comp id="316" class="1005" name="o_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="1"/>
<pin id="318" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="o (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="o_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o/13 "/>
</bind>
</comp>

<comp id="327" class="1005" name="indvar_flatten32_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="1"/>
<pin id="329" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten32 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="indvar_flatten32_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="0"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="1" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten32/13 "/>
</bind>
</comp>

<comp id="338" class="1005" name="i_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="1"/>
<pin id="340" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="i_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="1" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/13 "/>
</bind>
</comp>

<comp id="349" class="1005" name="r_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="1"/>
<pin id="351" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="r_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="1" slack="1"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/13 "/>
</bind>
</comp>

<comp id="360" class="1005" name="bout_1_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="1"/>
<pin id="362" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bout_1 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="bout_1_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="1" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bout_1/16 "/>
</bind>
</comp>

<comp id="372" class="1005" name="bh_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="1"/>
<pin id="374" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="bh_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="1" slack="1"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/18 "/>
</bind>
</comp>

<comp id="384" class="1005" name="o_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="1"/>
<pin id="386" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="o_1 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="o_1_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="1" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_1/35 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="0" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="0" index="2" bw="64" slack="1"/>
<pin id="399" dir="0" index="3" bw="19" slack="0"/>
<pin id="400" dir="0" index="4" bw="32" slack="0"/>
<pin id="401" dir="0" index="5" bw="32" slack="0"/>
<pin id="402" dir="0" index="6" bw="32" slack="0"/>
<pin id="403" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="0" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="0" index="2" bw="62" slack="10"/>
<pin id="413" dir="0" index="3" bw="32" slack="0"/>
<pin id="414" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln36/11 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_conv2_Pipeline_COL_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="0" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="14" slack="1"/>
<pin id="422" dir="0" index="3" bw="10" slack="1"/>
<pin id="423" dir="0" index="4" bw="32" slack="0"/>
<pin id="424" dir="0" index="5" bw="32" slack="0"/>
<pin id="425" dir="0" index="6" bw="32" slack="0"/>
<pin id="426" dir="0" index="7" bw="32" slack="0"/>
<pin id="427" dir="0" index="8" bw="32" slack="0"/>
<pin id="428" dir="0" index="9" bw="32" slack="0"/>
<pin id="429" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/14 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_conv2_Pipeline_RELU_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="0" slack="0"/>
<pin id="439" dir="0" index="1" bw="10" slack="0"/>
<pin id="440" dir="0" index="2" bw="32" slack="1"/>
<pin id="441" dir="0" index="3" bw="32" slack="0"/>
<pin id="442" dir="0" index="4" bw="32" slack="0"/>
<pin id="443" dir="0" index="5" bw="32" slack="0"/>
<pin id="444" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln109/18 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_conv2_Pipeline_5_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="0" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="0" index="2" bw="62" slack="2"/>
<pin id="453" dir="0" index="3" bw="10" slack="2"/>
<pin id="454" dir="0" index="4" bw="32" slack="0"/>
<pin id="455" dir="0" index="5" bw="32" slack="0"/>
<pin id="456" dir="0" index="6" bw="32" slack="0"/>
<pin id="457" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln122/20 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_conv2_Pipeline_RELU6_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="0" slack="0"/>
<pin id="465" dir="0" index="1" bw="10" slack="0"/>
<pin id="466" dir="0" index="2" bw="32" slack="9"/>
<pin id="467" dir="0" index="3" bw="32" slack="0"/>
<pin id="468" dir="0" index="4" bw="32" slack="0"/>
<pin id="469" dir="0" index="5" bw="32" slack="0"/>
<pin id="470" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln109/26 "/>
</bind>
</comp>

<comp id="475" class="1004" name="grp_conv2_Pipeline_7_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="0" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="0" index="2" bw="62" slack="2"/>
<pin id="479" dir="0" index="3" bw="10" slack="2"/>
<pin id="480" dir="0" index="4" bw="32" slack="0"/>
<pin id="481" dir="0" index="5" bw="32" slack="0"/>
<pin id="482" dir="0" index="6" bw="32" slack="0"/>
<pin id="483" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln122/28 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_conv2_Pipeline_BW_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="0" slack="0"/>
<pin id="491" dir="0" index="1" bw="10" slack="0"/>
<pin id="492" dir="0" index="2" bw="32" slack="0"/>
<pin id="493" dir="0" index="3" bw="32" slack="0"/>
<pin id="494" dir="0" index="4" bw="32" slack="0"/>
<pin id="495" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/35 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_conv2_Pipeline_BW7_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="0" slack="0"/>
<pin id="502" dir="0" index="1" bw="10" slack="0"/>
<pin id="503" dir="0" index="2" bw="32" slack="0"/>
<pin id="504" dir="0" index="3" bw="32" slack="0"/>
<pin id="505" dir="0" index="4" bw="32" slack="0"/>
<pin id="506" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/37 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_conv2_Pipeline_BW8_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="0" slack="0"/>
<pin id="513" dir="0" index="1" bw="10" slack="0"/>
<pin id="514" dir="0" index="2" bw="32" slack="0"/>
<pin id="515" dir="0" index="3" bw="32" slack="0"/>
<pin id="516" dir="0" index="4" bw="32" slack="0"/>
<pin id="517" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/39 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="62" slack="0"/>
<pin id="524" dir="0" index="1" bw="64" slack="0"/>
<pin id="525" dir="0" index="2" bw="3" slack="0"/>
<pin id="526" dir="0" index="3" bw="7" slack="0"/>
<pin id="527" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="sext_ln36_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="62" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="w2_addr_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="62" slack="0"/>
<pin id="539" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_addr/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln36_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="62" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="0"/>
<pin id="545" dir="0" index="2" bw="3" slack="0"/>
<pin id="546" dir="0" index="3" bw="7" slack="0"/>
<pin id="547" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln36_1/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sext_ln36_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="62" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_1/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="gmem_addr_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="62" slack="0"/>
<pin id="559" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln32_store_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="8" slack="0"/>
<pin id="565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="h_3_load_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="1"/>
<pin id="569" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_3/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln32_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="shl_ln_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="18" slack="0"/>
<pin id="578" dir="0" index="1" bw="8" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln80_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="18" slack="0"/>
<pin id="586" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="shl_ln80_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="10" slack="0"/>
<pin id="590" dir="0" index="1" bw="8" slack="0"/>
<pin id="591" dir="0" index="2" bw="1" slack="0"/>
<pin id="592" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln80_1/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln80_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="0"/>
<pin id="598" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sub_ln80_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="18" slack="0"/>
<pin id="602" dir="0" index="1" bw="10" slack="0"/>
<pin id="603" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln80/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln105_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="609" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/10 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln36_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="0" index="1" bw="4" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln36_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/11 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln32_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="624" dir="0" index="1" bw="3" slack="0"/>
<pin id="625" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/11 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln32_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="10"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/11 "/>
</bind>
</comp>

<comp id="632" class="1004" name="trunc_ln104_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="6" slack="1"/>
<pin id="634" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/12 "/>
</bind>
</comp>

<comp id="636" class="1004" name="trunc_ln43_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="7" slack="0"/>
<pin id="638" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/13 "/>
</bind>
</comp>

<comp id="640" class="1004" name="trunc_ln43_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="0"/>
<pin id="642" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_1/13 "/>
</bind>
</comp>

<comp id="644" class="1004" name="lshr_ln_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="0" index="1" bw="2" slack="0"/>
<pin id="647" dir="0" index="2" bw="6" slack="0"/>
<pin id="648" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lshr_ln/13 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_ln40_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="0" index="1" bw="9" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/13 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln40_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="10" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/13 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln40_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="3" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/13 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln41_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="9" slack="0"/>
<pin id="672" dir="0" index="1" bw="9" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/13 "/>
</bind>
</comp>

<comp id="676" class="1004" name="select_ln40_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="0" index="2" bw="7" slack="0"/>
<pin id="680" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/13 "/>
</bind>
</comp>

<comp id="684" class="1004" name="select_ln40_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="3" slack="0"/>
<pin id="687" dir="0" index="2" bw="3" slack="0"/>
<pin id="688" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/13 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln50_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="0"/>
<pin id="694" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/13 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_s_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="5" slack="0"/>
<pin id="698" dir="0" index="1" bw="3" slack="0"/>
<pin id="699" dir="0" index="2" bw="1" slack="0"/>
<pin id="700" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln50_28_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="0"/>
<pin id="706" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_28/13 "/>
</bind>
</comp>

<comp id="708" class="1004" name="sub_ln50_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="5" slack="0"/>
<pin id="710" dir="0" index="1" bw="3" slack="0"/>
<pin id="711" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50/13 "/>
</bind>
</comp>

<comp id="714" class="1004" name="sext_ln40_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="6" slack="0"/>
<pin id="716" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/13 "/>
</bind>
</comp>

<comp id="718" class="1004" name="trunc_ln43_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="3" slack="0"/>
<pin id="720" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_2/13 "/>
</bind>
</comp>

<comp id="722" class="1004" name="lshr_ln43_mid_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="0" index="1" bw="2" slack="0"/>
<pin id="725" dir="0" index="2" bw="1" slack="0"/>
<pin id="726" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lshr_ln43_mid/13 "/>
</bind>
</comp>

<comp id="730" class="1004" name="select_ln40_2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="8" slack="0"/>
<pin id="733" dir="0" index="2" bw="8" slack="0"/>
<pin id="734" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_2/13 "/>
</bind>
</comp>

<comp id="738" class="1004" name="xor_ln40_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/13 "/>
</bind>
</comp>

<comp id="744" class="1004" name="icmp_ln45_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="2" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/13 "/>
</bind>
</comp>

<comp id="750" class="1004" name="and_ln40_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40/13 "/>
</bind>
</comp>

<comp id="756" class="1004" name="add_ln41_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="7" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/13 "/>
</bind>
</comp>

<comp id="762" class="1004" name="or_ln41_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41/13 "/>
</bind>
</comp>

<comp id="768" class="1004" name="select_ln41_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="0" index="2" bw="2" slack="0"/>
<pin id="772" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/13 "/>
</bind>
</comp>

<comp id="776" class="1004" name="select_ln41_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="7" slack="0"/>
<pin id="779" dir="0" index="2" bw="7" slack="0"/>
<pin id="780" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_1/13 "/>
</bind>
</comp>

<comp id="784" class="1004" name="zext_ln50_29_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="7" slack="0"/>
<pin id="786" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_29/13 "/>
</bind>
</comp>

<comp id="788" class="1004" name="p_shl1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="9" slack="0"/>
<pin id="790" dir="0" index="1" bw="7" slack="0"/>
<pin id="791" dir="0" index="2" bw="1" slack="0"/>
<pin id="792" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/13 "/>
</bind>
</comp>

<comp id="796" class="1004" name="zext_ln50_30_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="9" slack="0"/>
<pin id="798" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_30/13 "/>
</bind>
</comp>

<comp id="800" class="1004" name="sub_ln50_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="9" slack="0"/>
<pin id="802" dir="0" index="1" bw="7" slack="0"/>
<pin id="803" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50_1/13 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sext_ln43_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="10" slack="0"/>
<pin id="808" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/13 "/>
</bind>
</comp>

<comp id="810" class="1004" name="trunc_ln43_3_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="7" slack="0"/>
<pin id="812" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_3/13 "/>
</bind>
</comp>

<comp id="814" class="1004" name="trunc_ln43_4_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="3" slack="0"/>
<pin id="816" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_4/13 "/>
</bind>
</comp>

<comp id="818" class="1004" name="lshr_ln43_mid1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="0" index="1" bw="2" slack="0"/>
<pin id="821" dir="0" index="2" bw="6" slack="0"/>
<pin id="822" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lshr_ln43_mid1/13 "/>
</bind>
</comp>

<comp id="826" class="1004" name="select_ln41_2_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="8" slack="0"/>
<pin id="829" dir="0" index="2" bw="8" slack="0"/>
<pin id="830" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_2/13 "/>
</bind>
</comp>

<comp id="834" class="1004" name="zext_ln41_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="0"/>
<pin id="836" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/13 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln50_31_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="2" slack="0"/>
<pin id="841" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_31/13 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln50_32_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="2" slack="0"/>
<pin id="845" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_32/13 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln50_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="10" slack="0"/>
<pin id="849" dir="0" index="1" bw="2" slack="0"/>
<pin id="850" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/13 "/>
</bind>
</comp>

<comp id="853" class="1004" name="sext_ln50_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="11" slack="0"/>
<pin id="855" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50/13 "/>
</bind>
</comp>

<comp id="857" class="1004" name="mul_ln50_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="11" slack="0"/>
<pin id="859" dir="0" index="1" bw="8" slack="0"/>
<pin id="860" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50/13 "/>
</bind>
</comp>

<comp id="863" class="1004" name="add_ln50_1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="6" slack="0"/>
<pin id="865" dir="0" index="1" bw="2" slack="0"/>
<pin id="866" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_1/13 "/>
</bind>
</comp>

<comp id="869" class="1004" name="sext_ln45_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="7" slack="0"/>
<pin id="871" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/13 "/>
</bind>
</comp>

<comp id="873" class="1004" name="mul_ln45_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="7" slack="0"/>
<pin id="875" dir="0" index="1" bw="8" slack="0"/>
<pin id="876" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln45/13 "/>
</bind>
</comp>

<comp id="879" class="1004" name="add_ln45_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="2" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/13 "/>
</bind>
</comp>

<comp id="885" class="1004" name="add_ln41_1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="9" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/13 "/>
</bind>
</comp>

<comp id="891" class="1004" name="select_ln41_3_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="0" index="2" bw="9" slack="0"/>
<pin id="895" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_3/13 "/>
</bind>
</comp>

<comp id="899" class="1004" name="bitcast_ln41_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="0"/>
<pin id="901" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln41/14 "/>
</bind>
</comp>

<comp id="904" class="1004" name="icmp_ln108_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="3" slack="0"/>
<pin id="906" dir="0" index="1" bw="3" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/16 "/>
</bind>
</comp>

<comp id="910" class="1004" name="add_ln108_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="3" slack="0"/>
<pin id="912" dir="0" index="1" bw="1" slack="0"/>
<pin id="913" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/16 "/>
</bind>
</comp>

<comp id="916" class="1004" name="zext_ln108_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="3" slack="0"/>
<pin id="918" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/16 "/>
</bind>
</comp>

<comp id="920" class="1004" name="empty_356_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="3" slack="0"/>
<pin id="922" dir="0" index="1" bw="5" slack="2"/>
<pin id="923" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_356/16 "/>
</bind>
</comp>

<comp id="925" class="1004" name="p_cast6_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="5" slack="0"/>
<pin id="927" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/16 "/>
</bind>
</comp>

<comp id="929" class="1004" name="mul_ln112_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="5" slack="0"/>
<pin id="931" dir="0" index="1" bw="19" slack="0"/>
<pin id="932" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln112/16 "/>
</bind>
</comp>

<comp id="935" class="1004" name="zext_ln112_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="23" slack="0"/>
<pin id="937" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/16 "/>
</bind>
</comp>

<comp id="939" class="1004" name="add_ln112_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="23" slack="0"/>
<pin id="941" dir="0" index="1" bw="64" slack="13"/>
<pin id="942" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/16 "/>
</bind>
</comp>

<comp id="944" class="1004" name="zext_ln115_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="3" slack="1"/>
<pin id="946" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/17 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_29_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="5" slack="0"/>
<pin id="950" dir="0" index="1" bw="3" slack="1"/>
<pin id="951" dir="0" index="2" bw="1" slack="0"/>
<pin id="952" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/17 "/>
</bind>
</comp>

<comp id="956" class="1004" name="zext_ln115_3_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="5" slack="0"/>
<pin id="958" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_3/17 "/>
</bind>
</comp>

<comp id="960" class="1004" name="sub_ln115_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="5" slack="0"/>
<pin id="962" dir="0" index="1" bw="3" slack="0"/>
<pin id="963" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln115/17 "/>
</bind>
</comp>

<comp id="966" class="1004" name="sext_ln108_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="6" slack="0"/>
<pin id="968" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108/17 "/>
</bind>
</comp>

<comp id="970" class="1004" name="empty_357_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="0"/>
<pin id="972" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_357/17 "/>
</bind>
</comp>

<comp id="974" class="1004" name="icmp_ln109_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="3" slack="0"/>
<pin id="976" dir="0" index="1" bw="3" slack="0"/>
<pin id="977" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/18 "/>
</bind>
</comp>

<comp id="980" class="1004" name="zext_ln115_4_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="3" slack="0"/>
<pin id="982" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_4/18 "/>
</bind>
</comp>

<comp id="984" class="1004" name="add_ln115_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="6" slack="1"/>
<pin id="986" dir="0" index="1" bw="3" slack="0"/>
<pin id="987" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/18 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sext_ln109_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="7" slack="0"/>
<pin id="991" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109/18 "/>
</bind>
</comp>

<comp id="993" class="1004" name="mul_ln109_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="7" slack="0"/>
<pin id="995" dir="0" index="1" bw="8" slack="0"/>
<pin id="996" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln109/18 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="trunc_ln109_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="3" slack="0"/>
<pin id="1002" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/18 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="zext_ln109_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="3" slack="0"/>
<pin id="1006" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/18 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="add_ln112_1_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="3" slack="0"/>
<pin id="1010" dir="0" index="1" bw="8" slack="6"/>
<pin id="1011" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/18 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="shl_ln2_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="19" slack="0"/>
<pin id="1015" dir="0" index="1" bw="9" slack="0"/>
<pin id="1016" dir="0" index="2" bw="1" slack="0"/>
<pin id="1017" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/18 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="zext_ln112_1_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="19" slack="0"/>
<pin id="1023" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/18 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="shl_ln112_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="11" slack="0"/>
<pin id="1027" dir="0" index="1" bw="9" slack="0"/>
<pin id="1028" dir="0" index="2" bw="1" slack="0"/>
<pin id="1029" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln112_1/18 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="zext_ln112_2_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="11" slack="0"/>
<pin id="1035" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_2/18 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="sub_ln112_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="19" slack="0"/>
<pin id="1039" dir="0" index="1" bw="11" slack="0"/>
<pin id="1040" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln112/18 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="sext_ln112_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="20" slack="0"/>
<pin id="1045" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/18 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="add_ln112_2_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="20" slack="0"/>
<pin id="1049" dir="0" index="1" bw="64" slack="2"/>
<pin id="1050" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_2/18 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="trunc_ln2_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="62" slack="0"/>
<pin id="1054" dir="0" index="1" bw="64" slack="0"/>
<pin id="1055" dir="0" index="2" bw="3" slack="0"/>
<pin id="1056" dir="0" index="3" bw="7" slack="0"/>
<pin id="1057" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/18 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="or_ln112_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="2" slack="0"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/18 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="zext_ln112_3_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="2" slack="0"/>
<pin id="1070" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_3/18 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="add_ln112_3_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="2" slack="0"/>
<pin id="1074" dir="0" index="1" bw="8" slack="6"/>
<pin id="1075" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_3/18 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="shl_ln112_2_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="19" slack="0"/>
<pin id="1079" dir="0" index="1" bw="9" slack="0"/>
<pin id="1080" dir="0" index="2" bw="1" slack="0"/>
<pin id="1081" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln112_2/18 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="zext_ln112_4_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="19" slack="0"/>
<pin id="1087" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_4/18 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="shl_ln112_3_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="11" slack="0"/>
<pin id="1091" dir="0" index="1" bw="9" slack="0"/>
<pin id="1092" dir="0" index="2" bw="1" slack="0"/>
<pin id="1093" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln112_3/18 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="zext_ln112_5_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="11" slack="0"/>
<pin id="1099" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_5/18 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="sub_ln112_1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="19" slack="0"/>
<pin id="1103" dir="0" index="1" bw="11" slack="0"/>
<pin id="1104" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln112_1/18 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="sext_ln112_1_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="20" slack="0"/>
<pin id="1109" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_1/18 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="add_ln112_4_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="20" slack="0"/>
<pin id="1113" dir="0" index="1" bw="64" slack="2"/>
<pin id="1114" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_4/18 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="zext_ln115_5_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="2" slack="0"/>
<pin id="1118" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_5/18 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="add_ln115_1_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="6" slack="1"/>
<pin id="1122" dir="0" index="1" bw="2" slack="0"/>
<pin id="1123" dir="1" index="2" bw="7" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/18 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="icmp_ln109_1_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="2" slack="0"/>
<pin id="1127" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109_1/18 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="sext_ln122_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="62" slack="1"/>
<pin id="1133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122/19 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="i3_addr_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="0"/>
<pin id="1136" dir="0" index="1" bw="62" slack="0"/>
<pin id="1137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr/19 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="sext_ln109_1_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="7" slack="8"/>
<pin id="1143" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln109_1/26 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="mul_ln109_1_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="7" slack="0"/>
<pin id="1146" dir="0" index="1" bw="8" slack="0"/>
<pin id="1147" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln109_1/26 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="trunc_ln122_1_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="62" slack="0"/>
<pin id="1153" dir="0" index="1" bw="64" slack="8"/>
<pin id="1154" dir="0" index="2" bw="3" slack="0"/>
<pin id="1155" dir="0" index="3" bw="7" slack="0"/>
<pin id="1156" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_1/26 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="add_ln109_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="3" slack="8"/>
<pin id="1162" dir="0" index="1" bw="3" slack="0"/>
<pin id="1163" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/26 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="sext_ln122_1_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="62" slack="1"/>
<pin id="1168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_1/27 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="i3_addr_1_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="0"/>
<pin id="1171" dir="0" index="1" bw="62" slack="0"/>
<pin id="1172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr_1/27 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="trunc_ln62_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="3" slack="0"/>
<pin id="1178" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/35 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="icmp_ln62_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="3" slack="0"/>
<pin id="1182" dir="0" index="1" bw="3" slack="0"/>
<pin id="1183" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/35 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="add_ln62_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="3" slack="0"/>
<pin id="1188" dir="0" index="1" bw="1" slack="0"/>
<pin id="1189" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/35 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="zext_ln67_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="3" slack="0"/>
<pin id="1194" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/35 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="tmp_30_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="10" slack="0"/>
<pin id="1198" dir="0" index="1" bw="2" slack="0"/>
<pin id="1199" dir="0" index="2" bw="1" slack="0"/>
<pin id="1200" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/35 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="sub_ln67_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="10" slack="0"/>
<pin id="1206" dir="0" index="1" bw="3" slack="0"/>
<pin id="1207" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67/35 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="add_ln36_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="6" slack="4"/>
<pin id="1213" dir="0" index="1" bw="4" slack="0"/>
<pin id="1214" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/35 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="add_ln67_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="10" slack="2"/>
<pin id="1219" dir="0" index="1" bw="8" slack="0"/>
<pin id="1220" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/37 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="add_ln67_1_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="10" slack="4"/>
<pin id="1225" dir="0" index="1" bw="9" slack="0"/>
<pin id="1226" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/39 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="h_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="8" slack="0"/>
<pin id="1231" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="1236" class="1005" name="output_ftmap_read_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="64" slack="13"/>
<pin id="1238" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1241" class="1005" name="input_ftmap_read_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="64" slack="1"/>
<pin id="1243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1246" class="1005" name="trunc_ln_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="62" slack="10"/>
<pin id="1248" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1251" class="1005" name="w2_addr_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="2"/>
<pin id="1253" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w2_addr "/>
</bind>
</comp>

<comp id="1256" class="1005" name="gmem_addr_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="2"/>
<pin id="1258" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1268" class="1005" name="sub_ln80_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="19" slack="1"/>
<pin id="1270" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln80 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="zext_ln105_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="9" slack="6"/>
<pin id="1275" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="add_ln36_1_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="4" slack="0"/>
<pin id="1284" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln36_1 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="trunc_ln104_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="5" slack="2"/>
<pin id="1289" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln104 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="add_ln40_1_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="10" slack="0"/>
<pin id="1297" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40_1 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="select_ln40_1_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="3" slack="0"/>
<pin id="1302" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln40_1 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="select_ln41_1_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="7" slack="0"/>
<pin id="1307" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln41_1 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="weight_buffer_addr_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="8" slack="1"/>
<pin id="1312" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_buffer_addr "/>
</bind>
</comp>

<comp id="1315" class="1005" name="mul_ln50_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="14" slack="1"/>
<pin id="1317" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln50 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="mul_ln45_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="10" slack="1"/>
<pin id="1322" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln45 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="add_ln45_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="2" slack="0"/>
<pin id="1327" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="select_ln41_3_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="9" slack="0"/>
<pin id="1332" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln41_3 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="bitcast_ln41_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="1"/>
<pin id="1337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln41 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="add_ln108_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="3" slack="0"/>
<pin id="1345" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="add_ln112_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="64" slack="2"/>
<pin id="1350" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="sext_ln108_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="7" slack="1"/>
<pin id="1356" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln108 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="empty_357_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="32" slack="1"/>
<pin id="1362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_357 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="icmp_ln109_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="1" slack="8"/>
<pin id="1368" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="mul_ln109_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="10" slack="1"/>
<pin id="1372" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln109 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="trunc_ln2_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="62" slack="1"/>
<pin id="1378" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="add_ln112_4_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="64" slack="8"/>
<pin id="1384" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln112_4 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="add_ln115_1_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="7" slack="8"/>
<pin id="1389" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="add_ln115_1 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="icmp_ln109_1_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="8"/>
<pin id="1394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109_1 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="i3_addr_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="32" slack="3"/>
<pin id="1398" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr "/>
</bind>
</comp>

<comp id="1401" class="1005" name="mul_ln109_1_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="10" slack="1"/>
<pin id="1403" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln109_1 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="trunc_ln122_1_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="62" slack="1"/>
<pin id="1409" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln122_1 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="add_ln109_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="3" slack="1"/>
<pin id="1415" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="i3_addr_1_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="3"/>
<pin id="1420" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i3_addr_1 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="add_ln62_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="3" slack="0"/>
<pin id="1428" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln62 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="sub_ln67_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="10" slack="1"/>
<pin id="1433" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln67 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="add_ln36_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="6" slack="1"/>
<pin id="1440" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="add_ln67_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="10" slack="1"/>
<pin id="1445" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="add_ln67_1_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="10" slack="1"/>
<pin id="1450" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="209"><net_src comp="30" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="58" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="58" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="58" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="80" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="82" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="80" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="84" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="164" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="174" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="176" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="260"><net_src comp="180" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="266"><net_src comp="174" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="176" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="268"><net_src comp="180" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="274"><net_src comp="22" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="136" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="269" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="94" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="96" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="304"><net_src comp="297" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="308"><net_src comp="72" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="110" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="330"><net_src comp="112" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="341"><net_src comp="114" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="352"><net_src comp="76" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="363"><net_src comp="110" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="371"><net_src comp="364" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="375"><net_src comp="110" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="383"><net_src comp="376" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="387"><net_src comp="110" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="404"><net_src comp="78" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="0" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="16" pin="0"/><net_sink comp="395" pin=4"/></net>

<net id="407"><net_src comp="18" pin="0"/><net_sink comp="395" pin=5"/></net>

<net id="408"><net_src comp="20" pin="0"/><net_sink comp="395" pin=6"/></net>

<net id="415"><net_src comp="102" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="4" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="22" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="430"><net_src comp="146" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="431"><net_src comp="24" pin="0"/><net_sink comp="418" pin=4"/></net>

<net id="432"><net_src comp="16" pin="0"/><net_sink comp="418" pin=5"/></net>

<net id="433"><net_src comp="18" pin="0"/><net_sink comp="418" pin=6"/></net>

<net id="434"><net_src comp="20" pin="0"/><net_sink comp="418" pin=7"/></net>

<net id="435"><net_src comp="26" pin="0"/><net_sink comp="418" pin=8"/></net>

<net id="436"><net_src comp="28" pin="0"/><net_sink comp="418" pin=9"/></net>

<net id="445"><net_src comp="168" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="24" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="447"><net_src comp="26" pin="0"/><net_sink comp="437" pin=4"/></net>

<net id="448"><net_src comp="28" pin="0"/><net_sink comp="437" pin=5"/></net>

<net id="458"><net_src comp="178" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="12" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="24" pin="0"/><net_sink comp="449" pin=4"/></net>

<net id="461"><net_src comp="26" pin="0"/><net_sink comp="449" pin=5"/></net>

<net id="462"><net_src comp="28" pin="0"/><net_sink comp="449" pin=6"/></net>

<net id="471"><net_src comp="186" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="24" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="473"><net_src comp="26" pin="0"/><net_sink comp="463" pin=4"/></net>

<net id="474"><net_src comp="28" pin="0"/><net_sink comp="463" pin=5"/></net>

<net id="484"><net_src comp="190" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="12" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="24" pin="0"/><net_sink comp="475" pin=4"/></net>

<net id="487"><net_src comp="26" pin="0"/><net_sink comp="475" pin=5"/></net>

<net id="488"><net_src comp="28" pin="0"/><net_sink comp="475" pin=6"/></net>

<net id="496"><net_src comp="194" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="24" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="26" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="499"><net_src comp="28" pin="0"/><net_sink comp="489" pin=4"/></net>

<net id="507"><net_src comp="198" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="24" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="26" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="510"><net_src comp="28" pin="0"/><net_sink comp="500" pin=4"/></net>

<net id="518"><net_src comp="202" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="24" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="520"><net_src comp="26" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="521"><net_src comp="28" pin="0"/><net_sink comp="511" pin=4"/></net>

<net id="528"><net_src comp="60" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="222" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="62" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="64" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="535"><net_src comp="522" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="4" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="532" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="548"><net_src comp="60" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="216" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="62" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="64" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="555"><net_src comp="542" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="8" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="66" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="574"><net_src comp="567" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="68" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="70" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="567" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="72" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="587"><net_src comp="576" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="593"><net_src comp="74" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="567" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="76" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="599"><net_src comp="588" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="584" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="596" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="600" pin="2"/><net_sink comp="395" pin=3"/></net>

<net id="614"><net_src comp="286" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="98" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="286" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="100" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="104" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="622" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="293" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="342" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="320" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="649"><net_src comp="116" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="640" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="636" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="656"><net_src comp="309" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="118" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="309" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="120" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="320" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="122" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="331" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="124" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="114" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="342" pin="4"/><net_sink comp="676" pin=2"/></net>

<net id="689"><net_src comp="670" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="664" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="320" pin="4"/><net_sink comp="684" pin=2"/></net>

<net id="695"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="126" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="684" pin="3"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="76" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="707"><net_src comp="696" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="704" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="692" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="664" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="116" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="718" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="96" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="735"><net_src comp="670" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="722" pin="3"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="644" pin="3"/><net_sink comp="730" pin=2"/></net>

<net id="742"><net_src comp="670" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="128" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="353" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="130" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="744" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="738" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="676" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="132" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="750" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="670" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="76" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="353" pin="4"/><net_sink comp="768" pin=2"/></net>

<net id="781"><net_src comp="750" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="756" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="676" pin="3"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="776" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="134" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="776" pin="3"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="76" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="799"><net_src comp="788" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="796" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="784" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="809"><net_src comp="800" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="756" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="684" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="823"><net_src comp="116" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="814" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="825"><net_src comp="810" pin="1"/><net_sink comp="818" pin=2"/></net>

<net id="831"><net_src comp="750" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="818" pin="3"/><net_sink comp="826" pin=1"/></net>

<net id="833"><net_src comp="730" pin="3"/><net_sink comp="826" pin=2"/></net>

<net id="837"><net_src comp="826" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="842"><net_src comp="768" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="768" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="806" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="843" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="847" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="138" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="714" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="839" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="863" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="869" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="140" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="768" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="142" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="331" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="144" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="896"><net_src comp="670" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="144" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="898"><net_src comp="885" pin="2"/><net_sink comp="891" pin=2"/></net>

<net id="902"><net_src comp="276" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="908"><net_src comp="364" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="156" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="364" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="122" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="919"><net_src comp="364" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="924"><net_src comp="916" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="928"><net_src comp="920" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="925" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="158" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="938"><net_src comp="929" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="935" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="947"><net_src comp="360" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="953"><net_src comp="126" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="360" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="955"><net_src comp="76" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="959"><net_src comp="948" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="964"><net_src comp="956" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="944" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="969"><net_src comp="960" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="973"><net_src comp="248" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="376" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="166" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="983"><net_src comp="376" pin="4"/><net_sink comp="980" pin=0"/></net>

<net id="988"><net_src comp="980" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="992"><net_src comp="984" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="997"><net_src comp="989" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="140" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="999"><net_src comp="993" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="1003"><net_src comp="376" pin="4"/><net_sink comp="1000" pin=0"/></net>

<net id="1007"><net_src comp="376" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1012"><net_src comp="1004" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1018"><net_src comp="170" pin="0"/><net_sink comp="1013" pin=0"/></net>

<net id="1019"><net_src comp="1008" pin="2"/><net_sink comp="1013" pin=1"/></net>

<net id="1020"><net_src comp="72" pin="0"/><net_sink comp="1013" pin=2"/></net>

<net id="1024"><net_src comp="1013" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1030"><net_src comp="172" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1031"><net_src comp="1008" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1032"><net_src comp="76" pin="0"/><net_sink comp="1025" pin=2"/></net>

<net id="1036"><net_src comp="1025" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1041"><net_src comp="1021" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="1033" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1046"><net_src comp="1037" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1051"><net_src comp="1043" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1058"><net_src comp="60" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1059"><net_src comp="1047" pin="2"/><net_sink comp="1052" pin=1"/></net>

<net id="1060"><net_src comp="62" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1061"><net_src comp="64" pin="0"/><net_sink comp="1052" pin=3"/></net>

<net id="1066"><net_src comp="1000" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="142" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1071"><net_src comp="1062" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1076"><net_src comp="1068" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1082"><net_src comp="170" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1083"><net_src comp="1072" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1084"><net_src comp="72" pin="0"/><net_sink comp="1077" pin=2"/></net>

<net id="1088"><net_src comp="1077" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1094"><net_src comp="172" pin="0"/><net_sink comp="1089" pin=0"/></net>

<net id="1095"><net_src comp="1072" pin="2"/><net_sink comp="1089" pin=1"/></net>

<net id="1096"><net_src comp="76" pin="0"/><net_sink comp="1089" pin=2"/></net>

<net id="1100"><net_src comp="1089" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1105"><net_src comp="1085" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="1097" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1110"><net_src comp="1101" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1115"><net_src comp="1107" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1119"><net_src comp="1062" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1124"><net_src comp="1116" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1129"><net_src comp="1062" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="130" pin="0"/><net_sink comp="1125" pin=1"/></net>

<net id="1138"><net_src comp="12" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="1131" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1140"><net_src comp="1134" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="1148"><net_src comp="1141" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="140" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1150"><net_src comp="1144" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="1157"><net_src comp="60" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1158"><net_src comp="62" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1159"><net_src comp="64" pin="0"/><net_sink comp="1151" pin=3"/></net>

<net id="1164"><net_src comp="372" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="188" pin="0"/><net_sink comp="1160" pin=1"/></net>

<net id="1173"><net_src comp="12" pin="0"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="1166" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1175"><net_src comp="1169" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="1179"><net_src comp="388" pin="4"/><net_sink comp="1176" pin=0"/></net>

<net id="1184"><net_src comp="388" pin="4"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="156" pin="0"/><net_sink comp="1180" pin=1"/></net>

<net id="1190"><net_src comp="388" pin="4"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="122" pin="0"/><net_sink comp="1186" pin=1"/></net>

<net id="1195"><net_src comp="388" pin="4"/><net_sink comp="1192" pin=0"/></net>

<net id="1201"><net_src comp="192" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1202"><net_src comp="1176" pin="1"/><net_sink comp="1196" pin=1"/></net>

<net id="1203"><net_src comp="66" pin="0"/><net_sink comp="1196" pin=2"/></net>

<net id="1208"><net_src comp="1196" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="1192" pin="1"/><net_sink comp="1204" pin=1"/></net>

<net id="1210"><net_src comp="1204" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="1215"><net_src comp="293" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="196" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1221"><net_src comp="140" pin="0"/><net_sink comp="1217" pin=1"/></net>

<net id="1222"><net_src comp="1217" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="1227"><net_src comp="200" pin="0"/><net_sink comp="1223" pin=1"/></net>

<net id="1228"><net_src comp="1223" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="1232"><net_src comp="206" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="1235"><net_src comp="1229" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1239"><net_src comp="210" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1244"><net_src comp="228" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="1249"><net_src comp="522" pin="4"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1254"><net_src comp="536" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="1259"><net_src comp="556" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="1271"><net_src comp="600" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="395" pin=3"/></net>

<net id="1276"><net_src comp="607" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1285"><net_src comp="616" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1290"><net_src comp="632" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="1298"><net_src comp="658" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1303"><net_src comp="684" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1308"><net_src comp="776" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1313"><net_src comp="269" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1318"><net_src comp="857" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1323"><net_src comp="873" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="418" pin=3"/></net>

<net id="1328"><net_src comp="879" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1333"><net_src comp="891" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1338"><net_src comp="899" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1346"><net_src comp="910" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1351"><net_src comp="939" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1357"><net_src comp="966" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1363"><net_src comp="970" pin="1"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="1365"><net_src comp="1360" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="1369"><net_src comp="974" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1373"><net_src comp="993" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="1375"><net_src comp="1370" pin="1"/><net_sink comp="449" pin=3"/></net>

<net id="1379"><net_src comp="1052" pin="4"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1381"><net_src comp="1376" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="1385"><net_src comp="1111" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1390"><net_src comp="1120" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1395"><net_src comp="1125" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1399"><net_src comp="1134" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="1404"><net_src comp="1144" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="1406"><net_src comp="1401" pin="1"/><net_sink comp="475" pin=3"/></net>

<net id="1410"><net_src comp="1151" pin="4"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1412"><net_src comp="1407" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1416"><net_src comp="1160" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1421"><net_src comp="1169" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1429"><net_src comp="1186" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1434"><net_src comp="1204" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="1436"><net_src comp="1431" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1437"><net_src comp="1431" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1441"><net_src comp="1211" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1446"><net_src comp="1217" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="1451"><net_src comp="1223" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="511" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i3 | {19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i_2 | {2 3 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i_1 | {2 3 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_i | {2 3 }
	Port: weight_buffer | {11 12 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 | {14 15 18 19 26 27 35 36 37 38 39 40 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 | {14 15 18 19 26 27 35 36 37 38 39 40 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o | {14 15 18 19 26 27 35 36 37 38 39 40 }
 - Input state : 
	Port: conv2 : i2 | {2 3 }
	Port: conv2 : input_ftmap | {1 }
	Port: conv2 : w2 | {3 4 5 6 7 8 9 10 11 12 }
	Port: conv2 : conv2_weights | {1 }
	Port: conv2 : gmem | {3 4 5 6 7 8 9 10 17 }
	Port: conv2 : conv2_biases | {1 }
	Port: conv2 : output_ftmap | {1 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_i_2 | {14 15 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_i_1 | {14 15 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_i | {14 15 }
	Port: conv2 : weight_buffer | {13 14 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 | {14 15 18 19 20 21 26 27 28 29 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 | {14 15 18 19 20 21 26 27 28 29 }
	Port: conv2 : conv2_float_255_255_float_64_1_1_float_float_255_255_o | {14 15 18 19 20 21 26 27 28 29 }
  - Chain level:
	State 1
		sext_ln36 : 1
		w2_addr : 2
		sext_ln36_1 : 1
		gmem_addr : 2
		store_ln32 : 1
	State 2
		icmp_ln32 : 1
		br_ln32 : 2
		shl_ln : 1
		zext_ln80 : 2
		shl_ln80_1 : 1
		zext_ln80_1 : 2
		sub_ln80 : 3
		call_ln36 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln36 : 1
		add_ln36_1 : 1
		br_ln36 : 2
		store_ln32 : 1
	State 12
	State 13
		trunc_ln43 : 1
		trunc_ln43_1 : 1
		lshr_ln : 2
		icmp_ln40 : 1
		add_ln40_1 : 1
		br_ln40 : 2
		add_ln40 : 1
		icmp_ln41 : 1
		select_ln40 : 2
		select_ln40_1 : 2
		zext_ln50 : 3
		tmp_s : 3
		zext_ln50_28 : 4
		sub_ln50 : 5
		sext_ln40 : 6
		trunc_ln43_2 : 2
		lshr_ln43_mid : 3
		select_ln40_2 : 4
		xor_ln40 : 2
		icmp_ln45 : 1
		and_ln40 : 2
		add_ln41 : 3
		or_ln41 : 2
		select_ln41 : 2
		select_ln41_1 : 2
		zext_ln50_29 : 3
		p_shl1 : 3
		zext_ln50_30 : 4
		sub_ln50_1 : 5
		sext_ln43 : 6
		trunc_ln43_3 : 4
		trunc_ln43_4 : 3
		lshr_ln43_mid1 : 5
		select_ln41_2 : 6
		zext_ln41 : 7
		weight_buffer_addr : 8
		weight_buffer_load : 9
		zext_ln50_31 : 3
		zext_ln50_32 : 3
		add_ln50 : 7
		sext_ln50 : 8
		mul_ln50 : 9
		add_ln50_1 : 4
		sext_ln45 : 5
		mul_ln45 : 6
		add_ln45 : 3
		add_ln41_1 : 1
		select_ln41_3 : 2
	State 14
		bitcast_ln41 : 1
		call_ln41 : 2
	State 15
	State 16
		icmp_ln108 : 1
		add_ln108 : 1
		br_ln108 : 2
		zext_ln108 : 1
		empty_356 : 2
		p_cast6 : 3
		mul_ln112 : 4
		zext_ln112 : 5
		add_ln112 : 6
	State 17
		zext_ln115_3 : 1
		sub_ln115 : 2
		sext_ln108 : 3
	State 18
		icmp_ln109 : 1
		br_ln109 : 2
		zext_ln115_4 : 1
		add_ln115 : 2
		sext_ln109 : 3
		mul_ln109 : 4
		trunc_ln109 : 1
		zext_ln109 : 1
		call_ln109 : 5
		add_ln112_1 : 2
		shl_ln2 : 3
		zext_ln112_1 : 4
		shl_ln112_1 : 3
		zext_ln112_2 : 4
		sub_ln112 : 5
		sext_ln112 : 6
		add_ln112_2 : 7
		trunc_ln2 : 8
		or_ln112 : 2
		zext_ln112_3 : 2
		add_ln112_3 : 3
		shl_ln112_2 : 4
		zext_ln112_4 : 5
		shl_ln112_3 : 4
		zext_ln112_5 : 5
		sub_ln112_1 : 6
		sext_ln112_1 : 7
		add_ln112_4 : 8
		zext_ln115_5 : 2
		add_ln115_1 : 3
		icmp_ln109_1 : 2
	State 19
		i3_addr : 1
		empty_358 : 2
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		mul_ln109_1 : 1
		call_ln109 : 2
	State 27
		i3_addr_1 : 1
		empty_360 : 2
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		trunc_ln62 : 1
		icmp_ln62 : 1
		add_ln62 : 1
		br_ln62 : 2
		zext_ln67 : 1
		tmp_30 : 2
		sub_ln67 : 3
		call_ln67 : 4
	State 36
	State 37
		call_ln67 : 1
	State 38
	State 39
		call_ln67 : 1
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          | grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395 |    2    |  0.854  |   542   |   557   |
|          |  grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_409 |    0    |    0    |   116   |    80   |
|          |       grp_conv2_Pipeline_COL_fu_418       |    10   |  14.91  |   2992  |   2424  |
|          |       grp_conv2_Pipeline_RELU_fu_437      |    2    |  2.562  |   391   |   440   |
|   call   |        grp_conv2_Pipeline_5_fu_449        |    0    |  1.281  |   192   |   150   |
|          |      grp_conv2_Pipeline_RELU6_fu_463      |    2    |  2.562  |   391   |   440   |
|          |        grp_conv2_Pipeline_7_fu_475        |    0    |  1.281  |   192   |   150   |
|          |        grp_conv2_Pipeline_BW_fu_489       |    0    |    0    |    43   |   109   |
|          |       grp_conv2_Pipeline_BW7_fu_500       |    0    |    0    |    43   |   109   |
|          |       grp_conv2_Pipeline_BW8_fu_511       |    0    |    0    |    43   |   109   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             add_ln36_1_fu_616             |    0    |    0    |    0    |    12   |
|          |              add_ln32_fu_622              |    0    |    0    |    0    |    15   |
|          |             add_ln40_1_fu_658             |    0    |    0    |    0    |    17   |
|          |              add_ln40_fu_664              |    0    |    0    |    0    |    10   |
|          |              add_ln41_fu_756              |    0    |    0    |    0    |    14   |
|          |              add_ln50_fu_847              |    0    |    0    |    0    |    17   |
|          |             add_ln50_1_fu_863             |    0    |    0    |    0    |    13   |
|          |              add_ln45_fu_879              |    0    |    0    |    0    |    9    |
|          |             add_ln41_1_fu_885             |    0    |    0    |    0    |    16   |
|          |              add_ln108_fu_910             |    0    |    0    |    0    |    10   |
|          |              empty_356_fu_920             |    0    |    0    |    0    |    12   |
|    add   |              add_ln112_fu_939             |    0    |    0    |    0    |    71   |
|          |              add_ln115_fu_984             |    0    |    0    |    0    |    13   |
|          |            add_ln112_1_fu_1008            |    0    |    0    |    0    |    15   |
|          |            add_ln112_2_fu_1047            |    0    |    0    |    0    |    71   |
|          |            add_ln112_3_fu_1072            |    0    |    0    |    0    |    15   |
|          |            add_ln112_4_fu_1111            |    0    |    0    |    0    |    71   |
|          |            add_ln115_1_fu_1120            |    0    |    0    |    0    |    13   |
|          |             add_ln109_fu_1160             |    0    |    0    |    0    |    10   |
|          |              add_ln62_fu_1186             |    0    |    0    |    0    |    10   |
|          |              add_ln36_fu_1211             |    0    |    0    |    0    |    13   |
|          |              add_ln67_fu_1217             |    0    |    0    |    0    |    17   |
|          |             add_ln67_1_fu_1223            |    0    |    0    |    0    |    17   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              sub_ln80_fu_600              |    0    |    0    |    0    |    25   |
|          |              sub_ln50_fu_708              |    0    |    0    |    0    |    12   |
|          |             sub_ln50_1_fu_800             |    0    |    0    |    0    |    16   |
|    sub   |              sub_ln115_fu_960             |    0    |    0    |    0    |    12   |
|          |             sub_ln112_fu_1037             |    0    |    0    |    0    |    26   |
|          |            sub_ln112_1_fu_1101            |    0    |    0    |    0    |    26   |
|          |              sub_ln67_fu_1204             |    0    |    0    |    0    |    17   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              mul_ln50_fu_857              |    1    |    0    |    0    |    5    |
|          |              mul_ln45_fu_873              |    0    |    0    |    0    |    40   |
|    mul   |              mul_ln112_fu_929             |    1    |    0    |    0    |    6    |
|          |              mul_ln109_fu_993             |    0    |    0    |    0    |    40   |
|          |            mul_ln109_1_fu_1144            |    0    |    0    |    0    |    40   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              icmp_ln32_fu_570             |    0    |    0    |    0    |    15   |
|          |              icmp_ln36_fu_610             |    0    |    0    |    0    |    12   |
|          |              icmp_ln40_fu_652             |    0    |    0    |    0    |    17   |
|          |              icmp_ln41_fu_670             |    0    |    0    |    0    |    16   |
|   icmp   |              icmp_ln45_fu_744             |    0    |    0    |    0    |    9    |
|          |             icmp_ln108_fu_904             |    0    |    0    |    0    |    10   |
|          |             icmp_ln109_fu_974             |    0    |    0    |    0    |    10   |
|          |            icmp_ln109_1_fu_1125           |    0    |    0    |    0    |    9    |
|          |             icmp_ln62_fu_1180             |    0    |    0    |    0    |    10   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             select_ln40_fu_676            |    0    |    0    |    0    |    7    |
|          |            select_ln40_1_fu_684           |    0    |    0    |    0    |    3    |
|          |            select_ln40_2_fu_730           |    0    |    0    |    0    |    8    |
|  select  |             select_ln41_fu_768            |    0    |    0    |    0    |    2    |
|          |            select_ln41_1_fu_776           |    0    |    0    |    0    |    7    |
|          |            select_ln41_2_fu_826           |    0    |    0    |    0    |    8    |
|          |            select_ln41_3_fu_891           |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    xor   |              xor_ln40_fu_738              |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    and   |              and_ln40_fu_750              |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|    or    |               or_ln41_fu_762              |    0    |    0    |    0    |    2    |
|          |              or_ln112_fu_1062             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |       output_ftmap_read_read_fu_210       |    0    |    0    |    0    |    0    |
|          |       conv2_biases_read_read_fu_216       |    0    |    0    |    0    |    0    |
|   read   |       conv2_weights_read_read_fu_222      |    0    |    0    |    0    |    0    |
|          |        input_ftmap_read_read_fu_228       |    0    |    0    |    0    |    0    |
|          |         gmem_addr_read_read_fu_248        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|  readreq |             grp_readreq_fu_234            |    0    |    0    |    0    |    0    |
|          |             grp_readreq_fu_241            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
| writeresp|            grp_writeresp_fu_253           |    0    |    0    |    0    |    0    |
|          |            grp_writeresp_fu_261           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              trunc_ln_fu_522              |    0    |    0    |    0    |    0    |
|partselect|            trunc_ln36_1_fu_542            |    0    |    0    |    0    |    0    |
|          |             trunc_ln2_fu_1052             |    0    |    0    |    0    |    0    |
|          |           trunc_ln122_1_fu_1151           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln36_fu_532             |    0    |    0    |    0    |    0    |
|          |             sext_ln36_1_fu_552            |    0    |    0    |    0    |    0    |
|          |              sext_ln40_fu_714             |    0    |    0    |    0    |    0    |
|          |              sext_ln43_fu_806             |    0    |    0    |    0    |    0    |
|          |              sext_ln50_fu_853             |    0    |    0    |    0    |    0    |
|          |              sext_ln45_fu_869             |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln108_fu_966             |    0    |    0    |    0    |    0    |
|          |             sext_ln109_fu_989             |    0    |    0    |    0    |    0    |
|          |             sext_ln112_fu_1043            |    0    |    0    |    0    |    0    |
|          |            sext_ln112_1_fu_1107           |    0    |    0    |    0    |    0    |
|          |             sext_ln122_fu_1131            |    0    |    0    |    0    |    0    |
|          |            sext_ln109_1_fu_1141           |    0    |    0    |    0    |    0    |
|          |            sext_ln122_1_fu_1166           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |               shl_ln_fu_576               |    0    |    0    |    0    |    0    |
|          |             shl_ln80_1_fu_588             |    0    |    0    |    0    |    0    |
|          |               lshr_ln_fu_644              |    0    |    0    |    0    |    0    |
|          |                tmp_s_fu_696               |    0    |    0    |    0    |    0    |
|          |            lshr_ln43_mid_fu_722           |    0    |    0    |    0    |    0    |
|          |               p_shl1_fu_788               |    0    |    0    |    0    |    0    |
|bitconcatenate|           lshr_ln43_mid1_fu_818           |    0    |    0    |    0    |    0    |
|          |               tmp_29_fu_948               |    0    |    0    |    0    |    0    |
|          |              shl_ln2_fu_1013              |    0    |    0    |    0    |    0    |
|          |            shl_ln112_1_fu_1025            |    0    |    0    |    0    |    0    |
|          |            shl_ln112_2_fu_1077            |    0    |    0    |    0    |    0    |
|          |            shl_ln112_3_fu_1089            |    0    |    0    |    0    |    0    |
|          |               tmp_30_fu_1196              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln80_fu_584             |    0    |    0    |    0    |    0    |
|          |             zext_ln80_1_fu_596            |    0    |    0    |    0    |    0    |
|          |             zext_ln105_fu_607             |    0    |    0    |    0    |    0    |
|          |              zext_ln50_fu_692             |    0    |    0    |    0    |    0    |
|          |            zext_ln50_28_fu_704            |    0    |    0    |    0    |    0    |
|          |            zext_ln50_29_fu_784            |    0    |    0    |    0    |    0    |
|          |            zext_ln50_30_fu_796            |    0    |    0    |    0    |    0    |
|          |              zext_ln41_fu_834             |    0    |    0    |    0    |    0    |
|          |            zext_ln50_31_fu_839            |    0    |    0    |    0    |    0    |
|          |            zext_ln50_32_fu_843            |    0    |    0    |    0    |    0    |
|          |             zext_ln108_fu_916             |    0    |    0    |    0    |    0    |
|   zext   |               p_cast6_fu_925              |    0    |    0    |    0    |    0    |
|          |             zext_ln112_fu_935             |    0    |    0    |    0    |    0    |
|          |             zext_ln115_fu_944             |    0    |    0    |    0    |    0    |
|          |            zext_ln115_3_fu_956            |    0    |    0    |    0    |    0    |
|          |            zext_ln115_4_fu_980            |    0    |    0    |    0    |    0    |
|          |             zext_ln109_fu_1004            |    0    |    0    |    0    |    0    |
|          |            zext_ln112_1_fu_1021           |    0    |    0    |    0    |    0    |
|          |            zext_ln112_2_fu_1033           |    0    |    0    |    0    |    0    |
|          |            zext_ln112_3_fu_1068           |    0    |    0    |    0    |    0    |
|          |            zext_ln112_4_fu_1085           |    0    |    0    |    0    |    0    |
|          |            zext_ln112_5_fu_1097           |    0    |    0    |    0    |    0    |
|          |            zext_ln115_5_fu_1116           |    0    |    0    |    0    |    0    |
|          |             zext_ln67_fu_1192             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |             trunc_ln104_fu_632            |    0    |    0    |    0    |    0    |
|          |             trunc_ln43_fu_636             |    0    |    0    |    0    |    0    |
|          |            trunc_ln43_1_fu_640            |    0    |    0    |    0    |    0    |
|   trunc  |            trunc_ln43_2_fu_718            |    0    |    0    |    0    |    0    |
|          |            trunc_ln43_3_fu_810            |    0    |    0    |    0    |    0    |
|          |            trunc_ln43_4_fu_814            |    0    |    0    |    0    |    0    |
|          |            trunc_ln109_fu_1000            |    0    |    0    |    0    |    0    |
|          |             trunc_ln62_fu_1176            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    18   |  23.45  |   4945  |   5472  |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln108_reg_1343    |    3   |
|     add_ln109_reg_1413    |    3   |
|    add_ln112_4_reg_1382   |   64   |
|     add_ln112_reg_1348    |   64   |
|    add_ln115_1_reg_1387   |    7   |
|    add_ln36_1_reg_1282    |    4   |
|     add_ln36_reg_1438     |    6   |
|    add_ln40_1_reg_1295    |   10   |
|     add_ln45_reg_1325     |    2   |
|     add_ln62_reg_1426     |    3   |
|    add_ln67_1_reg_1448    |   10   |
|     add_ln67_reg_1443     |   10   |
|         bh_reg_372        |    3   |
|   bitcast_ln41_reg_1335   |   32   |
|       bout_1_reg_360      |    3   |
|     empty_357_reg_1360    |   32   |
|     gmem_addr_reg_1256    |   32   |
|         h_reg_1229        |    8   |
|     i3_addr_1_reg_1418    |   32   |
|      i3_addr_reg_1396     |   32   |
|         i_reg_338         |    7   |
|   icmp_ln109_1_reg_1392   |    1   |
|    icmp_ln109_reg_1366    |    1   |
|  indvar_flatten32_reg_327 |    9   |
|  indvar_flatten63_reg_305 |   10   |
|       indvar_reg_282      |    4   |
| input_ftmap_read_reg_1241 |   64   |
|    mul_ln109_1_reg_1401   |   10   |
|     mul_ln109_reg_1370    |   10   |
|     mul_ln45_reg_1320     |   10   |
|     mul_ln50_reg_1315     |   14   |
|        o_1_reg_384        |    3   |
|         o_reg_316         |    3   |
|        out_reg_293        |    6   |
| output_ftmap_read_reg_1236|   64   |
|         r_reg_349         |    2   |
|   select_ln40_1_reg_1300  |    3   |
|   select_ln41_1_reg_1305  |    7   |
|   select_ln41_3_reg_1330  |    9   |
|    sext_ln108_reg_1354    |    7   |
|     sub_ln67_reg_1431     |   10   |
|     sub_ln80_reg_1268     |   19   |
|    trunc_ln104_reg_1287   |    5   |
|   trunc_ln122_1_reg_1407  |   62   |
|     trunc_ln2_reg_1376    |   62   |
|     trunc_ln_reg_1246     |   62   |
|      w2_addr_reg_1251     |   32   |
|weight_buffer_addr_reg_1310|    8   |
|    zext_ln105_reg_1273    |    9   |
+---------------------------+--------+
|           Total           |   873  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|            grp_writeresp_fu_253           |  p0  |   2  |   1  |    2   |
|            grp_writeresp_fu_253           |  p1  |   2  |  32  |   64   ||    9    |
|            grp_writeresp_fu_261           |  p0  |   2  |   1  |    2   |
|            grp_writeresp_fu_261           |  p1  |   2  |  32  |   64   ||    9    |
|             grp_access_fu_276             |  p0  |   2  |   8  |   16   ||    9    |
|                out_reg_293                |  p0  |   2  |   6  |   12   ||    9    |
|               bout_1_reg_360              |  p0  |   2  |   3  |    6   ||    9    |
|                 bh_reg_372                |  p0  |   2  |   3  |    6   ||    9    |
| grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_395 |  p3  |   2  |  19  |   38   ||    9    |
|       grp_conv2_Pipeline_COL_fu_418       |  p1  |   2  |  32  |   64   ||    9    |
|       grp_conv2_Pipeline_RELU_fu_437      |  p1  |   2  |  10  |   20   ||    9    |
|      grp_conv2_Pipeline_RELU6_fu_463      |  p1  |   2  |  10  |   20   ||    9    |
|        grp_conv2_Pipeline_BW_fu_489       |  p1  |   2  |  10  |   20   ||    9    |
|       grp_conv2_Pipeline_BW7_fu_500       |  p1  |   2  |  10  |   20   ||    9    |
|       grp_conv2_Pipeline_BW8_fu_511       |  p1  |   2  |  10  |   20   ||    9    |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   374  ||  6.405  ||   117   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |   23   |  4945  |  5472  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   117  |
|  Register |    -   |    -   |   873  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   29   |  5818  |  5589  |
+-----------+--------+--------+--------+--------+
