m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim
Eref_tb
Z1 w1706644129
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 17
R0
Z5 8C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd
Z6 FC:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd
l0
L7 1
VGHDhU6E762A1Q0`>GYO;V0
!s100 XBMc`^8<48Fl?`3l[IhF:2
Z7 OV;C;2020.1;71
32
Z8 !s110 1706644586
!i10b 1
Z9 !s108 1706644586.000000
Z10 !s90 -reportprogress|300|-work|work|C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd|
Z11 !s107 C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref_TB.vhd|
!i113 1
Z12 o-work work
Z13 tExplicit 1 CvgOpt 0
Aref_tb
Z14 DPx3 std 3 env 0 22 d?`1ck@NdeD@H3RZG7FgZ2
Z15 DEx4 work 7 referee 0 22 F>MEgXkndc:MinbiJNKAV0
R2
R3
R4
Z16 DEx4 work 6 ref_tb 0 22 GHDhU6E762A1Q0`>GYO;V0
!i122 17
l22
Z17 L11 44
Z18 V=6G95>Mb6gHeBm45W:zCP3
Z19 !s100 :F^LOFSZIH>X9LQC7mXnA1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ereferee
Z20 w1706644577
R3
R4
!i122 16
R0
Z21 8C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd
Z22 FC:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd
l0
L6 1
VF>MEgXkndc:MinbiJNKAV0
!s100 BFGInZFOPDd[e<3fYVzXg3
R7
32
R8
!i10b 1
R9
Z23 !s90 -reportprogress|300|-work|work|C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd|
Z24 !s107 C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab1_Referee/Modelsim/Ref.vhd|
!i113 1
R12
R13
Aref_arch
R3
R4
R15
!i122 16
l22
L20 12
VbL5IV1bik>ShPD;mKW_VE3
!s100 EAiQD6dN`RNeAk6iY58ch1
R7
32
R8
!i10b 1
R9
R23
R24
!i113 1
R12
R13
