<!doctype html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="author" content="Liste - https://24x7fpga.com/">
    <title>Adder-Subtractor | &gt; home</title>
    <meta name="description" content="A minimal hugo theme focus on content">
    <meta property="og:title" content="Adder-Subtractor" />
<meta property="og:description" content="Design &ndash; Testbench &ndash; RTL Design Directory
Adder-Subtractor: An Overview An adder-subtractor is a combinational digital circuit that can perform the operation of an adder and subtractor based on the control signal. It is an essential component in arithmetic logic units (ALUs) in microprocessors and digital signal processors.
Applications of Adder-Subtractor CPUs, microcontrollers, and digital signal processors implement adder subtractors for arithmetic operations. Computer graphics make use of adder-subtractors blocks for calculating coordinates and pixel values." />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://24x7fpga.com/rtl_directory/2024_07_06_16_50_01_adder_subtractor/" /><meta property="article:section" content="rtl_directory" />
<meta property="article:published_time" content="2024-07-06T16:50:00-04:00" />
<meta property="article:modified_time" content="2024-07-06T16:50:00-04:00" />


    <meta itemprop="name" content="Adder-Subtractor">
<meta itemprop="description" content="Design &ndash; Testbench &ndash; RTL Design Directory
Adder-Subtractor: An Overview An adder-subtractor is a combinational digital circuit that can perform the operation of an adder and subtractor based on the control signal. It is an essential component in arithmetic logic units (ALUs) in microprocessors and digital signal processors.
Applications of Adder-Subtractor CPUs, microcontrollers, and digital signal processors implement adder subtractors for arithmetic operations. Computer graphics make use of adder-subtractors blocks for calculating coordinates and pixel values."><meta itemprop="datePublished" content="2024-07-06T16:50:00-04:00" />
<meta itemprop="dateModified" content="2024-07-06T16:50:00-04:00" />
<meta itemprop="wordCount" content="412">
<meta itemprop="keywords" content="rtl," />
    
    <link rel="canonical" href="https://24x7fpga.com/rtl_directory/2024_07_06_16_50_01_adder_subtractor/">
    <link rel="icon" href="https://24x7fpga.com//assets/favicon.ico">
    <link rel="dns-prefetch" href="https://www.google-analytics.com">
    <link href="https://www.google-analytics.com" rel="preconnect" crossorigin>
    <link rel="alternate" type="application/atom+xml" title="&gt; home" href="https://24x7fpga.com//atom.xml" />
    <link rel="alternate" type="application/json" title="&gt; home" href="https://24x7fpga.com//feed.json" />
    <link rel="shortcut icon" type="image/png" href="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAEAAAABCAQAAAC1HAwCAAAAC0lEQVR42mNk+A8AAQUBAScY42YAAAAASUVORK5CYII=">
    
    
    <style>*,:after,:before{box-sizing:border-box;padding:0}body{font:1rem/1.5 '-apple-system',BlinkMacSystemFont,avenir next,avenir,helvetica,helvetica neue,ubuntu,roboto,noto,segoe ui,arial,sans-serif;text-rendering:optimizeLegibility;-webkit-font-smoothing:antialiased;-moz-osx-font-smoothing:grayscale;padding:2rem;background:#f5f5f5;color:#000}.skip-link{position:absolute;top:-40px;left:0;background:#eee;z-index:100}.skip-link:focus{top:0}header{line-height:2;padding-bottom:1.5rem}.link{overflow:hidden;text-overflow:ellipsis;white-space:nowrap;overflow:hidden;text-overflow:ellipsis;text-decoration:none}.time{font-variant-numeric:tabular-nums;white-space:nowrap}blockquote{border-left:5px solid #eee;padding-left:1rem;margin:0}a,a:visited{color:inherit}a:hover,a.heading-link{text-decoration:none}pre{padding:.5rem;overflow:auto;overflow-x:scroll;overflow-wrap:normal}ul{list-style-type:square}ul,ol{padding-left:1.2rem}.list{line-height:2;list-style-type:none;padding-left:0}.list li{padding-bottom:.1rem}.meta{color:#777}.content{max-width:70ch;margin:0 auto}header{line-height:2;display:flex;justify-content:space-between;padding-bottom:1rem}header a{text-decoration:none}header ul{list-style-type:none;padding:0}header li,header a{display:inline}h2.post{padding-top:.5rem}header ul a:first-child{padding-left:1rem}.nav{height:1px;background:#000;content:'';max-width:10%}.list li{display:flex;align-items:baseline}.list li time{flex:initial}.hr-list{margin-top:0;margin-bottom:0;margin-right:.5rem;margin-left:.5rem;height:1px;border:0;border-bottom:1px dotted #ccc;flex:1 0 1rem}.m,hr{border:0;margin:3rem 0}img{max-width:100%;height:auto;display:block;margin-left:auto;margin-right:auto}.post-date{margin:5% 0}.index-date{color:#9a9a9a}.animate-blink{animation:opacity 1.4s infinite;opacity:1;color:#96e9ae}@keyframes opacity{0%{opacity:1}50%{opacity:.5}100%{opacity:0}}.tags{display:flex;justify-content:space-between}.tags ul{padding:0;margin:0}.tags li{display:inline}.avatar{height:250px;width:250px;position:relative;margin:-10px 0 0 15px;float:right;border-radius:50%}table{width:100%;border-collapse:collapse}th,td{border:1px solid #ddd;text-align:left;padding:8px}th{background-color:#f2f2f2}code,pre{font-family:San Francisco Mono,Monaco,consolas,lucida console,dejavu sans mono,bitstream vera sans mono,monospace;font-size:normal;font-size:small;background-color:#e9e9e9;border-radius:3px}code{border:none}.highlight pre{background-color:#e9e9e9!important;border-radius:5px} </style>
  
    
  
  
  <script type="application/ld+json">
  {
      "@context": "http://schema.org",
      "@type": "BlogPosting",
      "articleSection": "rtl_directory",
      "name": "Adder-Subtractor",
      "headline": "Adder-Subtractor",
      "alternativeHeadline": "",
      "description": "Design \u0026ndash; Testbench \u0026ndash; RTL Design Directory\nAdder-Subtractor: An Overview An adder-subtractor is a combinational digital circuit that can perform the operation of an adder and subtractor based on the control signal. It is an essential component in arithmetic logic units (ALUs) in microprocessors and digital signal processors.\nApplications of Adder-Subtractor CPUs, microcontrollers, and digital signal processors implement adder subtractors for arithmetic operations. Computer graphics make use of adder-subtractors blocks for calculating coordinates and pixel values.",
      "inLanguage": "en-us",
      "isFamilyFriendly": "true",
      "mainEntityOfPage": {
          "@type": "WebPage",
          "@id": "https:\/\/24x7fpga.com\/rtl_directory\/2024_07_06_16_50_01_adder_subtractor\/"
      },
      "author" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "creator" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "accountablePerson" : {
          "@type": "Person",
          "name": "[Kiran]"
      },
      "copyrightHolder" : "\u003e home",
      "copyrightYear" : "2024",
      "dateCreated": "2024-07-06T16:50:00.00Z",
      "datePublished": "2024-07-06T16:50:00.00Z",
      "dateModified": "2024-07-06T16:50:00.00Z",
      "publisher":{
          "@type":"Organization",
          "name": "\u003e home",
          "url": "https://24x7fpga.com/",
          "logo": {
              "@type": "ImageObject",
              "url": "https:\/\/24x7fpga.com\/assets\/favicon.ico",
              "width":"32",
              "height":"32"
          }
      },
      "image": "https://24x7fpga.com/assets/favicon.ico",
      "url" : "https:\/\/24x7fpga.com\/rtl_directory\/2024_07_06_16_50_01_adder_subtractor\/",
      "wordCount" : "412",
      "genre" : [ "rtl" ],
      "keywords" : [ "rtl" ]
  }
  </script>
  
  
  </head>

<body>
  <a class="skip-link" href="#main">Skip to main</a>
  <main id="main">
  <div class="content">
    <header>
<p style="padding: 0;margin: 0;">
  <a href="/">
    <b>&gt; home</b>
    <span class="text-stone-500 animate-blink">â–®</span>
  </a>
</p>
<ul style="padding: 0;margin: 0;">
  
  
  <li class="">
    <a href="rtl_directory/2024_06_05_00_21_53_rtl_design_directory"><span>rtl</span></a>    
    
  <li class="">
    <a href="sv_directory/2024_06_27_16_53_00_sv_verification_directory"><span>sv</span></a>    
    
  <li class="">
    <a href="uvm_directory/2024_08_28_12_39_50_uvm_framework_directory"><span>uvm</span></a>    
    
  </li>
</ul>

</header>
<hr class="hr-list" style="padding: 0;margin: 0;">


    <section>
      <h2 class="post">Adder-Subtractor</h2>
      <p><a href="https://github.com/24x7fpga/iVerilog/blob/master/design/adder_subtractor/adder_subtractor.sv">Design</a> &ndash; <a href="https://github.com/24x7fpga/iVerilog/blob/master/tb_design/tb_adder_subtractor/tb_adder_subtractor.sv">Testbench</a> &ndash; <a href="/rtl_directory/2024_06_05_00_21_53_rtl_design_directory/">RTL Design Directory</a></p>
<h2 id="adder-subtractor-an-overview">Adder-Subtractor: An Overview</h2>
<p>An adder-subtractor is a combinational digital circuit that can perform the operation of an adder and subtractor based on the control signal. It is an essential component in arithmetic logic units (ALUs) in microprocessors and digital signal processors.</p>
<h3 id="applications-of-adder-subtractor">Applications of Adder-Subtractor</h3>
<ol>
<li>CPUs, microcontrollers, and digital signal processors implement adder subtractors for arithmetic operations.</li>
<li>Computer graphics make use of adder-subtractors blocks for calculating coordinates and pixel values.</li>
</ol>
<h3 id="components-of-adder-subtractor">Components of Adder-Subtractor</h3>
<ol>
<li>
<p>Binary Adder: A simple <a href="/rtl_directory/2024_06_08_11_32_42_full_adder/">Full Adder</a> with three inputs, two significant bits and one carry-in bit, and two outputs sum and carry-out.</p>
</li>
<li>
<p>2&rsquo;s Complement: Binary subtraction is performed with the help of 2&rsquo;s complement. Two&rsquo;s complement is obtained by inverting the operand and adding 1 to the result. Subtraction is performed by adding the 2&rsquo;s complement of the subtrahend to the minuend.</p>
</li>
<li>
<p>Control Signal: The control signal for the adder-subtractor circuit determines whether the circuit performs addition or subtraction. Typically, the carry-in signal of the adder-subtractor circuit is the control signal.</p>
</li>
</ol>
<h3 id="design-4-bit-adder-subtractor">Design: 4-bit Adder-Subtractor</h3>
<p>Consider a 4-bit adder subtractor consisting of two 4-bit vectors A and B. The Figure below shows a 4-bit ripple carry adder-subtractor.</p>
<figure><img src="/ox-hugo/4-bit_adder_subtractor.png"/>
</figure>

<h3 id="working-as-an-adder-subtractor">Working as an Adder-Subtractor</h3>
<h4 id="addition">Addition</h4>
<ul>
<li>Control signal, Ci, is set low/zero.</li>
<li>The XOR gate acts as the control switch. When one of the inputs is set to zero it acts as buffer.</li>
<li>The full adder adds the two inputs to perform simple addition.</li>
</ul>
<h4 id="subtraction">Subtraction</h4>
<ul>
<li>Control signal, Ci, is set high/one.</li>
<li>The control gate, XOR acts as an inverter when one of its inputs is set to height.</li>
<li>The inverted input and the non-inverted input are added by the full adder.</li>
<li>Control signal is also used to perform 2&rsquo;s complement operation in the full adder to perform subtraction operation.</li>
</ul>
<h2 id="d41d8c"></h2>
<h4 id="verilog-code-adder-subtractor">Verilog Code: Adder-Subtractor</h4>
<div class="highlight"><pre tabindex="0" style="color:#272822;background-color:#fafafa;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#00a8c8">module</span> <span style="color:#111">adder_subtractor</span> <span style="color:#111">#(</span><span style="color:#00a8c8">parameter</span> <span style="color:#111">N</span> <span style="color:#f92672">=</span> <span style="color:#ae81ff">4</span><span style="color:#111">)(</span><span style="color:#75715e">/*AUTOARG*/</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// Outputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#111">sum</span><span style="color:#111">,</span> <span style="color:#111">co</span><span style="color:#111">,</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// Inputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#111">a</span><span style="color:#111">,</span> <span style="color:#111">b</span><span style="color:#111">,</span> <span style="color:#111">ci</span>
</span></span><span style="display:flex;"><span>   <span style="color:#111">);</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// Outputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#00a8c8">output</span> <span style="color:#111">[</span><span style="color:#111">N</span><span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span><span style="color:#111">]</span> <span style="color:#111">sum</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">output</span>	        <span style="color:#111">co</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// Inputs
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#00a8c8">input</span> <span style="color:#111">[</span><span style="color:#111">N</span><span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span><span style="color:#111">]</span> <span style="color:#111">a</span><span style="color:#111">,</span> <span style="color:#111">b</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">input</span>	       <span style="color:#111">ci</span><span style="color:#111">;</span>    <span style="color:#75715e">// control signal
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">/*AUTOREG*/</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// Beginning of automatic regs (for this module&#39;s undeclared outputs)
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#00a8c8">reg</span>			<span style="color:#111">co</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">reg</span> <span style="color:#111">[</span><span style="color:#111">N</span><span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span><span style="color:#111">]</span>		<span style="color:#111">sum</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#75715e">// End of automatics
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>   <span style="color:#75715e">/*AUTOWIRE*/</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">logic</span> <span style="color:#111">[</span><span style="color:#111">N</span><span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span><span style="color:#111">]</span> <span style="color:#111">b_s</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">logic</span> <span style="color:#111">[</span><span style="color:#111">N:</span><span style="color:#ae81ff">0</span><span style="color:#111">]</span>   <span style="color:#111">c</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">always_comb</span> <span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>      <span style="color:#00a8c8">if</span><span style="color:#111">(</span><span style="color:#111">ci</span><span style="color:#111">)</span><span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>               <span style="color:#111">b_s</span> <span style="color:#f92672">=</span> <span style="color:#f92672">~</span><span style="color:#111">(</span><span style="color:#111">b</span><span style="color:#111">);</span>
</span></span><span style="display:flex;"><span>      <span style="color:#00a8c8">end</span> <span style="color:#00a8c8">else</span> <span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>               <span style="color:#111">b_s</span> <span style="color:#f92672">=</span> <span style="color:#111">b</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>      <span style="color:#00a8c8">end</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">always_comb</span> <span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>      <span style="color:#111">c</span><span style="color:#111">[</span><span style="color:#ae81ff">0</span><span style="color:#111">]</span> <span style="color:#f92672">=</span> <span style="color:#111">ci</span><span style="color:#111">;</span>
</span></span><span style="display:flex;"><span>      <span style="color:#00a8c8">for</span><span style="color:#111">(</span><span style="color:#00a8c8">int</span> <span style="color:#111">i</span> <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span><span style="color:#111">;</span> <span style="color:#111">i</span> <span style="color:#f92672">&lt;</span> <span style="color:#111">N</span><span style="color:#111">;</span> <span style="color:#111">i</span> <span style="color:#f92672">=</span> <span style="color:#111">i</span><span style="color:#f92672">+</span><span style="color:#ae81ff">1</span><span style="color:#111">)</span><span style="color:#00a8c8">begin</span>
</span></span><span style="display:flex;"><span>               <span style="color:#111">sum</span><span style="color:#111">[</span><span style="color:#111">i</span><span style="color:#111">]</span> <span style="color:#f92672">=</span> <span style="color:#111">(</span><span style="color:#111">a</span><span style="color:#111">[</span><span style="color:#111">i</span><span style="color:#111">]</span> <span style="color:#f92672">^</span> <span style="color:#111">b_s</span><span style="color:#111">[</span><span style="color:#111">i</span><span style="color:#111">]</span> <span style="color:#f92672">^</span> <span style="color:#111">c</span><span style="color:#111">[</span><span style="color:#111">i</span><span style="color:#111">]);</span>
</span></span><span style="display:flex;"><span>               <span style="color:#111">c</span><span style="color:#111">[</span><span style="color:#111">i</span><span style="color:#f92672">+</span><span style="color:#ae81ff">1</span><span style="color:#111">]</span> <span style="color:#f92672">=</span> <span style="color:#111">(</span><span style="color:#111">a</span><span style="color:#111">[</span><span style="color:#111">i</span><span style="color:#111">]</span> <span style="color:#f92672">&amp;</span> <span style="color:#111">b_s</span><span style="color:#111">[</span><span style="color:#111">i</span><span style="color:#111">])</span> <span style="color:#f92672">|</span> <span style="color:#111">(</span><span style="color:#111">b_s</span><span style="color:#111">[</span><span style="color:#111">i</span><span style="color:#111">]</span> <span style="color:#f92672">&amp;</span> <span style="color:#111">c</span><span style="color:#111">[</span><span style="color:#111">i</span><span style="color:#111">])</span> <span style="color:#f92672">|</span> <span style="color:#111">(</span><span style="color:#111">c</span><span style="color:#111">[</span><span style="color:#111">i</span><span style="color:#111">]</span> <span style="color:#f92672">&amp;</span> <span style="color:#111">a</span><span style="color:#111">[</span><span style="color:#111">i</span><span style="color:#111">]);</span>
</span></span><span style="display:flex;"><span>      <span style="color:#00a8c8">end</span>
</span></span><span style="display:flex;"><span>      <span style="color:#111">co</span> <span style="color:#f92672">=</span> <span style="color:#111">c</span><span style="color:#111">[</span><span style="color:#111">N</span><span style="color:#111">];</span>
</span></span><span style="display:flex;"><span>   <span style="color:#00a8c8">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#00a8c8">endmodule</span>
</span></span></code></pre></div>
      
      <div class="post-date">
        <span class="g time">July 6, 2024 </span> &#8729;
         
         <a href="https://24x7fpga.com/tags/rtl/">rtl</a>
      </div>
      
    </section>
    
  </div>
</main>
</body>
</html>
