Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/RAI/Desktop/university/term 5/CALab/s01/full_adder/Testbench_structural_adder_isim_beh.exe -prj C:/Users/RAI/Desktop/university/term 5/CALab/s01/full_adder/Testbench_structural_adder_beh.prj work.Testbench_structural_adder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s01/full_adder/full_adder.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture gatelevel of entity xor_gate [xor_gate_default]
Compiling architecture gatelevel of entity and_gate [and_gate_default]
Compiling architecture struct of entity half_adder [half_adder_default]
Compiling architecture gatelevel of entity or_gate [or_gate_default]
Compiling architecture struct of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity testbench_structural_adder
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable C:/Users/RAI/Desktop/university/term 5/CALab/s01/full_adder/Testbench_structural_adder_isim_beh.exe
Fuse Memory Usage: 30780 KB
Fuse CPU Usage: 468 ms
