#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
<<<<<<< HEAD
open_project E:/Spider/VLSI/RV32IM/RV32IM.xpr
=======
# Start of session at: Sat Oct 17 18:40:12 2020
# Process ID: 14036
# Current directory: D:/VLSI/RV32IM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1380 D:\VLSI\RV32IM\RV32IM.xpr
# Log file: D:/VLSI/RV32IM/vivado.log
# Journal file: D:/VLSI/RV32IM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VLSI/RV32IM/RV32IM.xpr
INFO: [Project 1-313] Project file moved from 'F:/Spider/VLSIProjRISCV/Git/VLSI/RV32IM' since last save.
>>>>>>> ALU_Block
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
<<<<<<< HEAD
<<<<<<< HEAD

=======
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 810.371 ; gain = 131.727
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ControlUnit_Module.v] -no_script -reset -force -quiet
remove_files  E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ControlUnit_Module.v
close [ open E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ControlUnit_Module.v w ]
add_files E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ControlUnit_Module.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ControlUnit_Module.v] -no_script -reset -force -quiet
remove_files  E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ControlUnit_Module.v
update_compile_order -fileset sources_1
close [ open E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/defines.v w ]
add_files E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/defines.v
update_compile_order -fileset sources_1
close [ open E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ControlUnit.v w ]
add_files E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ControlUnit.v
update_compile_order -fileset sources_1
close [ open E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ControlUnit.v w ]
add_files E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ControlUnit.v
WARNING: [filemgmt 56-12] File 'E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/ControlUnit.v' cannot be added to the project because it already exists in the project, skipping this file
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Spider/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RAM_Module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Spider/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RAM_Module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Spider/VLSI/RV32IM/RV32IM.srcs/sources_1/new/RAM_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Spider/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Spider/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 301024b189554e7993e55fcad0741d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RAM_Module_behav xil_defaultlib.RAM_Module xil_defaultlib.glbl -log elaborate.log 
=======
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 842.473 ; gain = 107.512
set_property top ALU_control [current_fileset]
set_property top ALU_control_unit_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_control_unit_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_control_unit_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_control_unit_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI/RV32IM/RV32IM.srcs/sim_1/new/ALU_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 903.953 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '27' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1cb9c0df8f744d18924e0f0f44387a95 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_control_unit_testbench_behav xil_defaultlib.ALU_control_unit_testbench xil_defaultlib.glbl -log elaborate.log 
>>>>>>> ALU_Block
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
<<<<<<< HEAD
Compiling module xil_defaultlib.RAM_Module
Compiling module xil_defaultlib.glbl
Built simulation snapshot RAM_Module_behav
=======
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ALU_control_unit_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_control_unit_testbench_behav
>>>>>>> ALU_Block

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

<<<<<<< HEAD
source E:/Spider/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim/xsim.dir/RAM_Module_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Oct  3 13:34:07 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Spider/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RAM_Module_behav -key {Behavioral:sim_1:Functional:RAM_Module} -tclbatch {RAM_Module.tcl} -view {E:/Spider/VLSI/RV32IM/ROM_Module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/Spider/VLSI/RV32IM/ROM_Module_behav.wcfg
source RAM_Module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RAM_Module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 884.520 ; gain = 18.301
set_property top ControlUnit [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Spider/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RAM_Module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Spider/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RAM_Module_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Spider/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 301024b189554e7993e55fcad0741d65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RAM_Module_behav xil_defaultlib.RAM_Module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Spider/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RAM_Module_behav -key {Behavioral:sim_1:Functional:RAM_Module} -tclbatch {RAM_Module.tcl} -view {E:/Spider/VLSI/RV32IM/ROM_Module_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/Spider/VLSI/RV32IM/ROM_Module_behav.wcfg
source RAM_Module.tcl
=======
source D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim/xsim.dir/ALU_control_unit_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 53.988 ; gain = 1.063
INFO: [Common 17-206] Exiting Webtalk at Sat Oct 17 18:59:47 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 903.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VLSI/RV32IM/RV32IM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_control_unit_testbench_behav -key {Behavioral:sim_1:Functional:ALU_control_unit_testbench} -tclbatch {ALU_control_unit_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ALU_control_unit_testbench.tcl
>>>>>>> ALU_Block
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
<<<<<<< HEAD
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RAM_Module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct  3 16:51:55 2020...
>>>>>>> controlUnit
=======
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 931.922 ; gain = 27.805
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_control_unit_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:01:37 . Memory (MB): peak = 931.922 ; gain = 27.969
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 931.922 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 17 19:06:54 2020...
>>>>>>> ALU_Block
