Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov  1 23:20:09 2024
| Host         : LAPTOP-8E795V2D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                               Violations  
------  --------  ----------------------------------------  ----------  
XDCH-2  Warning   Same min and max delay values on IO port  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.144        0.000                      0                   20        0.132        0.000                      0                   20        3.500        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.144        0.000                      0                   10        0.132        0.000                      0                   10        3.500        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      5.997        0.000                      0                   10        0.142        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk           clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 i_a[0]
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/a_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 1.452ns (20.105%)  route 5.772ns (79.895%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    G15                                               0.000     0.500 r  i_a[0] (IN)
                         net (fo=0)                   0.000     0.500    i_a[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.952 r  i_a_IBUF[0]_inst/O
                         net (fo=1, routed)           5.772     7.724    FA_1/i_a_IBUF[0]
    SLICE_X43Y41         FDCE                                         r  FA_1/a_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.578    12.970    FA_1/i_clk_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  FA_1/a_r_reg/C
                         clock pessimism              0.000    12.970    
                         clock uncertainty           -0.035    12.935    
    SLICE_X43Y41         FDCE (Setup_fdce_C_D)       -0.067    12.868    FA_1/a_r_reg
  -------------------------------------------------------------------
                         required time                         12.868    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 i_cin
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/cin_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 1.489ns (21.556%)  route 5.418ns (78.444%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    K18                                               0.000     0.500 r  i_cin (IN)
                         net (fo=0)                   0.000     0.500    i_cin
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.989 r  i_cin_IBUF_inst/O
                         net (fo=1, routed)           5.418     7.407    FA_1/i_cin_IBUF
    SLICE_X42Y41         FDCE                                         r  FA_1/cin_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.578    12.970    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/cin_r_reg/C
                         clock pessimism              0.000    12.970    
                         clock uncertainty           -0.035    12.935    
    SLICE_X42Y41         FDCE (Setup_fdce_C_D)       -0.028    12.907    FA_1/cin_r_reg
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 i_b[1]
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/b_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 1.528ns (23.096%)  route 5.088ns (76.904%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 12.962 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    T16                                               0.000     0.500 r  i_b[1] (IN)
                         net (fo=0)                   0.000     0.500    i_b[1]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     2.028 r  i_b_IBUF[1]_inst/O
                         net (fo=1, routed)           5.088     7.117    FA_2/i_b_IBUF[0]
    SLICE_X42Y31         FDCE                                         r  FA_2/b_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.569    12.961    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  FA_2/b_r_reg/C
                         clock pessimism              0.000    12.961    
                         clock uncertainty           -0.035    12.926    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)       -0.031    12.895    FA_2/b_r_reg
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  5.779    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 i_a[1]
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/a_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 1.451ns (22.710%)  route 4.937ns (77.290%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P15                                               0.000     0.500 r  i_a[1] (IN)
                         net (fo=0)                   0.000     0.500    i_a[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.951 r  i_a_IBUF[1]_inst/O
                         net (fo=1, routed)           4.937     6.888    FA_2/i_a_IBUF[0]
    SLICE_X42Y25         FDCE                                         r  FA_2/a_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.562    12.954    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  FA_2/a_r_reg/C
                         clock pessimism              0.000    12.954    
                         clock uncertainty           -0.035    12.919    
    SLICE_X42Y25         FDCE (Setup_fdce_C_D)       -0.031    12.888    FA_2/a_r_reg
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 i_b[0]
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/b_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.495ns (17.964%)  route 2.260ns (82.036%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 9.505 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    W13                                               0.000     0.500 r  i_b[0] (IN)
                         net (fo=0)                   0.000     0.500    i_b[0]
    W13                  IBUF (Prop_ibuf_I_O)         0.495     0.995 r  i_b_IBUF[0]_inst/O
                         net (fo=1, routed)           2.260     3.255    FA_1/i_b_IBUF[0]
    SLICE_X42Y41         FDCE                                         r  FA_1/b_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     8.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     8.887    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.593     9.505    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/b_r_reg/C
                         clock pessimism              0.000     9.505    
                         clock uncertainty           -0.035     9.470    
    SLICE_X42Y41         FDCE (Setup_fdce_C_D)       -0.051     9.419    FA_1/b_r_reg
  -------------------------------------------------------------------
                         required time                          9.419    
                         arrival time                          -3.255    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 FA_1/o_cout_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/cin_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.518ns (37.514%)  route 0.863ns (62.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.756     5.425    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/o_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.518     5.943 r  FA_1/o_cout_reg/Q
                         net (fo=1, routed)           0.863     6.806    FA_2/cin_r_reg_0
    SLICE_X42Y35         FDCE                                         r  FA_2/cin_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.574    12.966    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/cin_r_reg/C
                         clock pessimism              0.429    13.396    
                         clock uncertainty           -0.035    13.360    
    SLICE_X42Y35         FDCE (Setup_fdce_C_D)       -0.045    13.315    FA_2/cin_r_reg
  -------------------------------------------------------------------
                         required time                         13.315    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 FA_2/b_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/o_cout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.642ns (44.351%)  route 0.806ns (55.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.746     5.415    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  FA_2/b_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  FA_2/b_r_reg/Q
                         net (fo=2, routed)           0.806     6.738    FA_2/b_r
    SLICE_X42Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.862 r  FA_2/cout_w/O
                         net (fo=1, routed)           0.000     6.862    FA_2/cout_w__0
    SLICE_X42Y35         FDCE                                         r  FA_2/o_cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.574    12.966    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/o_cout_reg/C
                         clock pessimism              0.429    13.396    
                         clock uncertainty           -0.035    13.360    
    SLICE_X42Y35         FDCE (Setup_fdce_C_D)        0.077    13.437    FA_2/o_cout_reg
  -------------------------------------------------------------------
                         required time                         13.437    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 FA_2/b_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/o_sum_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.666ns (45.259%)  route 0.806ns (54.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.746     5.415    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  FA_2/b_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  FA_2/b_r_reg/Q
                         net (fo=2, routed)           0.806     6.738    FA_2/b_r
    SLICE_X42Y35         LUT3 (Prop_lut3_I2_O)        0.148     6.886 r  FA_2/o_sum_i_1__0/O
                         net (fo=1, routed)           0.000     6.886    FA_2/sum_w
    SLICE_X42Y35         FDCE                                         r  FA_2/o_sum_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.574    12.966    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/o_sum_reg/C
                         clock pessimism              0.429    13.396    
                         clock uncertainty           -0.035    13.360    
    SLICE_X42Y35         FDCE (Setup_fdce_C_D)        0.118    13.478    FA_2/o_sum_reg
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 FA_1/cin_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/o_cout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.642ns (47.472%)  route 0.710ns (52.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.756     5.425    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/cin_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.518     5.943 r  FA_1/cin_r_reg/Q
                         net (fo=2, routed)           0.710     6.653    FA_1/cin_r
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.777 r  FA_1/cout_w/O
                         net (fo=1, routed)           0.000     6.777    FA_1/cout_w__0
    SLICE_X42Y41         FDCE                                         r  FA_1/o_cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.578    12.970    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/o_cout_reg/C
                         clock pessimism              0.454    13.425    
                         clock uncertainty           -0.035    13.389    
    SLICE_X42Y41         FDCE (Setup_fdce_C_D)        0.077    13.466    FA_1/o_cout_reg
  -------------------------------------------------------------------
                         required time                         13.466    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 FA_1/cin_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/o_sum_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.666ns (48.388%)  route 0.710ns (51.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.756     5.425    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/cin_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.518     5.943 r  FA_1/cin_r_reg/Q
                         net (fo=2, routed)           0.710     6.653    FA_1/cin_r
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.148     6.801 r  FA_1/o_sum_i_1/O
                         net (fo=1, routed)           0.000     6.801    FA_1/sum_w
    SLICE_X42Y41         FDCE                                         r  FA_1/o_sum_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.578    12.970    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/o_sum_reg/C
                         clock pessimism              0.454    13.425    
                         clock uncertainty           -0.035    13.389    
    SLICE_X42Y41         FDCE (Setup_fdce_C_D)        0.118    13.507    FA_1/o_sum_reg
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                          -6.801    
  -------------------------------------------------------------------
                         slack                                  6.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 FA_1/a_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/o_sum_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.593     1.505    FA_1/i_clk_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  FA_1/a_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  FA_1/a_r_reg/Q
                         net (fo=2, routed)           0.087     1.733    FA_1/a_r
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.048     1.781 r  FA_1/o_sum_i_1/O
                         net (fo=1, routed)           0.000     1.781    FA_1/sum_w
    SLICE_X42Y41         FDCE                                         r  FA_1/o_sum_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.862     2.021    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/o_sum_reg/C
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y41         FDCE (Hold_fdce_C_D)         0.131     1.649    FA_1/o_sum_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 FA_1/a_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/o_cout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.593     1.505    FA_1/i_clk_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  FA_1/a_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  FA_1/a_r_reg/Q
                         net (fo=2, routed)           0.087     1.733    FA_1/a_r
    SLICE_X42Y41         LUT3 (Prop_lut3_I2_O)        0.045     1.778 r  FA_1/cout_w/O
                         net (fo=1, routed)           0.000     1.778    FA_1/cout_w__0
    SLICE_X42Y41         FDCE                                         r  FA_1/o_cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.862     2.021    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/o_cout_reg/C
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y41         FDCE (Hold_fdce_C_D)         0.120     1.638    FA_1/o_cout_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 FA_2/cin_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/o_sum_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.208ns (48.248%)  route 0.223ns (51.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.590     1.502    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/cin_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.164     1.666 r  FA_2/cin_r_reg/Q
                         net (fo=2, routed)           0.223     1.889    FA_2/cin_r
    SLICE_X42Y35         LUT3 (Prop_lut3_I0_O)        0.044     1.933 r  FA_2/o_sum_i_1__0/O
                         net (fo=1, routed)           0.000     1.933    FA_2/sum_w
    SLICE_X42Y35         FDCE                                         r  FA_2/o_sum_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.858     2.017    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/o_sum_reg/C
                         clock pessimism             -0.515     1.502    
    SLICE_X42Y35         FDCE (Hold_fdce_C_D)         0.131     1.633    FA_2/o_sum_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 FA_2/cin_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/o_cout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.368%)  route 0.223ns (51.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.590     1.502    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/cin_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.164     1.666 r  FA_2/cin_r_reg/Q
                         net (fo=2, routed)           0.223     1.889    FA_2/cin_r
    SLICE_X42Y35         LUT3 (Prop_lut3_I0_O)        0.045     1.934 r  FA_2/cout_w/O
                         net (fo=1, routed)           0.000     1.934    FA_2/cout_w__0
    SLICE_X42Y35         FDCE                                         r  FA_2/o_cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.858     2.017    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/o_cout_reg/C
                         clock pessimism             -0.515     1.502    
    SLICE_X42Y35         FDCE (Hold_fdce_C_D)         0.120     1.622    FA_2/o_cout_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 i_b[0]
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/b_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 1.468ns (26.614%)  route 4.048ns (73.386%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    W13                                               0.000     0.500 r  i_b[0] (IN)
                         net (fo=0)                   0.000     0.500    i_b[0]
    W13                  IBUF (Prop_ibuf_I_O)         1.468     1.968 r  i_b_IBUF[0]_inst/O
                         net (fo=1, routed)           4.048     6.016    FA_1/i_b_IBUF[0]
    SLICE_X42Y41         FDCE                                         r  FA_1/b_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.756     5.425    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/b_r_reg/C
                         clock pessimism              0.000     5.425    
                         clock uncertainty            0.035     5.460    
    SLICE_X42Y41         FDCE (Hold_fdce_C_D)         0.232     5.692    FA_1/b_r_reg
  -------------------------------------------------------------------
                         required time                         -5.692    
                         arrival time                           6.016    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 i_a[1]
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/a_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 1.380ns (24.390%)  route 4.279ns (75.610%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P15                                               0.000     0.500 r  i_a[1] (IN)
                         net (fo=0)                   0.000     0.500    i_a[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.380     1.880 r  i_a_IBUF[1]_inst/O
                         net (fo=1, routed)           4.279     6.160    FA_2/i_a_IBUF[0]
    SLICE_X42Y25         FDCE                                         r  FA_2/a_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.737     5.406    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  FA_2/a_r_reg/C
                         clock pessimism              0.000     5.406    
                         clock uncertainty            0.035     5.441    
    SLICE_X42Y25         FDCE (Hold_fdce_C_D)         0.243     5.684    FA_2/a_r_reg
  -------------------------------------------------------------------
                         required time                         -5.684    
                         arrival time                           6.160    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 FA_1/o_cout_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/cin_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.164ns (28.431%)  route 0.413ns (71.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.593     1.505    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/o_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.164     1.669 r  FA_1/o_cout_reg/Q
                         net (fo=1, routed)           0.413     2.082    FA_2/cin_r_reg_0
    SLICE_X42Y35         FDCE                                         r  FA_2/cin_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.858     2.017    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/cin_r_reg/C
                         clock pessimism             -0.500     1.517    
    SLICE_X42Y35         FDCE (Hold_fdce_C_D)         0.052     1.569    FA_2/cin_r_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 i_b[1]
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/b_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 1.457ns (24.732%)  route 4.434ns (75.268%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    T16                                               0.000     0.500 r  i_b[1] (IN)
                         net (fo=0)                   0.000     0.500    i_b[1]
    T16                  IBUF (Prop_ibuf_I_O)         1.457     1.957 r  i_b_IBUF[1]_inst/O
                         net (fo=1, routed)           4.434     6.392    FA_2/i_b_IBUF[0]
    SLICE_X42Y31         FDCE                                         r  FA_2/b_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.746     5.415    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  FA_2/b_r_reg/C
                         clock pessimism              0.000     5.415    
                         clock uncertainty            0.035     5.450    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.243     5.693    FA_2/b_r_reg
  -------------------------------------------------------------------
                         required time                         -5.693    
                         arrival time                           6.392    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 i_cin
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/cin_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 1.418ns (23.206%)  route 4.693ns (76.794%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    K18                                               0.000     0.500 r  i_cin (IN)
                         net (fo=0)                   0.000     0.500    i_cin
    K18                  IBUF (Prop_ibuf_I_O)         1.418     1.918 r  i_cin_IBUF_inst/O
                         net (fo=1, routed)           4.693     6.611    FA_1/i_cin_IBUF
    SLICE_X42Y41         FDCE                                         r  FA_1/cin_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.756     5.425    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/cin_r_reg/C
                         clock pessimism              0.000     5.425    
                         clock uncertainty            0.035     5.460    
    SLICE_X42Y41         FDCE (Hold_fdce_C_D)         0.246     5.706    FA_1/cin_r_reg
  -------------------------------------------------------------------
                         required time                         -5.706    
                         arrival time                           6.611    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 i_a[0]
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/a_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.220ns (8.307%)  route 2.434ns (91.693%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    G15                                               0.000     0.500 r  i_a[0] (IN)
                         net (fo=0)                   0.000     0.500    i_a[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.720 r  i_a_IBUF[0]_inst/O
                         net (fo=1, routed)           2.434     3.154    FA_1/i_a_IBUF[0]
    SLICE_X43Y41         FDCE                                         r  FA_1/a_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.862     2.021    FA_1/i_clk_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  FA_1/a_r_reg/C
                         clock pessimism              0.000     2.021    
                         clock uncertainty            0.035     2.057    
    SLICE_X43Y41         FDCE (Hold_fdce_C_D)         0.070     2.127    FA_1/a_r_reg
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  1.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y41    FA_1/a_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y41    FA_1/b_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y41    FA_1/cin_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y41    FA_1/o_cout_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y41    FA_1/o_sum_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y25    FA_2/a_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y31    FA_2/b_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y35    FA_2/cin_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y35    FA_2/o_cout_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y41    FA_1/a_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y41    FA_1/a_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    FA_1/b_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    FA_1/b_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    FA_1/cin_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    FA_1/cin_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    FA_1/o_cout_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    FA_1/o_cout_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    FA_1/o_sum_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    FA_1/o_sum_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y41    FA_1/a_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y41    FA_1/a_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    FA_1/b_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    FA_1/b_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    FA_1/cin_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    FA_1/cin_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    FA_1/o_cout_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    FA_1/o_cout_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    FA_1/o_sum_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y41    FA_1/o_sum_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/a_r_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 1.577ns (26.148%)  route 4.455ns (73.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.953 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.475     4.428    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.552 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.980     6.533    FA_1/a_r_reg_0
    SLICE_X43Y41         FDCE                                         f  FA_1/a_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.578    12.970    FA_1/i_clk_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  FA_1/a_r_reg/C
                         clock pessimism              0.000    12.970    
                         clock uncertainty           -0.035    12.935    
    SLICE_X43Y41         FDCE (Recov_fdce_C_CLR)     -0.405    12.530    FA_1/a_r_reg
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/o_sum_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 1.577ns (26.148%)  route 4.455ns (73.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.953 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.475     4.428    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.552 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.980     6.533    FA_1/a_r_reg_0
    SLICE_X42Y41         FDCE                                         f  FA_1/o_sum_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.578    12.970    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/o_sum_reg/C
                         clock pessimism              0.000    12.970    
                         clock uncertainty           -0.035    12.935    
    SLICE_X42Y41         FDCE (Recov_fdce_C_CLR)     -0.361    12.574    FA_1/o_sum_reg
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/b_r_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 1.577ns (26.148%)  route 4.455ns (73.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.953 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.475     4.428    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.552 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.980     6.533    FA_1/a_r_reg_0
    SLICE_X42Y41         FDCE                                         f  FA_1/b_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.578    12.970    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/b_r_reg/C
                         clock pessimism              0.000    12.970    
                         clock uncertainty           -0.035    12.935    
    SLICE_X42Y41         FDCE (Recov_fdce_C_CLR)     -0.319    12.616    FA_1/b_r_reg
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/cin_r_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 1.577ns (26.148%)  route 4.455ns (73.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.953 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.475     4.428    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.552 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.980     6.533    FA_1/a_r_reg_0
    SLICE_X42Y41         FDCE                                         f  FA_1/cin_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.578    12.970    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/cin_r_reg/C
                         clock pessimism              0.000    12.970    
                         clock uncertainty           -0.035    12.935    
    SLICE_X42Y41         FDCE (Recov_fdce_C_CLR)     -0.319    12.616    FA_1/cin_r_reg
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/o_cout_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 1.577ns (26.148%)  route 4.455ns (73.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.953 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.475     4.428    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.552 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.980     6.533    FA_1/a_r_reg_0
    SLICE_X42Y41         FDCE                                         f  FA_1/o_cout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.578    12.970    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/o_cout_reg/C
                         clock pessimism              0.000    12.970    
                         clock uncertainty           -0.035    12.935    
    SLICE_X42Y41         FDCE (Recov_fdce_C_CLR)     -0.319    12.616    FA_1/o_cout_reg
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/o_sum_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 1.577ns (27.072%)  route 4.249ns (72.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.953 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.475     4.428    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.552 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.774     6.327    FA_2/i_rst_n
    SLICE_X42Y35         FDCE                                         f  FA_2/o_sum_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.574    12.966    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/o_sum_reg/C
                         clock pessimism              0.000    12.966    
                         clock uncertainty           -0.035    12.931    
    SLICE_X42Y35         FDCE (Recov_fdce_C_CLR)     -0.361    12.570    FA_2/o_sum_reg
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/cin_r_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 1.577ns (27.072%)  route 4.249ns (72.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.953 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.475     4.428    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.552 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.774     6.327    FA_2/i_rst_n
    SLICE_X42Y35         FDCE                                         f  FA_2/cin_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.574    12.966    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/cin_r_reg/C
                         clock pessimism              0.000    12.966    
                         clock uncertainty           -0.035    12.931    
    SLICE_X42Y35         FDCE (Recov_fdce_C_CLR)     -0.319    12.612    FA_2/cin_r_reg
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/o_cout_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 1.577ns (27.072%)  route 4.249ns (72.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.953 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.475     4.428    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.552 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.774     6.327    FA_2/i_rst_n
    SLICE_X42Y35         FDCE                                         f  FA_2/o_cout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.574    12.966    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/o_cout_reg/C
                         clock pessimism              0.000    12.966    
                         clock uncertainty           -0.035    12.931    
    SLICE_X42Y35         FDCE (Recov_fdce_C_CLR)     -0.319    12.612    FA_2/o_cout_reg
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/b_r_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.465ns (19.601%)  route 1.908ns (80.399%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 9.499 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         0.409     0.909 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.081     1.990    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.056     2.046 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          0.827     2.873    FA_2/i_rst_n
    SLICE_X42Y31         FDCE                                         f  FA_2/b_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     8.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     8.887    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.587     9.499    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  FA_2/b_r_reg/C
                         clock pessimism              0.000     9.499    
                         clock uncertainty           -0.035     9.464    
    SLICE_X42Y31         FDCE (Recov_fdce_C_CLR)     -0.105     9.359    FA_2/b_r_reg
  -------------------------------------------------------------------
                         required time                          9.359    
                         arrival time                          -2.873    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/a_r_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.465ns (19.944%)  route 1.867ns (80.056%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 9.493 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         0.409     0.909 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.081     1.990    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.056     2.046 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          0.786     2.832    FA_2/i_rst_n
    SLICE_X42Y25         FDCE                                         f  FA_2/a_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     8.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     8.887    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.581     9.493    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  FA_2/a_r_reg/C
                         clock pessimism              0.000     9.493    
                         clock uncertainty           -0.035     9.458    
    SLICE_X42Y25         FDCE (Recov_fdce_C_CLR)     -0.105     9.353    FA_2/a_r_reg
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -2.832    
  -------------------------------------------------------------------
                         slack                                  6.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/a_r_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.483ns (30.095%)  route 3.445ns (69.905%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.383     1.883 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.164     4.047    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.100     4.147 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.281     5.428    FA_2/i_rst_n
    SLICE_X42Y25         FDCE                                         f  FA_2/a_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.737     5.406    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y25         FDCE                                         r  FA_2/a_r_reg/C
                         clock pessimism              0.000     5.406    
                         clock uncertainty            0.035     5.441    
    SLICE_X42Y25         FDCE (Remov_fdce_C_CLR)     -0.155     5.286    FA_2/a_r_reg
  -------------------------------------------------------------------
                         required time                         -5.286    
                         arrival time                           5.428    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/b_r_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 1.483ns (29.806%)  route 3.493ns (70.194%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.383     1.883 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.164     4.047    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.100     4.147 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.329     5.476    FA_2/i_rst_n
    SLICE_X42Y31         FDCE                                         f  FA_2/b_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.746     5.415    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  FA_2/b_r_reg/C
                         clock pessimism              0.000     5.415    
                         clock uncertainty            0.035     5.450    
    SLICE_X42Y31         FDCE (Remov_fdce_C_CLR)     -0.155     5.295    FA_2/b_r_reg
  -------------------------------------------------------------------
                         required time                         -5.295    
                         arrival time                           5.476    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/cin_r_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 1.483ns (28.707%)  route 3.683ns (71.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.383     1.883 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.164     4.047    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.100     4.147 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.519     5.666    FA_2/i_rst_n
    SLICE_X42Y35         FDCE                                         f  FA_2/cin_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.752     5.421    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/cin_r_reg/C
                         clock pessimism              0.000     5.421    
                         clock uncertainty            0.035     5.456    
    SLICE_X42Y35         FDCE (Remov_fdce_C_CLR)     -0.155     5.301    FA_2/cin_r_reg
  -------------------------------------------------------------------
                         required time                         -5.301    
                         arrival time                           5.666    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/o_cout_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 1.483ns (28.707%)  route 3.683ns (71.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.383     1.883 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.164     4.047    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.100     4.147 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.519     5.666    FA_2/i_rst_n
    SLICE_X42Y35         FDCE                                         f  FA_2/o_cout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.752     5.421    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/o_cout_reg/C
                         clock pessimism              0.000     5.421    
                         clock uncertainty            0.035     5.456    
    SLICE_X42Y35         FDCE (Remov_fdce_C_CLR)     -0.155     5.301    FA_2/o_cout_reg
  -------------------------------------------------------------------
                         required time                         -5.301    
                         arrival time                           5.666    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_2/o_sum_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 1.483ns (28.707%)  route 3.683ns (71.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.383     1.883 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.164     4.047    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.100     4.147 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.519     5.666    FA_2/i_rst_n
    SLICE_X42Y35         FDCE                                         f  FA_2/o_sum_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.752     5.421    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/o_sum_reg/C
                         clock pessimism              0.000     5.421    
                         clock uncertainty            0.035     5.456    
    SLICE_X42Y35         FDCE (Remov_fdce_C_CLR)     -0.155     5.301    FA_2/o_sum_reg
  -------------------------------------------------------------------
                         required time                         -5.301    
                         arrival time                           5.666    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/b_r_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.483ns (27.772%)  route 3.857ns (72.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.383     1.883 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.164     4.047    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.100     4.147 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.693     5.840    FA_1/a_r_reg_0
    SLICE_X42Y41         FDCE                                         f  FA_1/b_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.756     5.425    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/b_r_reg/C
                         clock pessimism              0.000     5.425    
                         clock uncertainty            0.035     5.460    
    SLICE_X42Y41         FDCE (Remov_fdce_C_CLR)     -0.155     5.305    FA_1/b_r_reg
  -------------------------------------------------------------------
                         required time                         -5.305    
                         arrival time                           5.840    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/cin_r_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.483ns (27.772%)  route 3.857ns (72.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.383     1.883 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.164     4.047    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.100     4.147 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.693     5.840    FA_1/a_r_reg_0
    SLICE_X42Y41         FDCE                                         f  FA_1/cin_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.756     5.425    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/cin_r_reg/C
                         clock pessimism              0.000     5.425    
                         clock uncertainty            0.035     5.460    
    SLICE_X42Y41         FDCE (Remov_fdce_C_CLR)     -0.155     5.305    FA_1/cin_r_reg
  -------------------------------------------------------------------
                         required time                         -5.305    
                         arrival time                           5.840    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/o_cout_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.483ns (27.772%)  route 3.857ns (72.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.383     1.883 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.164     4.047    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.100     4.147 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.693     5.840    FA_1/a_r_reg_0
    SLICE_X42Y41         FDCE                                         f  FA_1/o_cout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.756     5.425    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/o_cout_reg/C
                         clock pessimism              0.000     5.425    
                         clock uncertainty            0.035     5.460    
    SLICE_X42Y41         FDCE (Remov_fdce_C_CLR)     -0.155     5.305    FA_1/o_cout_reg
  -------------------------------------------------------------------
                         required time                         -5.305    
                         arrival time                           5.840    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/o_sum_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.483ns (27.772%)  route 3.857ns (72.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.383     1.883 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.164     4.047    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.100     4.147 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.693     5.840    FA_1/a_r_reg_0
    SLICE_X42Y41         FDCE                                         f  FA_1/o_sum_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.756     5.425    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/o_sum_reg/C
                         clock pessimism              0.000     5.425    
                         clock uncertainty            0.035     5.460    
    SLICE_X42Y41         FDCE (Remov_fdce_C_CLR)     -0.155     5.305    FA_1/o_sum_reg
  -------------------------------------------------------------------
                         required time                         -5.305    
                         arrival time                           5.840    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 i_rst_n
                            (input port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FA_1/a_r_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.483ns (27.772%)  route 3.857ns (72.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        5.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
    P16                                               0.000     0.500 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.500    i_rst_n
    P16                  IBUF (Prop_ibuf_I_O)         1.383     1.883 r  i_rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.164     4.047    FA_2/i_rst_n_IBUF
    SLICE_X42Y18         LUT1 (Prop_lut1_I0_O)        0.100     4.147 f  FA_2/cin_r_i_1/O
                         net (fo=10, routed)          1.693     5.840    FA_1/a_r_reg_0
    SLICE_X43Y41         FDCE                                         f  FA_1/a_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.756     5.425    FA_1/i_clk_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  FA_1/a_r_reg/C
                         clock pessimism              0.000     5.425    
                         clock uncertainty            0.035     5.460    
    SLICE_X43Y41         FDCE (Remov_fdce_C_CLR)     -0.208     5.252    FA_1/a_r_reg
  -------------------------------------------------------------------
                         required time                         -5.252    
                         arrival time                           5.840    
  -------------------------------------------------------------------
                         slack                                  0.588    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  clk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FA_2/o_cout_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_cout
                            (output port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.395ns  (logic 4.003ns (54.141%)  route 3.391ns (45.859%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.752     5.421    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/o_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.939 r  FA_2/o_cout_reg/Q
                         net (fo=1, routed)           3.391     9.330    o_cout_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.485    12.815 r  o_cout_OBUF_inst/O
                         net (fo=0)                   0.000    12.815    o_cout
    G14                                                               r  o_cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FA_2/o_sum_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_sum[1]
                            (output port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.457ns  (logic 4.188ns (64.865%)  route 2.269ns (35.135%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.752     5.421    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/o_sum_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.478     5.899 r  FA_2/o_sum_reg/Q
                         net (fo=1, routed)           2.269     8.167    o_sum_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.710    11.877 r  o_sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.877    o_sum[1]
    M15                                                               r  o_sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FA_1/o_sum_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_sum[0]
                            (output port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.248ns  (logic 4.180ns (66.904%)  route 2.068ns (33.096%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.756     5.425    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/o_sum_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.478     5.903 r  FA_1/o_sum_reg/Q
                         net (fo=1, routed)           2.068     7.971    o_sum_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.702    11.673 r  o_sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.673    o_sum[0]
    M14                                                               r  o_sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FA_1/o_sum_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_sum[0]
                            (output port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.433ns (73.760%)  route 0.510ns (26.240%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -1.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.593     1.505    FA_1/i_clk_IBUF_BUFG
    SLICE_X42Y41         FDCE                                         r  FA_1/o_sum_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDCE (Prop_fdce_C_Q)         0.148     1.653 r  FA_1/o_sum_reg/Q
                         net (fo=1, routed)           0.510     2.163    o_sum_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.285     3.448 r  o_sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.448    o_sum[0]
    M14                                                               r  o_sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FA_2/o_sum_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_sum[1]
                            (output port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.441ns (70.893%)  route 0.592ns (29.107%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.590     1.502    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/o_sum_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.148     1.650 r  FA_2/o_sum_reg/Q
                         net (fo=1, routed)           0.592     2.242    o_sum_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.293     3.535 r  o_sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.535    o_sum[1]
    M15                                                               r  o_sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FA_2/o_cout_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            o_cout
                            (output port clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.351ns (56.999%)  route 1.019ns (43.001%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.590     1.502    FA_2/i_clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  FA_2/o_cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.164     1.666 r  FA_2/o_cout_reg/Q
                         net (fo=1, routed)           1.019     2.685    o_cout_OBUF
    G14                  OBUF (Prop_obuf_I_O)         1.187     3.872 r  o_cout_OBUF_inst/O
                         net (fo=0)                   0.000     3.872    o_cout
    G14                                                               r  o_cout (OUT)
  -------------------------------------------------------------------    -------------------





