<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-tegra › dma.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dma.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-tegra/dma.c</span>
<span class="cm"> *</span>
<span class="cm"> * System DMA driver for NVIDIA Tegra SoCs</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2008-2009, NVIDIA Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along</span>
<span class="cm"> * with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;mach/dma.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;mach/iomap.h&gt;</span>
<span class="cp">#include &lt;mach/suspend.h&gt;</span>

<span class="cp">#include &quot;apbio.h&quot;</span>

<span class="cp">#define APB_DMA_GEN				0x000</span>
<span class="cp">#define GEN_ENABLE				(1&lt;&lt;31)</span>

<span class="cp">#define APB_DMA_CNTRL				0x010</span>

<span class="cp">#define APB_DMA_IRQ_MASK			0x01c</span>

<span class="cp">#define APB_DMA_IRQ_MASK_SET			0x020</span>

<span class="cp">#define APB_DMA_CHAN_CSR			0x000</span>
<span class="cp">#define CSR_ENB					(1&lt;&lt;31)</span>
<span class="cp">#define CSR_IE_EOC				(1&lt;&lt;30)</span>
<span class="cp">#define CSR_HOLD				(1&lt;&lt;29)</span>
<span class="cp">#define CSR_DIR					(1&lt;&lt;28)</span>
<span class="cp">#define CSR_ONCE				(1&lt;&lt;27)</span>
<span class="cp">#define CSR_FLOW				(1&lt;&lt;21)</span>
<span class="cp">#define CSR_REQ_SEL_SHIFT			16</span>
<span class="cp">#define CSR_WCOUNT_SHIFT			2</span>
<span class="cp">#define CSR_WCOUNT_MASK				0xFFFC</span>

<span class="cp">#define APB_DMA_CHAN_STA				0x004</span>
<span class="cp">#define STA_BUSY				(1&lt;&lt;31)</span>
<span class="cp">#define STA_ISE_EOC				(1&lt;&lt;30)</span>
<span class="cp">#define STA_HALT				(1&lt;&lt;29)</span>
<span class="cp">#define STA_PING_PONG				(1&lt;&lt;28)</span>
<span class="cp">#define STA_COUNT_SHIFT				2</span>
<span class="cp">#define STA_COUNT_MASK				0xFFFC</span>

<span class="cp">#define APB_DMA_CHAN_AHB_PTR				0x010</span>

<span class="cp">#define APB_DMA_CHAN_AHB_SEQ				0x014</span>
<span class="cp">#define AHB_SEQ_INTR_ENB			(1&lt;&lt;31)</span>
<span class="cp">#define AHB_SEQ_BUS_WIDTH_SHIFT			28</span>
<span class="cp">#define AHB_SEQ_BUS_WIDTH_MASK			(0x7&lt;&lt;AHB_SEQ_BUS_WIDTH_SHIFT)</span>
<span class="cp">#define AHB_SEQ_BUS_WIDTH_8			(0&lt;&lt;AHB_SEQ_BUS_WIDTH_SHIFT)</span>
<span class="cp">#define AHB_SEQ_BUS_WIDTH_16			(1&lt;&lt;AHB_SEQ_BUS_WIDTH_SHIFT)</span>
<span class="cp">#define AHB_SEQ_BUS_WIDTH_32			(2&lt;&lt;AHB_SEQ_BUS_WIDTH_SHIFT)</span>
<span class="cp">#define AHB_SEQ_BUS_WIDTH_64			(3&lt;&lt;AHB_SEQ_BUS_WIDTH_SHIFT)</span>
<span class="cp">#define AHB_SEQ_BUS_WIDTH_128			(4&lt;&lt;AHB_SEQ_BUS_WIDTH_SHIFT)</span>
<span class="cp">#define AHB_SEQ_DATA_SWAP			(1&lt;&lt;27)</span>
<span class="cp">#define AHB_SEQ_BURST_MASK			(0x7&lt;&lt;24)</span>
<span class="cp">#define AHB_SEQ_BURST_1				(4&lt;&lt;24)</span>
<span class="cp">#define AHB_SEQ_BURST_4				(5&lt;&lt;24)</span>
<span class="cp">#define AHB_SEQ_BURST_8				(6&lt;&lt;24)</span>
<span class="cp">#define AHB_SEQ_DBL_BUF				(1&lt;&lt;19)</span>
<span class="cp">#define AHB_SEQ_WRAP_SHIFT			16</span>
<span class="cp">#define AHB_SEQ_WRAP_MASK			(0x7&lt;&lt;AHB_SEQ_WRAP_SHIFT)</span>

<span class="cp">#define APB_DMA_CHAN_APB_PTR				0x018</span>

<span class="cp">#define APB_DMA_CHAN_APB_SEQ				0x01c</span>
<span class="cp">#define APB_SEQ_BUS_WIDTH_SHIFT			28</span>
<span class="cp">#define APB_SEQ_BUS_WIDTH_MASK			(0x7&lt;&lt;APB_SEQ_BUS_WIDTH_SHIFT)</span>
<span class="cp">#define APB_SEQ_BUS_WIDTH_8			(0&lt;&lt;APB_SEQ_BUS_WIDTH_SHIFT)</span>
<span class="cp">#define APB_SEQ_BUS_WIDTH_16			(1&lt;&lt;APB_SEQ_BUS_WIDTH_SHIFT)</span>
<span class="cp">#define APB_SEQ_BUS_WIDTH_32			(2&lt;&lt;APB_SEQ_BUS_WIDTH_SHIFT)</span>
<span class="cp">#define APB_SEQ_BUS_WIDTH_64			(3&lt;&lt;APB_SEQ_BUS_WIDTH_SHIFT)</span>
<span class="cp">#define APB_SEQ_BUS_WIDTH_128			(4&lt;&lt;APB_SEQ_BUS_WIDTH_SHIFT)</span>
<span class="cp">#define APB_SEQ_DATA_SWAP			(1&lt;&lt;27)</span>
<span class="cp">#define APB_SEQ_WRAP_SHIFT			16</span>
<span class="cp">#define APB_SEQ_WRAP_MASK			(0x7&lt;&lt;APB_SEQ_WRAP_SHIFT)</span>

<span class="cp">#define TEGRA_SYSTEM_DMA_CH_NR			16</span>
<span class="cp">#define TEGRA_SYSTEM_DMA_AVP_CH_NUM		4</span>
<span class="cp">#define TEGRA_SYSTEM_DMA_CH_MIN			0</span>
<span class="cp">#define TEGRA_SYSTEM_DMA_CH_MAX	\</span>
<span class="cp">	(TEGRA_SYSTEM_DMA_CH_NR - TEGRA_SYSTEM_DMA_AVP_CH_NUM - 1)</span>

<span class="cp">#define NV_DMA_MAX_TRASFER_SIZE 0x10000</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ahb_addr_wrap_table</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">256</span><span class="p">,</span> <span class="mi">512</span><span class="p">,</span> <span class="mi">1024</span><span class="p">,</span> <span class="mi">2048</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">apb_addr_wrap_table</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">64</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus_width_table</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">128</span>
<span class="p">};</span>

<span class="cp">#define TEGRA_DMA_NAME_SIZE 16</span>
<span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">list</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">id</span><span class="p">;</span>
	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>
	<span class="kt">char</span>			<span class="n">name</span><span class="p">[</span><span class="n">TEGRA_DMA_NAME_SIZE</span><span class="p">];</span>
	<span class="kt">void</span>  <span class="n">__iomem</span>		<span class="o">*</span><span class="n">addr</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">mode</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">irq</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">req_transfer_count</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define  NV_DMA_MAX_CHANNELS  32</span>

<span class="k">static</span> <span class="n">bool</span> <span class="n">tegra_dma_initialized</span><span class="p">;</span>
<span class="k">static</span> <span class="n">DEFINE_MUTEX</span><span class="p">(</span><span class="n">tegra_dma_lock</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">enable_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="n">DECLARE_BITMAP</span><span class="p">(</span><span class="n">channel_usage</span><span class="p">,</span> <span class="n">NV_DMA_MAX_CHANNELS</span><span class="p">);</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="n">dma_channels</span><span class="p">[</span><span class="n">NV_DMA_MAX_CHANNELS</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">tegra_dma_update_hw</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">tegra_dma_update_hw_partial</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">tegra_dma_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">tegra_dma_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">tegra_dma_flush</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">tegra_dma_dequeue</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tegra_dma_is_empty</span><span class="p">(</span><span class="n">ch</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">req</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">.</span><span class="n">next</span><span class="p">,</span> <span class="n">typeof</span><span class="p">(</span><span class="o">*</span><span class="n">req</span><span class="p">),</span> <span class="n">node</span><span class="p">);</span>

	<span class="n">tegra_dma_dequeue_req</span><span class="p">(</span><span class="n">ch</span><span class="p">,</span> <span class="n">req</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_dma_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">csr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">csr</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_CSR</span><span class="p">);</span>
	<span class="n">csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CSR_IE_EOC</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">csr</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_CSR</span><span class="p">);</span>

	<span class="n">csr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CSR_ENB</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">csr</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_CSR</span><span class="p">);</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_STA</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">STA_ISE_EOC</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_STA</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra_dma_cancel</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irq_flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">))</span>
		<span class="n">list_del</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">.</span><span class="n">next</span><span class="p">);</span>

	<span class="n">tegra_dma_stop</span><span class="p">(</span><span class="n">ch</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">get_channel_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span><span class="p">,</span> <span class="n">bool</span> <span class="n">is_stop_dma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span> <span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_APB_DMA_BASE</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_stop_dma</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * STOP the DMA and get the transfer count.</span>
<span class="cm">		 * Getting the transfer count is tricky.</span>
<span class="cm">		 *  - Globally disable DMA on all channels</span>
<span class="cm">		 *  - Read the channel&#39;s status register to know the number</span>
<span class="cm">		 *    of pending bytes to be transfered.</span>
<span class="cm">		 *  - Stop the dma channel</span>
<span class="cm">		 *  - Globally re-enable DMA to resume other transfers</span>
<span class="cm">		 */</span>
		<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">enable_lock</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_GEN</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_STA</span><span class="p">);</span>
		<span class="n">tegra_dma_stop</span><span class="p">(</span><span class="n">ch</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">GEN_ENABLE</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_GEN</span><span class="p">);</span>
		<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">enable_lock</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">STA_ISE_EOC</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Got Dma Int here clearing&quot;</span><span class="p">);</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_STA</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">req</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">TEGRA_DMA_REQ_ERROR_ABORTED</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_STA</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* should be called with the channel lock held */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">dma_active_count</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">to_transfer</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">req_transfer_count</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bytes_transferred</span><span class="p">;</span>

	<span class="n">to_transfer</span> <span class="o">=</span> <span class="p">((</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">STA_COUNT_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">STA_COUNT_SHIFT</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">req_transfer_count</span> <span class="o">=</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">req_transfer_count</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">bytes_transferred</span> <span class="o">=</span> <span class="n">req_transfer_count</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">STA_BUSY</span><span class="p">)</span>
		<span class="n">bytes_transferred</span> <span class="o">-=</span> <span class="n">to_transfer</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * In continuous transfer mode, DMA only tracks the count of the</span>
<span class="cm">	 * half DMA buffer. So, if the DMA already finished half the DMA</span>
<span class="cm">	 * then add the half buffer to the completed count.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">TEGRA_DMA_MODE_CONTINOUS</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">buffer_status</span> <span class="o">==</span> <span class="n">TEGRA_DMA_REQ_BUF_STATUS_HALF_FULL</span><span class="p">)</span>
			<span class="n">bytes_transferred</span> <span class="o">+=</span> <span class="n">req_transfer_count</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">STA_ISE_EOC</span><span class="p">)</span>
			<span class="n">bytes_transferred</span> <span class="o">+=</span> <span class="n">req_transfer_count</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">bytes_transferred</span> <span class="o">*=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">bytes_transferred</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">tegra_dma_dequeue_req</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">_req</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">found</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irq_flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">stop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">list_entry</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">.</span><span class="n">next</span><span class="p">,</span> <span class="k">struct</span> <span class="n">tegra_dma_req</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span> <span class="o">==</span> <span class="n">_req</span><span class="p">)</span>
		<span class="n">stop</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">req</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">req</span> <span class="o">==</span> <span class="n">_req</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">);</span>
			<span class="n">found</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">found</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">stop</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">skip_stop_dma</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">get_channel_status</span><span class="p">(</span><span class="n">ch</span><span class="p">,</span> <span class="n">req</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="n">req</span><span class="o">-&gt;</span><span class="n">bytes_transferred</span> <span class="o">=</span> <span class="n">dma_active_count</span><span class="p">(</span><span class="n">ch</span><span class="p">,</span> <span class="n">req</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* if the list is not empty, queue the next request */</span>
		<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">next_req</span><span class="p">;</span>
		<span class="n">next_req</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">.</span><span class="n">next</span><span class="p">,</span>
			<span class="n">typeof</span><span class="p">(</span><span class="o">*</span><span class="n">next_req</span><span class="p">),</span> <span class="n">node</span><span class="p">);</span>
		<span class="n">tegra_dma_update_hw</span><span class="p">(</span><span class="n">ch</span><span class="p">,</span> <span class="n">next_req</span><span class="p">);</span>
	<span class="p">}</span>

<span class="nl">skip_stop_dma:</span>
	<span class="n">req</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">TEGRA_DMA_REQ_ERROR_ABORTED</span><span class="p">;</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>

	<span class="cm">/* Callback should be called without any lock */</span>
	<span class="n">req</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">(</span><span class="n">req</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">tegra_dma_dequeue_req</span><span class="p">);</span>

<span class="n">bool</span> <span class="nf">tegra_dma_is_empty</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irq_flags</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">is_empty</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">))</span>
		<span class="n">is_empty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">is_empty</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">is_empty</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">tegra_dma_is_empty</span><span class="p">);</span>

<span class="n">bool</span> <span class="nf">tegra_dma_is_req_inflight</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">_req</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irq_flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">req</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">req</span> <span class="o">==</span> <span class="n">_req</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
			<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">tegra_dma_is_req_inflight</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">tegra_dma_enqueue_req</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irq_flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">_req</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">start_dma</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">NV_DMA_MAX_TRASFER_SIZE</span> <span class="o">||</span>
		<span class="n">req</span><span class="o">-&gt;</span><span class="n">source_addr</span> <span class="o">&amp;</span> <span class="mh">0x3</span> <span class="o">||</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">dest_addr</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Invalid DMA request for channel %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">_req</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">req</span> <span class="o">==</span> <span class="n">_req</span><span class="p">)</span> <span class="p">{</span>
		    <span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
		    <span class="k">return</span> <span class="o">-</span><span class="n">EEXIST</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">req</span><span class="o">-&gt;</span><span class="n">bytes_transferred</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">req</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">req</span><span class="o">-&gt;</span><span class="n">buffer_status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">))</span>
		<span class="n">start_dma</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">start_dma</span><span class="p">)</span>
		<span class="n">tegra_dma_update_hw</span><span class="p">(</span><span class="n">ch</span><span class="p">,</span> <span class="n">req</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">tegra_dma_enqueue_req</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="nf">tegra_dma_allocate_channel</span><span class="p">(</span><span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">channel</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tegra_dma_initialized</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tegra_dma_lock</span><span class="p">);</span>

	<span class="cm">/* first channel is the shared channel */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">TEGRA_DMA_SHARED</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">channel</span> <span class="o">=</span> <span class="n">TEGRA_SYSTEM_DMA_CH_MIN</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">channel</span> <span class="o">=</span> <span class="n">find_first_zero_bit</span><span class="p">(</span><span class="n">channel_usage</span><span class="p">,</span>
			<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dma_channels</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">&gt;=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">dma_channels</span><span class="p">))</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">__set_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">channel_usage</span><span class="p">);</span>
	<span class="n">ch</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dma_channels</span><span class="p">[</span><span class="n">channel</span><span class="p">];</span>
	<span class="n">ch</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">=</span> <span class="n">mode</span><span class="p">;</span>

<span class="nl">out:</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tegra_dma_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ch</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">tegra_dma_allocate_channel</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">tegra_dma_free_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">TEGRA_DMA_SHARED</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">tegra_dma_cancel</span><span class="p">(</span><span class="n">ch</span><span class="p">);</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tegra_dma_lock</span><span class="p">);</span>
	<span class="n">__clear_bit</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">channel_usage</span><span class="p">);</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tegra_dma_lock</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">tegra_dma_free_channel</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_dma_update_hw_partial</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">apb_ptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ahb_ptr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">to_memory</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">apb_ptr</span> <span class="o">=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">source_addr</span><span class="p">;</span>
		<span class="n">ahb_ptr</span> <span class="o">=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">dest_addr</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">apb_ptr</span> <span class="o">=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">dest_addr</span><span class="p">;</span>
		<span class="n">ahb_ptr</span> <span class="o">=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">source_addr</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">apb_ptr</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_APB_PTR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">ahb_ptr</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_AHB_PTR</span><span class="p">);</span>

	<span class="n">req</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">TEGRA_DMA_REQ_INFLIGHT</span><span class="p">;</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_dma_update_hw</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ahb_addr_wrap</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">apb_addr_wrap</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ahb_bus_width</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">apb_bus_width</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">ahb_seq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">apb_seq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ahb_ptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">apb_ptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">csr</span><span class="p">;</span>

	<span class="n">csr</span> <span class="o">=</span> <span class="n">CSR_IE_EOC</span> <span class="o">|</span> <span class="n">CSR_FLOW</span><span class="p">;</span>
	<span class="n">ahb_seq</span> <span class="o">=</span> <span class="n">AHB_SEQ_INTR_ENB</span> <span class="o">|</span> <span class="n">AHB_SEQ_BURST_1</span><span class="p">;</span>
	<span class="n">apb_seq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">csr</span> <span class="o">|=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">req_sel</span> <span class="o">&lt;&lt;</span> <span class="n">CSR_REQ_SEL_SHIFT</span><span class="p">;</span>

	<span class="cm">/* One shot mode is always single buffered,</span>
<span class="cm">	 * continuous mode is always double buffered</span>
<span class="cm">	 * */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">TEGRA_DMA_MODE_ONESHOT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">csr</span> <span class="o">|=</span> <span class="n">CSR_ONCE</span><span class="p">;</span>
		<span class="n">ch</span><span class="o">-&gt;</span><span class="n">req_transfer_count</span> <span class="o">=</span> <span class="p">(</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ahb_seq</span> <span class="o">|=</span> <span class="n">AHB_SEQ_DBL_BUF</span><span class="p">;</span>

		<span class="cm">/* In double buffered mode, we set the size to half the</span>
<span class="cm">		 * requested size and interrupt when half the buffer</span>
<span class="cm">		 * is full */</span>
		<span class="n">ch</span><span class="o">-&gt;</span><span class="n">req_transfer_count</span> <span class="o">=</span> <span class="p">(</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">csr</span> <span class="o">|=</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">req_transfer_count</span> <span class="o">&lt;&lt;</span> <span class="n">CSR_WCOUNT_SHIFT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">to_memory</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">apb_ptr</span> <span class="o">=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">source_addr</span><span class="p">;</span>
		<span class="n">ahb_ptr</span> <span class="o">=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">dest_addr</span><span class="p">;</span>

		<span class="n">apb_addr_wrap</span> <span class="o">=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">source_wrap</span><span class="p">;</span>
		<span class="n">ahb_addr_wrap</span> <span class="o">=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">dest_wrap</span><span class="p">;</span>
		<span class="n">apb_bus_width</span> <span class="o">=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">source_bus_width</span><span class="p">;</span>
		<span class="n">ahb_bus_width</span> <span class="o">=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">dest_bus_width</span><span class="p">;</span>

	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">csr</span> <span class="o">|=</span> <span class="n">CSR_DIR</span><span class="p">;</span>
		<span class="n">apb_ptr</span> <span class="o">=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">dest_addr</span><span class="p">;</span>
		<span class="n">ahb_ptr</span> <span class="o">=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">source_addr</span><span class="p">;</span>

		<span class="n">apb_addr_wrap</span> <span class="o">=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">dest_wrap</span><span class="p">;</span>
		<span class="n">ahb_addr_wrap</span> <span class="o">=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">source_wrap</span><span class="p">;</span>
		<span class="n">apb_bus_width</span> <span class="o">=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">dest_bus_width</span><span class="p">;</span>
		<span class="n">ahb_bus_width</span> <span class="o">=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">source_bus_width</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">apb_addr_wrap</span> <span class="o">&gt;&gt;=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">ahb_addr_wrap</span> <span class="o">&gt;&gt;=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="cm">/* set address wrap for APB size */</span>
	<span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">do</span>  <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">apb_addr_wrap_table</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">==</span> <span class="n">apb_addr_wrap</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">index</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">index</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">apb_addr_wrap_table</span><span class="p">));</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">index</span> <span class="o">==</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">apb_addr_wrap_table</span><span class="p">));</span>
	<span class="n">apb_seq</span> <span class="o">|=</span> <span class="n">index</span> <span class="o">&lt;&lt;</span> <span class="n">APB_SEQ_WRAP_SHIFT</span><span class="p">;</span>

	<span class="cm">/* set address wrap for AHB size */</span>
	<span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">do</span>  <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ahb_addr_wrap_table</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">==</span> <span class="n">ahb_addr_wrap</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">index</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">index</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ahb_addr_wrap_table</span><span class="p">));</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">index</span> <span class="o">==</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ahb_addr_wrap_table</span><span class="p">));</span>
	<span class="n">ahb_seq</span> <span class="o">|=</span> <span class="n">index</span> <span class="o">&lt;&lt;</span> <span class="n">AHB_SEQ_WRAP_SHIFT</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">index</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bus_width_table</span><span class="p">);</span> <span class="n">index</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bus_width_table</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">==</span> <span class="n">ahb_bus_width</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">index</span> <span class="o">==</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bus_width_table</span><span class="p">));</span>
	<span class="n">ahb_seq</span> <span class="o">|=</span> <span class="n">index</span> <span class="o">&lt;&lt;</span> <span class="n">AHB_SEQ_BUS_WIDTH_SHIFT</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">index</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bus_width_table</span><span class="p">);</span> <span class="n">index</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bus_width_table</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">==</span> <span class="n">apb_bus_width</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">index</span> <span class="o">==</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bus_width_table</span><span class="p">));</span>
	<span class="n">apb_seq</span> <span class="o">|=</span> <span class="n">index</span> <span class="o">&lt;&lt;</span> <span class="n">APB_SEQ_BUS_WIDTH_SHIFT</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">csr</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_CSR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">apb_seq</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_APB_SEQ</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">apb_ptr</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_APB_PTR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">ahb_seq</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_AHB_SEQ</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">ahb_ptr</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_AHB_PTR</span><span class="p">);</span>

	<span class="n">csr</span> <span class="o">|=</span> <span class="n">CSR_ENB</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">csr</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_CSR</span><span class="p">);</span>

	<span class="n">req</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">TEGRA_DMA_REQ_INFLIGHT</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">handle_oneshot_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irq_flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">req</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">.</span><span class="n">next</span><span class="p">,</span> <span class="n">typeof</span><span class="p">(</span><span class="o">*</span><span class="n">req</span><span class="p">),</span> <span class="n">node</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">req</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">bytes_transferred</span><span class="p">;</span>

		<span class="n">bytes_transferred</span> <span class="o">=</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">req_transfer_count</span><span class="p">;</span>
		<span class="n">bytes_transferred</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">bytes_transferred</span> <span class="o">&lt;&lt;=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">);</span>
		<span class="n">req</span><span class="o">-&gt;</span><span class="n">bytes_transferred</span> <span class="o">=</span> <span class="n">bytes_transferred</span><span class="p">;</span>
		<span class="n">req</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">TEGRA_DMA_REQ_SUCCESS</span><span class="p">;</span>

		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
		<span class="cm">/* Callback should be called without any lock */</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: transferred %d bytes</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
			<span class="n">req</span><span class="o">-&gt;</span><span class="n">bytes_transferred</span><span class="p">);</span>
		<span class="n">req</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">(</span><span class="n">req</span><span class="p">);</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">req</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">.</span><span class="n">next</span><span class="p">,</span> <span class="n">typeof</span><span class="p">(</span><span class="o">*</span><span class="n">req</span><span class="p">),</span> <span class="n">node</span><span class="p">);</span>
		<span class="cm">/* the complete function we just called may have enqueued</span>
<span class="cm">		   another req, in which case dma has already started */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">!=</span> <span class="n">TEGRA_DMA_REQ_INFLIGHT</span><span class="p">)</span>
			<span class="n">tegra_dma_update_hw</span><span class="p">(</span><span class="n">ch</span><span class="p">,</span> <span class="n">req</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">handle_continuous_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irq_flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">req</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">.</span><span class="n">next</span><span class="p">,</span> <span class="n">typeof</span><span class="p">(</span><span class="o">*</span><span class="n">req</span><span class="p">),</span> <span class="n">node</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">req</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">buffer_status</span> <span class="o">==</span> <span class="n">TEGRA_DMA_REQ_BUF_STATUS_EMPTY</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">bool</span> <span class="n">is_dma_ping_complete</span><span class="p">;</span>
			<span class="n">is_dma_ping_complete</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_STA</span><span class="p">)</span>
						<span class="o">&amp;</span> <span class="n">STA_PING_PONG</span><span class="p">)</span> <span class="o">?</span> <span class="nb">true</span> <span class="o">:</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">to_memory</span><span class="p">)</span>
				<span class="n">is_dma_ping_complete</span> <span class="o">=</span> <span class="o">!</span><span class="n">is_dma_ping_complete</span><span class="p">;</span>
			<span class="cm">/* Out of sync - Release current buffer */</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_dma_ping_complete</span><span class="p">)</span> <span class="p">{</span>
				<span class="kt">int</span> <span class="n">bytes_transferred</span><span class="p">;</span>

				<span class="n">bytes_transferred</span> <span class="o">=</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">req_transfer_count</span><span class="p">;</span>
				<span class="n">bytes_transferred</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">bytes_transferred</span> <span class="o">&lt;&lt;=</span> <span class="mi">3</span><span class="p">;</span>
				<span class="n">req</span><span class="o">-&gt;</span><span class="n">buffer_status</span> <span class="o">=</span> <span class="n">TEGRA_DMA_REQ_BUF_STATUS_FULL</span><span class="p">;</span>
				<span class="n">req</span><span class="o">-&gt;</span><span class="n">bytes_transferred</span> <span class="o">=</span> <span class="n">bytes_transferred</span><span class="p">;</span>
				<span class="n">req</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">TEGRA_DMA_REQ_SUCCESS</span><span class="p">;</span>
				<span class="n">tegra_dma_stop</span><span class="p">(</span><span class="n">ch</span><span class="p">);</span>

				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_is_last</span><span class="p">(</span><span class="o">&amp;</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">))</span> <span class="p">{</span>
					<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">next_req</span><span class="p">;</span>

					<span class="n">next_req</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">.</span><span class="n">next</span><span class="p">,</span>
						<span class="n">typeof</span><span class="p">(</span><span class="o">*</span><span class="n">next_req</span><span class="p">),</span> <span class="n">node</span><span class="p">);</span>
					<span class="n">tegra_dma_update_hw</span><span class="p">(</span><span class="n">ch</span><span class="p">,</span> <span class="n">next_req</span><span class="p">);</span>
				<span class="p">}</span>

				<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">);</span>

				<span class="cm">/* DMA lock is NOT held when callbak is called */</span>
				<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
				<span class="n">req</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">(</span><span class="n">req</span><span class="p">);</span>
				<span class="k">return</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="cm">/* Load the next request into the hardware, if available</span>
<span class="cm">			 * */</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_is_last</span><span class="p">(</span><span class="o">&amp;</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">))</span> <span class="p">{</span>
				<span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">next_req</span><span class="p">;</span>

				<span class="n">next_req</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">.</span><span class="n">next</span><span class="p">,</span>
					<span class="n">typeof</span><span class="p">(</span><span class="o">*</span><span class="n">next_req</span><span class="p">),</span> <span class="n">node</span><span class="p">);</span>
				<span class="n">tegra_dma_update_hw_partial</span><span class="p">(</span><span class="n">ch</span><span class="p">,</span> <span class="n">next_req</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">req</span><span class="o">-&gt;</span><span class="n">buffer_status</span> <span class="o">=</span> <span class="n">TEGRA_DMA_REQ_BUF_STATUS_HALF_FULL</span><span class="p">;</span>
			<span class="n">req</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">TEGRA_DMA_REQ_SUCCESS</span><span class="p">;</span>
			<span class="cm">/* DMA lock is NOT held when callback is called */</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">threshold</span><span class="p">))</span>
				<span class="n">req</span><span class="o">-&gt;</span><span class="n">threshold</span><span class="p">(</span><span class="n">req</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>

		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">buffer_status</span> <span class="o">==</span>
			<span class="n">TEGRA_DMA_REQ_BUF_STATUS_HALF_FULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Callback when the buffer is completely full (i.e on</span>
<span class="cm">			 * the second  interrupt */</span>
			<span class="kt">int</span> <span class="n">bytes_transferred</span><span class="p">;</span>

			<span class="n">bytes_transferred</span> <span class="o">=</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">req_transfer_count</span><span class="p">;</span>
			<span class="n">bytes_transferred</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">bytes_transferred</span> <span class="o">&lt;&lt;=</span> <span class="mi">3</span><span class="p">;</span>

			<span class="n">req</span><span class="o">-&gt;</span><span class="n">buffer_status</span> <span class="o">=</span> <span class="n">TEGRA_DMA_REQ_BUF_STATUS_FULL</span><span class="p">;</span>
			<span class="n">req</span><span class="o">-&gt;</span><span class="n">bytes_transferred</span> <span class="o">=</span> <span class="n">bytes_transferred</span><span class="p">;</span>
			<span class="n">req</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">TEGRA_DMA_REQ_SUCCESS</span><span class="p">;</span>
			<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">req</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">);</span>

			<span class="cm">/* DMA lock is NOT held when callbak is called */</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
			<span class="n">req</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">(</span><span class="n">req</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>

		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">BUG</span><span class="p">();</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">dma_isr</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_STA</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">STA_ISE_EOC</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_STA</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;Got a spurious ISR for DMA channel %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">IRQ_WAKE_THREAD</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">dma_thread_fn</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">TEGRA_DMA_MODE_ONESHOT</span><span class="p">)</span>
		<span class="n">handle_oneshot_dma</span><span class="p">(</span><span class="n">ch</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">handle_continuous_dma</span><span class="p">(</span><span class="n">ch</span><span class="p">);</span>


	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">tegra_dma_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>

	<span class="n">bitmap_fill</span><span class="p">(</span><span class="n">channel_usage</span><span class="p">,</span> <span class="n">NV_DMA_MAX_CHANNELS</span><span class="p">);</span>

	<span class="n">c</span> <span class="o">=</span> <span class="n">clk_get_sys</span><span class="p">(</span><span class="s">&quot;tegra-dma&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">c</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Unable to get clock for APB DMA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_enable</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Unable to enable clock for APB DMA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">addr</span> <span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_APB_DMA_BASE</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">GEN_ENABLE</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_GEN</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CNTRL</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0xFFFFFFFFul</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">31</span> <span class="o">-</span> <span class="n">TEGRA_SYSTEM_DMA_CH_MAX</span><span class="p">),</span>
	       <span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_IRQ_MASK_SET</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">TEGRA_SYSTEM_DMA_CH_MIN</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">TEGRA_SYSTEM_DMA_CH_MAX</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dma_channels</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="n">ch</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">snprintf</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">TEGRA_DMA_NAME_SIZE</span><span class="p">,</span> <span class="s">&quot;dma_channel_%d&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

		<span class="n">ch</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_APB_DMA_CH0_BASE</span> <span class="o">+</span>
			<span class="n">TEGRA_APB_DMA_CH0_SIZE</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>

		<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">);</span>

		<span class="n">irq</span> <span class="o">=</span> <span class="n">INT_APB_DMA_CH0</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">request_threaded_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">dma_isr</span><span class="p">,</span> <span class="n">dma_thread_fn</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">dma_channels</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">name</span><span class="p">,</span> <span class="n">ch</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Failed to register IRQ %d for DMA %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">irq</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">ch</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>

		<span class="n">__clear_bit</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">channel_usage</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* mark the shared channel allocated */</span>
	<span class="n">__set_bit</span><span class="p">(</span><span class="n">TEGRA_SYSTEM_DMA_CH_MIN</span><span class="p">,</span> <span class="n">channel_usage</span><span class="p">);</span>

	<span class="n">tegra_dma_initialized</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">fail:</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_GEN</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">TEGRA_SYSTEM_DMA_CH_MIN</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">TEGRA_SYSTEM_DMA_CH_MAX</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">ch</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dma_channels</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span>
			<span class="n">free_irq</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ch</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">postcore_initcall</span><span class="p">(</span><span class="n">tegra_dma_init</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">apb_dma</span><span class="p">[</span><span class="mi">5</span><span class="o">*</span><span class="n">TEGRA_SYSTEM_DMA_CH_NR</span> <span class="o">+</span> <span class="mi">3</span><span class="p">];</span>

<span class="kt">void</span> <span class="nf">tegra_dma_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span> <span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_APB_DMA_BASE</span><span class="p">);</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">ctx</span> <span class="o">=</span> <span class="n">apb_dma</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="o">*</span><span class="n">ctx</span><span class="o">++</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_GEN</span><span class="p">);</span>
	<span class="o">*</span><span class="n">ctx</span><span class="o">++</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CNTRL</span><span class="p">);</span>
	<span class="o">*</span><span class="n">ctx</span><span class="o">++</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_IRQ_MASK</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">TEGRA_SYSTEM_DMA_CH_NR</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_APB_DMA_CH0_BASE</span> <span class="o">+</span>
				  <span class="n">TEGRA_APB_DMA_CH0_SIZE</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>

		<span class="o">*</span><span class="n">ctx</span><span class="o">++</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_CSR</span><span class="p">);</span>
		<span class="o">*</span><span class="n">ctx</span><span class="o">++</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_AHB_PTR</span><span class="p">);</span>
		<span class="o">*</span><span class="n">ctx</span><span class="o">++</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_AHB_SEQ</span><span class="p">);</span>
		<span class="o">*</span><span class="n">ctx</span><span class="o">++</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_APB_PTR</span><span class="p">);</span>
		<span class="o">*</span><span class="n">ctx</span><span class="o">++</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_APB_SEQ</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">tegra_dma_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span> <span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_APB_DMA_BASE</span><span class="p">);</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">ctx</span> <span class="o">=</span> <span class="n">apb_dma</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="o">*</span><span class="n">ctx</span><span class="o">++</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_GEN</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="o">*</span><span class="n">ctx</span><span class="o">++</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CNTRL</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="o">*</span><span class="n">ctx</span><span class="o">++</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_IRQ_MASK</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">TEGRA_SYSTEM_DMA_CH_NR</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">IO_ADDRESS</span><span class="p">(</span><span class="n">TEGRA_APB_DMA_CH0_BASE</span> <span class="o">+</span>
				  <span class="n">TEGRA_APB_DMA_CH0_SIZE</span> <span class="o">*</span> <span class="n">i</span><span class="p">);</span>

		<span class="n">writel</span><span class="p">(</span><span class="o">*</span><span class="n">ctx</span><span class="o">++</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_CSR</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="o">*</span><span class="n">ctx</span><span class="o">++</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_AHB_PTR</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="o">*</span><span class="n">ctx</span><span class="o">++</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_AHB_SEQ</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="o">*</span><span class="n">ctx</span><span class="o">++</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_APB_PTR</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="o">*</span><span class="n">ctx</span><span class="o">++</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+</span> <span class="n">APB_DMA_CHAN_APB_SEQ</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
