# **Digital-electronics-1**
## **Labs**

*List:*
1. nieco
2. nieco dalsie
⋅⋅1. podobne, ale ine nieco dalsie
⋅⋅2. stale podobne, ale este inaksie nieco dalsie
3. posledne nieco

[Useless link](https://github.com/SamuelBlecha/Digital-electronics-1/blob/main/README.md)



```vhdl
begin
        uut_gates : entity work.gates
        port map(
            a_i    => s_a,
            b_i    => s_b,
            c_i    => s_c,
            f_o  => s_f,
            fnand_o => s_fnand,
            fnor_o => s_fnor
        );
```
