NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v5.sv","mvau_tb_v5.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v5.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[260,0,3,"Module","Module"],[261,0,5,"<span class=\"Qualifier\">mvau_tb_v5.</span>&#8203;sv (testbench)","mvau_tb_v5.sv"],[262,0,3,"Signals","Signals"],[263,0,6,"aresetn","aresetn"],[264,0,6,"rready","rready"],[265,0,6,"wready","wready"],[266,0,6,"out_v","out_v"],[267,0,6,"out","out"],[268,0,6,"out_packed","out_packed"],[269,0,6,"in_v","in_v"],[270,0,6,"in_mat","in_mat"],[271,0,6,"in","in"],[272,0,6,"mvau_beh","mvau_beh"],[273,0,6,"test_count","test_count"],[274,0,6,"latency","latency"],[275,0,6,"sim_start","sim_start"],[276,0,6,"do_comp","do_comp"],[277,0,3,"Initial blocks","Initial_blocks"],[278,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[279,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[280,0,0,"CLK_GEN","CLK_GEN"],[281,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[282,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[283,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[284,0,2,"CALC_LATENCY","CALC_LATENCY"],[285,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[286,0,1,"Input Ready","Input_Ready"],[287,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[288,0,0,"Counters","Counters"],[289,0,0,"INP_GEN","INP_GEN"],[290,0,3,"Sequential Always Blocks","Sequential_Always_Blocks(2)"],[291,0,2,"INP_V_GEN","INP_V_GEN"]]);