$date
	Mon Jan 29 15:43:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module q2_tb $end
$var wire 1 ! result $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! result $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
1!
$end
#10
1!
1$
1"
#20
1#
0"
#30
0!
0$
1"
#40
