// Seed: 2871663389
module module_0 (
    input  wor id_0,
    output tri id_1
);
  assign id_1 = $display(id_0);
  logic [7:0][1 'b0 : 1] id_3 (.id_0(1));
  generate
    begin : LABEL_0
    end
    tri id_4, id_5, id_6;
  endgenerate
  assign id_4 = 1;
  uwire id_7 = -1, id_8;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output supply1 id_2,
    output uwire id_3,
    output uwire id_4,
    inout tri id_5
);
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_5
  );
  assign modCall_1.type_9 = 0;
endmodule
