

================================================================
== Vitis HLS Report for 'sha512Top_512u_512u_s'
================================================================
* Date:           Thu Aug  3 15:02:57 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        SHA512_01
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.898 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                          |                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance         |          Module         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |preProcessing_U0          |preProcessing            |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |dup_strm_128u_U0          |dup_strm_128u_s          |        6|        6|  24.000 ns|  24.000 ns|    6|    6|       no|
        |generateMsgSchedule_U0    |generateMsgSchedule      |       91|       91|   0.364 us|   0.364 us|   91|   91|       no|
        |SHA512Digest_64u_512u_U0  |SHA512Digest_64u_512u_s  |      168|      168|   0.672 us|   0.672 us|  168|  168|       no|
        +--------------------------+-------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|     3637|     2052|    -|
|Instance             |        0|     -|     7192|     9726|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    10829|    11782|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-------------------------+---------+----+------+------+-----+
    |         Instance         |          Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+-------------------------+---------+----+------+------+-----+
    |SHA512Digest_64u_512u_U0  |SHA512Digest_64u_512u_s  |        0|   0|  1755|  2501|    0|
    |dup_strm_128u_U0          |dup_strm_128u_s          |        0|   0|    12|   201|    0|
    |generateMsgSchedule_U0    |generateMsgSchedule      |        0|   0|  3229|   905|    0|
    |preProcessing_U0          |preProcessing            |        0|   0|  2196|  6119|    0|
    +--------------------------+-------------------------+---------+----+------+------+-----+
    |Total                     |                         |        0|   0|  7192|  9726|    0|
    +--------------------------+-------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+------+----+-----+------+------+---------+
    |       Name       | BRAM_18K|  FF  | LUT| URAM| Depth| Bits | Size:D*B|
    +------------------+---------+------+----+-----+------+------+---------+
    |blk_strm_U        |        0|  3097|   0|    -|    32|  1024|    32768|
    |end_nblk_strm1_U  |        0|    25|   0|    -|    32|     1|       32|
    |end_nblk_strm2_U  |        0|    25|   0|    -|    32|     1|       32|
    |end_nblk_strm_U   |        0|    25|   0|    -|    32|     1|       32|
    |tid_strm_U        |        0|    43|   0|    -|    32|     6|      192|
    |tkeep_strm_U      |        0|   211|   0|    -|    32|    64|     2048|
    |w_strm_U          |        0|   211|   0|    -|    32|    64|     2048|
    +------------------+---------+------+----+-----+------+------+---------+
    |Total             |        0|  3637|   0|    0|   224|  1161|    37152|
    +------------------+---------+------+----+-----+------+------+---------+

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                        |       and|   0|  0|   2|           1|           1|
    |preProcessing_U0_start_full_n  |       and|   0|  0|   2|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0|   4|           2|           2|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------+-----+-----+------------+-----------------------+--------------+
|input_r_TDATA    |   in|  584|        axis|                input_r|       pointer|
|input_r_TVALID   |   in|    1|        axis|                input_r|       pointer|
|input_r_TREADY   |  out|    1|        axis|                input_r|       pointer|
|output_r_TDATA   |  out|  584|        axis|               output_r|       pointer|
|output_r_TVALID  |  out|    1|        axis|               output_r|       pointer|
|output_r_TREADY  |   in|    1|        axis|               output_r|       pointer|
|ap_clk           |   in|    1|  ap_ctrl_hs|  sha512Top<512u, 512u>|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  sha512Top<512u, 512u>|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  sha512Top<512u, 512u>|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  sha512Top<512u, 512u>|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  sha512Top<512u, 512u>|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  sha512Top<512u, 512u>|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|  sha512Top<512u, 512u>|  return value|
+-----------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%blk_strm = alloca i64 1"   --->   Operation 9 'alloca' 'blk_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 32> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%end_nblk_strm = alloca i64 1" [SHA512CODE/sha512.cpp:772]   --->   Operation 10 'alloca' 'end_nblk_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%end_nblk_strm1 = alloca i64 1" [SHA512CODE/sha512.cpp:775]   --->   Operation 11 'alloca' 'end_nblk_strm1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%end_nblk_strm2 = alloca i64 1" [SHA512CODE/sha512.cpp:778]   --->   Operation 12 'alloca' 'end_nblk_strm2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%w_strm = alloca i64 1" [SHA512CODE/sha512.cpp:783]   --->   Operation 13 'alloca' 'w_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tkeep_strm = alloca i64 1" [SHA512CODE/sha512.cpp:788]   --->   Operation 14 'alloca' 'tkeep_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tid_strm = alloca i64 1" [SHA512CODE/sha512.cpp:791]   --->   Operation 15 'alloca' 'tid_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 32> <FIFO>
ST_1 : Operation 16 [2/2] (1.46ns)   --->   "%call_ln796 = call void @preProcessing, i584 %input_r, i1024 %blk_strm, i1 %end_nblk_strm, i64 %tkeep_strm, i6 %tid_strm" [SHA512CODE/sha512.cpp:796]   --->   Operation 16 'call' 'call_ln796' <Predicate = true> <Delay = 1.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln796 = call void @preProcessing, i584 %input_r, i1024 %blk_strm, i1 %end_nblk_strm, i64 %tkeep_strm, i6 %tid_strm" [SHA512CODE/sha512.cpp:796]   --->   Operation 17 'call' 'call_ln796' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln799 = call void @dup_strm<128u>, i1 %end_nblk_strm, i1 %end_nblk_strm1, i1 %end_nblk_strm2" [SHA512CODE/sha512.cpp:799]   --->   Operation 18 'call' 'call_ln799' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln799 = call void @dup_strm<128u>, i1 %end_nblk_strm, i1 %end_nblk_strm1, i1 %end_nblk_strm2" [SHA512CODE/sha512.cpp:799]   --->   Operation 19 'call' 'call_ln799' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln802 = call void @generateMsgSchedule, i1024 %blk_strm, i1 %end_nblk_strm1, i64 %w_strm" [SHA512CODE/sha512.cpp:802]   --->   Operation 20 'call' 'call_ln802' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln802 = call void @generateMsgSchedule, i1024 %blk_strm, i1 %end_nblk_strm1, i64 %w_strm" [SHA512CODE/sha512.cpp:802]   --->   Operation 21 'call' 'call_ln802' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln805 = call void @SHA512Digest<64u, 512u>, i64 %w_strm, i1 %end_nblk_strm2, i64 %tkeep_strm, i6 %tid_strm, i584 %output_r" [SHA512CODE/sha512.cpp:805]   --->   Operation 22 'call' 'call_ln805' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.76>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln753 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_6" [SHA512CODE/sha512.cpp:753]   --->   Operation 23 'specdataflowpipeline' 'specdataflowpipeline_ln753' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i584 %output_r, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i584 %input_r, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @blk_strm_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i1024 %blk_strm, i1024 %blk_strm"   --->   Operation 26 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln758 = specmemcore void @_ssdm_op_SpecMemCore, i1024 %blk_strm, i64 666, i64 9, i64 18446744073709551615" [SHA512CODE/sha512.cpp:758]   --->   Operation 27 'specmemcore' 'specmemcore_ln758' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %blk_strm, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @end_nblk_strm_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i1 %end_nblk_strm, i1 %end_nblk_strm"   --->   Operation 29 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln774 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm, i64 666, i64 9, i64 18446744073709551615" [SHA512CODE/sha512.cpp:774]   --->   Operation 30 'specmemcore' 'specmemcore_ln774' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @end_nblk_strm1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i1 %end_nblk_strm1, i1 %end_nblk_strm1"   --->   Operation 32 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln777 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm1, i64 666, i64 9, i64 18446744073709551615" [SHA512CODE/sha512.cpp:777]   --->   Operation 33 'specmemcore' 'specmemcore_ln777' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm1, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @end_nblk_strm2_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i1 %end_nblk_strm2, i1 %end_nblk_strm2"   --->   Operation 35 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln780 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm2, i64 666, i64 9, i64 18446744073709551615" [SHA512CODE/sha512.cpp:780]   --->   Operation 36 'specmemcore' 'specmemcore_ln780' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm2, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @w_strm_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i64 %w_strm, i64 %w_strm"   --->   Operation 38 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln785 = specmemcore void @_ssdm_op_SpecMemCore, i64 %w_strm, i64 666, i64 9, i64 18446744073709551615" [SHA512CODE/sha512.cpp:785]   --->   Operation 39 'specmemcore' 'specmemcore_ln785' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w_strm, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @tkeep_strm_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i64 %tkeep_strm, i64 %tkeep_strm"   --->   Operation 41 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln790 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tkeep_strm, i64 666, i64 9, i64 18446744073709551615" [SHA512CODE/sha512.cpp:790]   --->   Operation 42 'specmemcore' 'specmemcore_ln790' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tkeep_strm, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @tid_strm_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i6 %tid_strm, i6 %tid_strm"   --->   Operation 44 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln793 = specmemcore void @_ssdm_op_SpecMemCore, i6 %tid_strm, i64 666, i64 9, i64 18446744073709551615" [SHA512CODE/sha512.cpp:793]   --->   Operation 45 'specmemcore' 'specmemcore_ln793' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %tid_strm, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/2] (2.76ns)   --->   "%call_ln805 = call void @SHA512Digest<64u, 512u>, i64 %w_strm, i1 %end_nblk_strm2, i64 %tkeep_strm, i6 %tid_strm, i584 %output_r" [SHA512CODE/sha512.cpp:805]   --->   Operation 47 'call' 'call_ln805' <Predicate = true> <Delay = 2.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln807 = ret" [SHA512CODE/sha512.cpp:807]   --->   Operation 48 'ret' 'ret_ln807' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
blk_strm                   (alloca              ) [ 011111111]
end_nblk_strm              (alloca              ) [ 011111111]
end_nblk_strm1             (alloca              ) [ 001111111]
end_nblk_strm2             (alloca              ) [ 001111111]
w_strm                     (alloca              ) [ 001111111]
tkeep_strm                 (alloca              ) [ 011111111]
tid_strm                   (alloca              ) [ 011111111]
call_ln796                 (call                ) [ 000000000]
call_ln799                 (call                ) [ 000000000]
call_ln802                 (call                ) [ 000000000]
specdataflowpipeline_ln753 (specdataflowpipeline) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty                      (specchannel         ) [ 000000000]
specmemcore_ln758          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_30                   (specchannel         ) [ 000000000]
specmemcore_ln774          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_31                   (specchannel         ) [ 000000000]
specmemcore_ln777          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_32                   (specchannel         ) [ 000000000]
specmemcore_ln780          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_33                   (specchannel         ) [ 000000000]
specmemcore_ln785          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_34                   (specchannel         ) [ 000000000]
specmemcore_ln790          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
empty_35                   (specchannel         ) [ 000000000]
specmemcore_ln793          (specmemcore         ) [ 000000000]
specinterface_ln0          (specinterface       ) [ 000000000]
call_ln805                 (call                ) [ 000000000]
ret_ln807                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="preProcessing"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup_strm<128u>"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generateMsgSchedule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SHA512Digest<64u, 512u>"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="blk_strm_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_nblk_strm_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_nblk_strm1_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_nblk_strm2_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_strm_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tkeep_strm_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tid_strm_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="blk_strm_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="blk_strm/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="end_nblk_strm_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_nblk_strm/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="end_nblk_strm1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_nblk_strm1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="end_nblk_strm2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_nblk_strm2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="w_strm_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_strm/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tkeep_strm_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tkeep_strm/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tid_strm_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tid_strm/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_preProcessing_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="584" slack="0"/>
<pin id="91" dir="0" index="2" bw="1024" slack="0"/>
<pin id="92" dir="0" index="3" bw="1" slack="0"/>
<pin id="93" dir="0" index="4" bw="64" slack="0"/>
<pin id="94" dir="0" index="5" bw="6" slack="0"/>
<pin id="95" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln796/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_dup_strm_128u_s_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="2"/>
<pin id="101" dir="0" index="2" bw="1" slack="2"/>
<pin id="102" dir="0" index="3" bw="1" slack="2"/>
<pin id="103" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln799/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_generateMsgSchedule_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="1024" slack="4"/>
<pin id="108" dir="0" index="2" bw="1" slack="4"/>
<pin id="109" dir="0" index="3" bw="64" slack="4"/>
<pin id="110" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln802/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_SHA512Digest_64u_512u_s_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="6"/>
<pin id="115" dir="0" index="2" bw="1" slack="6"/>
<pin id="116" dir="0" index="3" bw="64" slack="6"/>
<pin id="117" dir="0" index="4" bw="6" slack="6"/>
<pin id="118" dir="0" index="5" bw="584" slack="0"/>
<pin id="119" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln805/7 "/>
</bind>
</comp>

<comp id="122" class="1005" name="blk_strm_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1024" slack="0"/>
<pin id="124" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="blk_strm "/>
</bind>
</comp>

<comp id="128" class="1005" name="end_nblk_strm_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="end_nblk_strm "/>
</bind>
</comp>

<comp id="134" class="1005" name="end_nblk_strm1_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="2"/>
<pin id="136" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="end_nblk_strm1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="end_nblk_strm2_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="2"/>
<pin id="142" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="end_nblk_strm2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="w_strm_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="4"/>
<pin id="148" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="w_strm "/>
</bind>
</comp>

<comp id="152" class="1005" name="tkeep_strm_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="tkeep_strm "/>
</bind>
</comp>

<comp id="158" class="1005" name="tid_strm_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="tid_strm "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="125"><net_src comp="60" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="131"><net_src comp="64" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="88" pin=3"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="137"><net_src comp="68" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="143"><net_src comp="72" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="98" pin=3"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="149"><net_src comp="76" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="105" pin=3"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="155"><net_src comp="80" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="112" pin=3"/></net>

<net id="161"><net_src comp="84" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="88" pin=5"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="112" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: output_r | {7 8 }
 - Input state : 
	Port: sha512Top<512u, 512u> : input_r | {1 2 }
	Port: sha512Top<512u, 512u> : output_r | {}
  - Chain level:
	State 1
		call_ln796 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|          |       grp_preProcessing_fu_88      |    0    | 1.61371 |   3464  |   3760  |    0    |
|   call   |      grp_dup_strm_128u_s_fu_98     |    0    |    0    |    3    |    0    |    0    |
|          |   grp_generateMsgSchedule_fu_105   |    0    |    0    |   4236  |   565   |    0    |
|          | grp_SHA512Digest_64u_512u_s_fu_112 |    0    |  3.096  |   2255  |   2264  |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                    |    0    | 4.70971 |   9958  |   6589  |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   blk_strm_reg_122   |  1024  |
|end_nblk_strm1_reg_134|    1   |
|end_nblk_strm2_reg_140|    1   |
| end_nblk_strm_reg_128|    1   |
|   tid_strm_reg_158   |    6   |
|  tkeep_strm_reg_152  |   64   |
|    w_strm_reg_146    |   64   |
+----------------------+--------+
|         Total        |  1161  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |    4   |  9958  |  6589  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |  1161  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |  11119 |  6589  |    0   |
+-----------+--------+--------+--------+--------+--------+
