Information: Updating design information... (UID-85)
Warning: Design 'TOPpipelined' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : TOPpipelined
Version: Q-2019.12-SP5-5
Date   : Fri Dec 19 20:04:49 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: round1_reg_reg[103]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: r1_1/term_3_reg[100]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOPpipelined       540000                saed32rvt_ff1p16v125c
  InvMixColumns_0    16000                 saed32rvt_ff1p16v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  round1_reg_reg[103]/CLK (DFFARX1_RVT)                   0.00 #     0.00 r
  round1_reg_reg[103]/Q (DFFARX1_RVT)                     0.06       0.06 f
  r1_1/data_in[103] (InvMixColumns_0)                     0.00       0.06 f
  r1_1/U154/Y (NBUFFX2_RVT)                               0.05       0.10 f
  r1_1/U83/Y (XOR2X1_RVT)                                 0.06       0.17 r
  r1_1/U50/Y (INVX1_RVT)                                  0.03       0.20 f
  r1_1/U155/Y (XOR2X1_RVT)                                0.05       0.25 r
  r1_1/U1145/Y (XNOR3X1_RVT)                              0.07       0.32 r
  r1_1/term_3_reg[100]/D (DFFARX1_RVT)                    0.00       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  r1_1/term_3_reg[100]/CLK (DFFARX1_RVT)                  0.00      10.00 r
  library setup time                                     -0.02       9.98
  data required time                                                 9.98
  --------------------------------------------------------------------------
  data required time                                                 9.98
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        9.66


1
