# vsim -lib ./../Topmodule/QuestaSim/work -debugDB -l ./../Topmodule/QuestaSim/tb_Selection_Sort.log -voptargs="+acc" -assertdebug -c tb_Selection_Sort -wlf ./../Topmodule/QuestaSim/tb_Selection_Sort.wlf -do "cd ./../Topmodule/QuestaSim; log -r /*; run -all;" 
# Start time: 00:51:57 on Dec 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.tb_Selection_Sort(fast)
# Loading work.Selection_Sort(fast)
# Loading work.ControlUnit(fast)
# Loading work.DataPath(fast)
# Loading work.update_value_j(fast)
# Loading work.update_value_i(fast)
# Loading work.update_value_smmallest(fast)
# Loading work.Swap_unit(fast)
# Loading work.TFF(fast)
# Loading work.demux1to2(fast)
# Loading work.Swap_data(fast)
# Loading work.Swap_addr(fast)
# Loading work.SinglePort_RAM(fast)
# ** Note: (vsim-8900) Creating design debug database ./../Topmodule/QuestaSim/tb_Selection_Sort.dbg.
# cd ./../Topmodule/QuestaSim
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
#  log -r /*
#  run -all
# >>> Sending START...
# >>> DONE received at time 10050000
# 
# ===== RAM AFTER SORT =====
# RAM[0] = 00
# RAM[1] = 79
# RAM[2] = 88
# RAM[3] = 32
# RAM[4] = a6
# RAM[5] = 48
# RAM[6] = d5
# RAM[7] = 36
# RAM[8] = 62
# RAM[9] = 71
# RAM[10] = 0f
# RAM[11] = ca
# RAM[12] = 72
# RAM[13] = b3
# RAM[14] = cb
# RAM[15] = 2c
# >>> Saved sorted RAM to sorted_output.txt
# ** Note: $finish    : /home/noname/Documents/project_tiny/Chapter5/Quesion_3/03_verif/Topmodule/tb_Selection_Sort.sv(94)
#    Time: 10070 ns  Iteration: 0  Instance: /tb_Selection_Sort
# End time: 00:51:58 on Dec 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
