$date
	Mon Apr 01 11:40:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module questhree_tb $end
$var wire 8 ! Y [7:0] $end
$var reg 1 " A0 $end
$var reg 1 # A1 $end
$var reg 1 $ A2 $end
$scope module dut $end
$var wire 1 % A0 $end
$var wire 1 & A1 $end
$var wire 1 ' A2 $end
$var reg 8 ( Y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 (
0'
0&
0%
0$
0#
0"
b1 !
$end
#10
b10 (
b10 !
1"
1%
#20
b100 !
b100 (
0"
0%
1#
1&
#30
b1000 !
b1000 (
1"
1%
#40
b10000 !
b10000 (
0"
0%
0#
0&
1$
1'
#50
b100000 !
b100000 (
1"
1%
#60
b1000000 !
b1000000 (
0"
0%
1#
1&
#70
b10000000 !
b10000000 (
1"
1%
#80
