<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p276" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_276{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_276{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_276{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_276{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t5_276{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_276{left:69px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_276{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_276{left:69px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t9_276{left:69px;bottom:996px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ta_276{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_276{left:69px;bottom:962px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tc_276{left:69px;bottom:946px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#td_276{left:69px;bottom:921px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_276{left:69px;bottom:904px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_276{left:69px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#tg_276{left:69px;bottom:863px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_276{left:69px;bottom:846px;letter-spacing:-0.16px;word-spacing:-1px;}
#ti_276{left:69px;bottom:830px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tj_276{left:69px;bottom:813px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_276{left:69px;bottom:796px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_276{left:69px;bottom:779px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tm_276{left:69px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#tn_276{left:69px;bottom:738px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#to_276{left:69px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tp_276{left:69px;bottom:697px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_276{left:69px;bottom:680px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tr_276{left:69px;bottom:663px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_276{left:69px;bottom:646px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tt_276{left:69px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#tu_276{left:69px;bottom:613px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tv_276{left:69px;bottom:596px;letter-spacing:-0.13px;}
#tw_276{left:69px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_276{left:69px;bottom:554px;letter-spacing:-0.16px;word-spacing:-1.34px;}
#ty_276{left:69px;bottom:538px;letter-spacing:-0.21px;word-spacing:-0.43px;}
#tz_276{left:69px;bottom:513px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t10_276{left:735px;bottom:513px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t11_276{left:69px;bottom:496px;letter-spacing:-0.15px;word-spacing:-1.37px;}
#t12_276{left:69px;bottom:480px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t13_276{left:69px;bottom:463px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t14_276{left:69px;bottom:446px;letter-spacing:-0.17px;word-spacing:-0.65px;}
#t15_276{left:69px;bottom:429px;letter-spacing:-0.14px;}
#t16_276{left:69px;bottom:405px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_276{left:69px;bottom:388px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_276{left:69px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_276{left:69px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_276{left:69px;bottom:338px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#t1b_276{left:69px;bottom:321px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_276{left:69px;bottom:304px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1d_276{left:69px;bottom:287px;letter-spacing:-0.13px;}
#t1e_276{left:69px;bottom:263px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_276{left:69px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_276{left:69px;bottom:229px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_276{left:69px;bottom:212px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_276{left:69px;bottom:195px;letter-spacing:-0.12px;}

.s1_276{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_276{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_276{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_276{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts276" type="text/css" >

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg276Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg276" style="-webkit-user-select: none;"><object width="935" height="1210" data="276/276.svg" type="image/svg+xml" id="pdf276" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_276" class="t s1_276">11-10 </span><span id="t2_276" class="t s1_276">Vol. 1 </span>
<span id="t3_276" class="t s2_276">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t4_276" class="t s3_276">are housed in XMM registers, MMX registers, general registers or memory (at most one operand can reside in </span>
<span id="t5_276" class="t s3_276">memory; the destination is always an XMM, MMX, or general register). </span>
<span id="t6_276" class="t s3_276">The CVTPD2PI (convert packed double precision floating-point values to packed doubleword integers) instruction </span>
<span id="t7_276" class="t s3_276">converts two packed double precision floating-point numbers to two packed signed doubleword integers, with the </span>
<span id="t8_276" class="t s3_276">result stored in an MMX register. When rounding to an integer value, the source value is rounded according to the </span>
<span id="t9_276" class="t s3_276">rounding mode in the MXCSR register. The CVTTPD2PI (convert with truncation packed double precision floating- </span>
<span id="ta_276" class="t s3_276">point values to packed doubleword integers) instruction is similar to the CVTPD2PI instruction except that trunca- </span>
<span id="tb_276" class="t s3_276">tion is used to round a source value to an integer value; see Section 4.8.4.2, “Truncation with Intel® SSE, SSE2, </span>
<span id="tc_276" class="t s3_276">and AVX Conversion Instructions.” </span>
<span id="td_276" class="t s3_276">The CVTPI2PD (convert packed doubleword integers to packed double precision floating-point values) instruction </span>
<span id="te_276" class="t s3_276">converts two packed signed doubleword integers to two double precision floating-point values. </span>
<span id="tf_276" class="t s3_276">The CVTPD2DQ (convert packed double precision floating-point values to packed doubleword integers) instruction </span>
<span id="tg_276" class="t s3_276">converts two packed double precision floating-point numbers to two packed signed doubleword integers, with the </span>
<span id="th_276" class="t s3_276">result stored in the low quadword of an XMM register. When rounding an integer value, the source value is rounded </span>
<span id="ti_276" class="t s3_276">according to the rounding mode selected in the MXCSR register. The CVTTPD2DQ (convert with truncation packed </span>
<span id="tj_276" class="t s3_276">double precision floating-point values to packed doubleword integers) instruction is similar to the CVTPD2DQ </span>
<span id="tk_276" class="t s3_276">instruction except that truncation is used to round a source value to an integer value; see Section 4.8.4.2, “Trun- </span>
<span id="tl_276" class="t s3_276">cation with Intel® SSE, SSE2, and AVX Conversion Instructions.” </span>
<span id="tm_276" class="t s3_276">The CVTDQ2PD (convert packed doubleword integers to packed double precision floating-point values) instruction </span>
<span id="tn_276" class="t s3_276">converts two packed signed doubleword integers located in the low-order doublewords of an XMM register to two </span>
<span id="to_276" class="t s3_276">double precision floating-point values. </span>
<span id="tp_276" class="t s3_276">The CVTSD2SI (convert scalar double precision floating-point value to doubleword integer) instruction converts a </span>
<span id="tq_276" class="t s3_276">double precision floating-point value to a doubleword integer, and stores the result in a general-purpose register. </span>
<span id="tr_276" class="t s3_276">When rounding an integer value, the source value is rounded according to the rounding mode selected in the </span>
<span id="ts_276" class="t s3_276">MXCSR register. The CVTTSD2SI (convert with truncation scalar double precision floating-point value to double- </span>
<span id="tt_276" class="t s3_276">word integer) instruction is similar to the CVTSD2SI instruction except that truncation is used to round the source </span>
<span id="tu_276" class="t s3_276">value to an integer value; see Section 4.8.4.2, “Truncation with Intel® SSE, SSE2, and AVX Conversion Instruc- </span>
<span id="tv_276" class="t s3_276">tions.” </span>
<span id="tw_276" class="t s3_276">The CVTSI2SD (convert doubleword integer to scalar double precision floating-point value) instruction converts a </span>
<span id="tx_276" class="t s3_276">signed doubleword integer in a general-purpose register to a double precision floating-point number, and stores the </span>
<span id="ty_276" class="t s3_276">result in an XMM register. </span>
<span id="tz_276" class="t s4_276">Conversion between single precision floating-point and doubleword integer formats — </span><span id="t10_276" class="t s3_276">These instruc- </span>
<span id="t11_276" class="t s3_276">tions convert between packed single precision floating-point and packed doubleword integer formats. Operands are </span>
<span id="t12_276" class="t s3_276">housed in XMM registers, MMX registers, general registers, or memory (the latter for at most one source operand). </span>
<span id="t13_276" class="t s3_276">The destination is always an XMM, MMX, or general register. These SSE2 instructions supplement conversion </span>
<span id="t14_276" class="t s3_276">instructions (CVTPI2PS, CVTPS2PI, CVTTPS2PI, CVTSI2SS, CVTSS2SI, and CVTTSS2SI) introduced with Intel SSE </span>
<span id="t15_276" class="t s3_276">extensions. </span>
<span id="t16_276" class="t s3_276">The CVTPS2DQ (convert packed single precision floating-point values to packed doubleword integers) instruction </span>
<span id="t17_276" class="t s3_276">converts four packed single precision floating-point values to four packed signed doubleword integers, with the </span>
<span id="t18_276" class="t s3_276">source and destination operands in XMM registers or memory (the latter for at most one source operand). When </span>
<span id="t19_276" class="t s3_276">the conversion is inexact, the rounded value according to the rounding mode selected in the MXCSR register is </span>
<span id="t1a_276" class="t s3_276">returned. The CVTTPS2DQ (convert with truncation packed single precision floating-point values to packed double- </span>
<span id="t1b_276" class="t s3_276">word integers) instruction is similar to the CVTPS2DQ instruction except that truncation is used to round a source </span>
<span id="t1c_276" class="t s3_276">value to an integer value; see Section 4.8.4.2, “Truncation with Intel® SSE, SSE2, and AVX Conversion Instruc- </span>
<span id="t1d_276" class="t s3_276">tions.” </span>
<span id="t1e_276" class="t s3_276">The CVTDQ2PS (convert packed doubleword integers to packed single precision floating-point values) instruction </span>
<span id="t1f_276" class="t s3_276">converts four packed signed doubleword integers to four packed single precision floating-point numbers, with the </span>
<span id="t1g_276" class="t s3_276">source and destination operands in XMM registers or memory (the latter for at most one source operand). When </span>
<span id="t1h_276" class="t s3_276">the conversion is inexact, the rounded value according to the rounding mode selected in the MXCSR register is </span>
<span id="t1i_276" class="t s3_276">returned. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
