{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653295231980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653295231988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 11:40:31 2022 " "Processing started: Mon May 23 11:40:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653295231988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653295231988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscvmulti -c riscvmulti " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscvmulti -c riscvmulti" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653295231988 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653295232525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653295232525 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "top riscvmulti.sv(249) " "Verilog HDL error at riscvmulti.sv(249): module \"top\" cannot be declared more than once" {  } { { "riscvmulti.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_3/riscvmulti.sv" 249 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1653295241739 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "top riscvmulti.sv(1) " "HDL info at riscvmulti.sv(1): see declaration for object \"top\"" {  } { { "riscvmulti.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_3/riscvmulti.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653295241741 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dmem riscvmulti.sv(260) " "Ignored design unit \"dmem\" at riscvmulti.sv(260) due to previous errors" {  } { { "riscvmulti.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_3/riscvmulti.sv" 260 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1653295241741 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "imem riscvmulti.sv(268) " "Ignored design unit \"imem\" at riscvmulti.sv(268) due to previous errors" {  } { { "riscvmulti.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_3/riscvmulti.sv" 268 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1653295241742 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu riscvmulti.sv(277) " "Ignored design unit \"alu\" at riscvmulti.sv(277) due to previous errors" {  } { { "riscvmulti.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_3/riscvmulti.sv" 277 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1653295241742 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux5 riscvmulti.sv(297) " "Ignored design unit \"mux5\" at riscvmulti.sv(297) due to previous errors" {  } { { "riscvmulti.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_3/riscvmulti.sv" 297 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1653295241742 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "zeroext riscvmulti.sv(311) " "Ignored design unit \"zeroext\" at riscvmulti.sv(311) due to previous errors" {  } { { "riscvmulti.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_3/riscvmulti.sv" 311 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1653295241742 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "regfile riscvmulti.sv(317) " "Ignored design unit \"regfile\" at riscvmulti.sv(317) due to previous errors" {  } { { "riscvmulti.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_3/riscvmulti.sv" 317 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1653295241742 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "adder riscvmulti.sv(332) " "Ignored design unit \"adder\" at riscvmulti.sv(332) due to previous errors" {  } { { "riscvmulti.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_3/riscvmulti.sv" 332 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1653295241742 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sl2 riscvmulti.sv(336) " "Ignored design unit \"sl2\" at riscvmulti.sv(336) due to previous errors" {  } { { "riscvmulti.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_3/riscvmulti.sv" 336 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1653295241742 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "signext riscvmulti.sv(341) " "Ignored design unit \"signext\" at riscvmulti.sv(341) due to previous errors" {  } { { "riscvmulti.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_3/riscvmulti.sv" 341 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1653295241742 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "flopr riscvmulti.sv(346) " "Ignored design unit \"flopr\" at riscvmulti.sv(346) due to previous errors" {  } { { "riscvmulti.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_3/riscvmulti.sv" 346 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1653295241742 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux2 riscvmulti.sv(354) " "Ignored design unit \"mux2\" at riscvmulti.sv(354) due to previous errors" {  } { { "riscvmulti.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_3/riscvmulti.sv" 354 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1653295241742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvmulti.sv 0 0 " "Found 0 design units, including 0 entities, in source file riscvmulti.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653295241742 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653295241788 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 23 11:40:41 2022 " "Processing ended: Mon May 23 11:40:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653295241788 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653295241788 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653295241788 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653295241788 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 1  " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653295242466 ""}
