--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Data\Xilinx_ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml led_flash.twx led_flash.ncd -o led_flash.twr
led_flash.pcf -ucf led_flash.ucf

Design file:              led_flash.ncd
Physical constraint file: led_flash.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 15 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 15 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clk_divider/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_divider/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: clk_divider/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 10.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clk_divider/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_divider/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: clk_divider/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.780ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: clk_divider/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_divider/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: clk_divider/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_divider_clkout0 = PERIOD TIMEGRP 
"clk_divider_clkout0" TS_clk /         0.1015625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 110 paths analyzed, 72 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.400ns.
--------------------------------------------------------------------------------

Paths for end point div1/out1 (SLICE_X14Y31.A5), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     144.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div1/counter_5 (FF)
  Destination:          div1/out1 (FF)
  Requirement:          147.692ns
  Data Path Delay:      3.219ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_dcm rising at 0.000ns
  Destination Clock:    clk_dcm rising at 147.692ns
  Clock Uncertainty:    0.164ns

  Clock Uncertainty:          0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div1/counter_5 to div1/out1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   div1/counter<5>
                                                       div1/counter_5
    SLICE_X15Y31.A4      net (fanout=6)        1.207   div1/counter<5>
    SLICE_X15Y31.A       Tilo                  0.259   N14
                                                       div1/out1_PWR_6_o_MUX_10_o<6>_SW1
    SLICE_X14Y31.B2      net (fanout=1)        0.543   N14
    SLICE_X14Y31.B       Tilo                  0.235   div1/out1
                                                       div1/_n0056_inv1
    SLICE_X14Y31.A5      net (fanout=1)        0.196   div1/_n0056_inv
    SLICE_X14Y31.CLK     Tas                   0.349   div1/out1
                                                       div1/out1_rstpot
                                                       div1/out1
    -------------------------------------------------  ---------------------------
    Total                                      3.219ns (1.273ns logic, 1.946ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     144.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div1/clear_counter_5 (FF)
  Destination:          div1/out1 (FF)
  Requirement:          147.692ns
  Data Path Delay:      3.190ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         clk_dcm rising at 0.000ns
  Destination Clock:    clk_dcm rising at 147.692ns
  Clock Uncertainty:    0.164ns

  Clock Uncertainty:          0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div1/clear_counter_5 to div1/out1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.BQ      Tcko                  0.430   div1/clear_counter<5>
                                                       div1/clear_counter_5
    SLICE_X12Y33.B4      net (fanout=4)        0.975   div1/clear_counter<5>
    SLICE_X12Y33.B       Tilo                  0.254   div1/clear_counter<3>
                                                       div1/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X14Y31.B4      net (fanout=2)        0.751   div1/GND_6_o_GND_6_o_equal_4_o
    SLICE_X14Y31.B       Tilo                  0.235   div1/out1
                                                       div1/_n0056_inv1
    SLICE_X14Y31.A5      net (fanout=1)        0.196   div1/_n0056_inv
    SLICE_X14Y31.CLK     Tas                   0.349   div1/out1
                                                       div1/out1_rstpot
                                                       div1/out1
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (1.268ns logic, 1.922ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     144.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div1/clear_counter_2 (FF)
  Destination:          div1/out1 (FF)
  Requirement:          147.692ns
  Data Path Delay:      3.128ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         clk_dcm rising at 0.000ns
  Destination Clock:    clk_dcm rising at 147.692ns
  Clock Uncertainty:    0.164ns

  Clock Uncertainty:          0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div1/clear_counter_2 to div1/out1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.DMUX    Tshcko                0.576   div1/clear_counter<3>
                                                       div1/clear_counter_2
    SLICE_X12Y33.B1      net (fanout=5)        0.767   div1/clear_counter<2>
    SLICE_X12Y33.B       Tilo                  0.254   div1/clear_counter<3>
                                                       div1/GND_6_o_GND_6_o_equal_4_o<6>1
    SLICE_X14Y31.B4      net (fanout=2)        0.751   div1/GND_6_o_GND_6_o_equal_4_o
    SLICE_X14Y31.B       Tilo                  0.235   div1/out1
                                                       div1/_n0056_inv1
    SLICE_X14Y31.A5      net (fanout=1)        0.196   div1/_n0056_inv
    SLICE_X14Y31.CLK     Tas                   0.349   div1/out1
                                                       div1/out1_rstpot
                                                       div1/out1
    -------------------------------------------------  ---------------------------
    Total                                      3.128ns (1.414ns logic, 1.714ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point div1/counter_5 (SLICE_X13Y31.D4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     144.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div1/counter_1 (FF)
  Destination:          div1/counter_5 (FF)
  Requirement:          147.692ns
  Data Path Delay:      2.970ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm rising at 0.000ns
  Destination Clock:    clk_dcm rising at 147.692ns
  Clock Uncertainty:    0.164ns

  Clock Uncertainty:          0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div1/counter_1 to div1/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.BQ      Tcko                  0.430   div1/counter<5>
                                                       div1/counter_1
    SLICE_X12Y31.B2      net (fanout=8)        1.616   div1/counter<1>
    SLICE_X12Y31.B       Tilo                  0.254   div1/counter<6>
                                                       div1/Mcount_counter_cy<4>11
    SLICE_X13Y31.D4      net (fanout=2)        0.297   div1/Mcount_counter_cy<4>
    SLICE_X13Y31.CLK     Tas                   0.373   div1/counter<5>
                                                       div1/Mcount_counter_xor<5>11
                                                       div1/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (1.057ns logic, 1.913ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     145.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div1/counter_0 (FF)
  Destination:          div1/counter_5 (FF)
  Requirement:          147.692ns
  Data Path Delay:      2.260ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm rising at 0.000ns
  Destination Clock:    clk_dcm rising at 147.692ns
  Clock Uncertainty:    0.164ns

  Clock Uncertainty:          0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div1/counter_0 to div1/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.AQ      Tcko                  0.430   div1/counter<5>
                                                       div1/counter_0
    SLICE_X12Y31.B5      net (fanout=7)        0.906   div1/counter<0>
    SLICE_X12Y31.B       Tilo                  0.254   div1/counter<6>
                                                       div1/Mcount_counter_cy<4>11
    SLICE_X13Y31.D4      net (fanout=2)        0.297   div1/Mcount_counter_cy<4>
    SLICE_X13Y31.CLK     Tas                   0.373   div1/counter<5>
                                                       div1/Mcount_counter_xor<5>11
                                                       div1/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (1.057ns logic, 1.203ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     145.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div1/counter_4 (FF)
  Destination:          div1/counter_5 (FF)
  Requirement:          147.692ns
  Data Path Delay:      2.065ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_dcm rising at 0.000ns
  Destination Clock:    clk_dcm rising at 147.692ns
  Clock Uncertainty:    0.164ns

  Clock Uncertainty:          0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div1/counter_4 to div1/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.BMUX    Tshcko                0.576   div1/counter<6>
                                                       div1/counter_4
    SLICE_X12Y31.B1      net (fanout=2)        0.565   div1/counter<4>
    SLICE_X12Y31.B       Tilo                  0.254   div1/counter<6>
                                                       div1/Mcount_counter_cy<4>11
    SLICE_X13Y31.D4      net (fanout=2)        0.297   div1/Mcount_counter_cy<4>
    SLICE_X13Y31.CLK     Tas                   0.373   div1/counter<5>
                                                       div1/Mcount_counter_xor<5>11
                                                       div1/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (1.203ns logic, 0.862ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Paths for end point div1/counter_6 (SLICE_X12Y31.A5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     144.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div1/counter_1 (FF)
  Destination:          div1/counter_6 (FF)
  Requirement:          147.692ns
  Data Path Delay:      2.893ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_dcm rising at 0.000ns
  Destination Clock:    clk_dcm rising at 147.692ns
  Clock Uncertainty:    0.164ns

  Clock Uncertainty:          0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div1/counter_1 to div1/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.BQ      Tcko                  0.430   div1/counter<5>
                                                       div1/counter_1
    SLICE_X12Y31.B2      net (fanout=8)        1.616   div1/counter<1>
    SLICE_X12Y31.B       Tilo                  0.254   div1/counter<6>
                                                       div1/Mcount_counter_cy<4>11
    SLICE_X12Y31.A5      net (fanout=2)        0.254   div1/Mcount_counter_cy<4>
    SLICE_X12Y31.CLK     Tas                   0.339   div1/counter<6>
                                                       div1/Mcount_counter_xor<6>11
                                                       div1/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      2.893ns (1.023ns logic, 1.870ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     145.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div1/counter_0 (FF)
  Destination:          div1/counter_6 (FF)
  Requirement:          147.692ns
  Data Path Delay:      2.183ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_dcm rising at 0.000ns
  Destination Clock:    clk_dcm rising at 147.692ns
  Clock Uncertainty:    0.164ns

  Clock Uncertainty:          0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div1/counter_0 to div1/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.AQ      Tcko                  0.430   div1/counter<5>
                                                       div1/counter_0
    SLICE_X12Y31.B5      net (fanout=7)        0.906   div1/counter<0>
    SLICE_X12Y31.B       Tilo                  0.254   div1/counter<6>
                                                       div1/Mcount_counter_cy<4>11
    SLICE_X12Y31.A5      net (fanout=2)        0.254   div1/Mcount_counter_cy<4>
    SLICE_X12Y31.CLK     Tas                   0.339   div1/counter<6>
                                                       div1/Mcount_counter_xor<6>11
                                                       div1/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      2.183ns (1.023ns logic, 1.160ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     145.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div1/counter_4 (FF)
  Destination:          div1/counter_6 (FF)
  Requirement:          147.692ns
  Data Path Delay:      1.988ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm rising at 0.000ns
  Destination Clock:    clk_dcm rising at 147.692ns
  Clock Uncertainty:    0.164ns

  Clock Uncertainty:          0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div1/counter_4 to div1/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.BMUX    Tshcko                0.576   div1/counter<6>
                                                       div1/counter_4
    SLICE_X12Y31.B1      net (fanout=2)        0.565   div1/counter<4>
    SLICE_X12Y31.B       Tilo                  0.254   div1/counter<6>
                                                       div1/Mcount_counter_cy<4>11
    SLICE_X12Y31.A5      net (fanout=2)        0.254   div1/Mcount_counter_cy<4>
    SLICE_X12Y31.CLK     Tas                   0.339   div1/counter<6>
                                                       div1/Mcount_counter_xor<6>11
                                                       div1/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      1.988ns (1.169ns logic, 0.819ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_divider_clkout0 = PERIOD TIMEGRP "clk_divider_clkout0" TS_clk /
        0.1015625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point div1/out1 (SLICE_X14Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               div1/out1 (FF)
  Destination:          div1/out1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm rising at 147.692ns
  Destination Clock:    clk_dcm rising at 147.692ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: div1/out1 to div1/out1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y31.AQ      Tcko                  0.200   div1/out1
                                                       div1/out1
    SLICE_X14Y31.A6      net (fanout=8)        0.039   div1/out1
    SLICE_X14Y31.CLK     Tah         (-Th)    -0.190   div1/out1
                                                       div1/out1_rstpot
                                                       div1/out1
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.390ns logic, 0.039ns route)
                                                       (90.9% logic, 9.1% route)

--------------------------------------------------------------------------------

Paths for end point div1/counter_3 (SLICE_X13Y31.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               div1/counter_1 (FF)
  Destination:          div1/counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm rising at 147.692ns
  Destination Clock:    clk_dcm rising at 147.692ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: div1/counter_1 to div1/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.BQ      Tcko                  0.198   div1/counter<5>
                                                       div1/counter_1
    SLICE_X13Y31.B5      net (fanout=8)        0.095   div1/counter<1>
    SLICE_X13Y31.CLK     Tah         (-Th)    -0.155   div1/counter<5>
                                                       div1/Mcount_counter_xor<3>11
                                                       div1/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.353ns logic, 0.095ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Paths for end point div1/counter_4 (SLICE_X12Y31.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               div1/counter_2 (FF)
  Destination:          div1/counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_dcm rising at 147.692ns
  Destination Clock:    clk_dcm rising at 147.692ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: div1/counter_2 to div1/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.CQ      Tcko                  0.198   div1/counter<5>
                                                       div1/counter_2
    SLICE_X12Y31.B4      net (fanout=8)        0.140   div1/counter<2>
    SLICE_X12Y31.CLK     Tah         (-Th)    -0.131   div1/counter<6>
                                                       div1/Mcount_counter_xor<4>11
                                                       div1/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.329ns logic, 0.140ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_divider_clkout0 = PERIOD TIMEGRP "clk_divider_clkout0" TS_clk /
        0.1015625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 145.026ns (period - min period limit)
  Period: 147.692ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_divider/clkout1_buf/I0
  Logical resource: clk_divider/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_divider/clkout0
--------------------------------------------------------------------------------
Slack: 147.212ns (period - min period limit)
  Period: 147.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: div1/counter<6>/CLK
  Logical resource: div1/counter_6/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_dcm
--------------------------------------------------------------------------------
Slack: 147.212ns (period - (min high pulse limit / (high pulse / period)))
  Period: 147.692ns
  High pulse: 73.846ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: div1/counter<6>/SR
  Logical resource: div1/counter_6/SR
  Location pin: SLICE_X12Y31.SR
  Clock network: rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     15.000ns|      5.000ns|      0.345ns|            0|            0|            0|          110|
| TS_clk_divider_clkout0        |    147.692ns|      3.400ns|          N/A|            0|            0|          110|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.400|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 110 paths, 0 nets, and 101 connections

Design statistics:
   Minimum period:   5.000ns{1}   (Maximum frequency: 200.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 11 17:15:23 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



