ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1	@ Tag_ABI_FP_denormal
   4              		.eabi_attribute 21, 1	@ Tag_ABI_FP_exceptions
   5              		.eabi_attribute 23, 3	@ Tag_ABI_FP_number_model
   6              		.eabi_attribute 24, 1	@ Tag_ABI_align8_needed
   7              		.eabi_attribute 25, 1	@ Tag_ABI_align8_preserved
   8              		.eabi_attribute 26, 1	@ Tag_ABI_enum_size
   9              		.eabi_attribute 30, 6	@ Tag_ABI_optimization_goals
  10              		.eabi_attribute 34, 0	@ Tag_CPU_unaligned_access
  11              		.eabi_attribute 18, 4	@ Tag_ABI_PCS_wchar_t
  12              		.file	"system_stm32f0xx.c"
  13              	@ GNU C (GNU Tools for ARM Embedded Processors) version 4.7.4 20130613 (release) [ARM/embedded-4_7-
  14              	@	compiled by GNU C version 4.2.1-sjlj (mingw32-2), GMP version 4.3.2, MPFR version 2.4.2, MPC vers
  15              	@ GGC heuristics: --param ggc-min-expand=100 --param ggc-min-heapsize=131072
  16              	@ options passed:  -I . -I .\src -I .\cmsis_boot -I .\cmsis_core
  17              	@ -I ..\STM32F0xx_StdPeriph_Lib_V1.3.1\Libraries\STM32F0xx_StdPeriph_Driver\inc
  18              	@ -I .\inc -I .\cmsis_boot -imultilib armv6-m
  19              	@ -iprefix c:\program files (x86)\gnu tools arm embedded\4.7 2013q2\bin\../lib/gcc/arm-none-eabi/4.
  20              	@ -isysroot c:\program files (x86)\gnu tools arm embedded\4.7 2013q2\bin\../arm-none-eabi
  21              	@ -MD .\cmsis_boot\system_stm32f0xx.d -MF .dep\system_stm32f0xx.o.d -MP
  22              	@ -MQ .\cmsis_boot\system_stm32f0xx.o -D__USES_INITFINI__
  23              	@ -D RUN_FROM_FLASH=1 .\cmsis_boot\system_stm32f0xx.c -mcpu=cortex-m0
  24              	@ -mthumb -auxbase-strip .\cmsis_boot\system_stm32f0xx.o -g -gdwarf-2 -O0
  25              	@ -Wall -fomit-frame-pointer -fdata-sections -ffunction-sections
  26              	@ -fverbose-asm
  27              	@ options enabled:  -fauto-inc-dec -fbranch-count-reg -fcommon
  28              	@ -fdata-sections -fdebug-types-section -fdelete-null-pointer-checks
  29              	@ -fdwarf2-cfi-asm -fearly-inlining -feliminate-unused-debug-types
  30              	@ -ffunction-cse -ffunction-sections -fgcse-lm -fgnu-runtime -fident
  31              	@ -finline-atomics -fira-hoist-pressure -fira-share-save-slots
  32              	@ -fira-share-spill-slots -fivopts -fkeep-static-consts
  33              	@ -fleading-underscore -fmath-errno -fmerge-debug-strings
  34              	@ -fmove-loop-invariants -fomit-frame-pointer -fpeephole
  35              	@ -fprefetch-loop-arrays -freg-struct-return
  36              	@ -fsched-critical-path-heuristic -fsched-dep-count-heuristic
  37              	@ -fsched-group-heuristic -fsched-interblock -fsched-last-insn-heuristic
  38              	@ -fsched-rank-heuristic -fsched-spec -fsched-spec-insn-heuristic
  39              	@ -fsched-stalled-insns-dep -fshow-column -fsigned-zeros
  40              	@ -fsplit-ivs-in-unroller -fstrict-volatile-bitfields -ftrapping-math
  41              	@ -ftree-cselim -ftree-forwprop -ftree-loop-if-convert -ftree-loop-im
  42              	@ -ftree-loop-ivcanon -ftree-loop-optimize -ftree-parallelize-loops=
  43              	@ -ftree-phiprop -ftree-pta -ftree-reassoc -ftree-scev-cprop
  44              	@ -ftree-slp-vectorize -ftree-vect-loop-version -funit-at-a-time
  45              	@ -fverbose-asm -fzero-initialized-in-bss -mlittle-endian -msched-prolog
  46              	@ -mthumb -mvectorize-with-neon-quad
  47              	
  48              		.text
  49              	.Ltext0:
  50              		.cfi_sections	.debug_frame
  51              		.global	SystemCoreClock
  52              		.section	.data.SystemCoreClock,"aw",%progbits
  53              		.align	2
  54              		.type	SystemCoreClock, %object
  55              		.size	SystemCoreClock, 4
  56              	SystemCoreClock:
  57 0000 006CDC02 		.word	48000000
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 2


  58              		.global	AHBPrescTable
  59              		.section	.data.AHBPrescTable,"aw",%progbits
  60              		.align	2
  61              		.type	AHBPrescTable, %object
  62              		.size	AHBPrescTable, 16
  63              	AHBPrescTable:
  64 0000 00       		.byte	0
  65 0001 00       		.byte	0
  66 0002 00       		.byte	0
  67 0003 00       		.byte	0
  68 0004 00       		.byte	0
  69 0005 00       		.byte	0
  70 0006 00       		.byte	0
  71 0007 00       		.byte	0
  72 0008 01       		.byte	1
  73 0009 02       		.byte	2
  74 000a 03       		.byte	3
  75 000b 04       		.byte	4
  76 000c 06       		.byte	6
  77 000d 07       		.byte	7
  78 000e 08       		.byte	8
  79 000f 09       		.byte	9
  80              		.section	.text.SystemInit,"ax",%progbits
  81              		.align	2
  82              		.global	SystemInit
  83              		.code	16
  84              		.thumb_func
  85              		.type	SystemInit, %function
  86              	SystemInit:
  87              	.LFB20:
  88              		.file 1 ".\\cmsis_boot\\system_stm32f0xx.c"
   1:.\cmsis_boot/system_stm32f0xx.c **** /**
   2:.\cmsis_boot/system_stm32f0xx.c ****   ******************************************************************************
   3:.\cmsis_boot/system_stm32f0xx.c ****   * @file    system_stm32f0xx.c
   4:.\cmsis_boot/system_stm32f0xx.c ****   * @author  MCD Application Team
   5:.\cmsis_boot/system_stm32f0xx.c ****   * @version V1.0.1
   6:.\cmsis_boot/system_stm32f0xx.c ****   * @date    20-April-2012
   7:.\cmsis_boot/system_stm32f0xx.c ****   * @brief   CMSIS Cortex-M0 Device Peripheral Access Layer System Source File.
   8:.\cmsis_boot/system_stm32f0xx.c ****   *          This file contains the system clock configuration for STM32F0xx devices,
   9:.\cmsis_boot/system_stm32f0xx.c ****   *          and is generated by the clock configuration tool  
  10:.\cmsis_boot/system_stm32f0xx.c ****   *          STM32F0xx_Clock_Configuration_V1.0.0.xls
  11:.\cmsis_boot/system_stm32f0xx.c ****   *
  12:.\cmsis_boot/system_stm32f0xx.c ****   * 1.  This file provides two functions and one global variable to be called from 
  13:.\cmsis_boot/system_stm32f0xx.c ****   *     user application:
  14:.\cmsis_boot/system_stm32f0xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  15:.\cmsis_boot/system_stm32f0xx.c ****   *                      and Divider factors, AHB/APBx prescalers and Flash settings),
  16:.\cmsis_boot/system_stm32f0xx.c ****   *                      depending on the configuration made in the clock xls tool.
  17:.\cmsis_boot/system_stm32f0xx.c ****   *                      This function is called at startup just after reset and 
  18:.\cmsis_boot/system_stm32f0xx.c ****   *                      before branch to main program. This call is made inside
  19:.\cmsis_boot/system_stm32f0xx.c ****   *                      the "startup_stm32f0xx.s" file.
  20:.\cmsis_boot/system_stm32f0xx.c ****   *
  21:.\cmsis_boot/system_stm32f0xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  22:.\cmsis_boot/system_stm32f0xx.c ****   *                                  by the user application to setup the SysTick 
  23:.\cmsis_boot/system_stm32f0xx.c ****   *                                  timer or configure other parameters.
  24:.\cmsis_boot/system_stm32f0xx.c ****   *
  25:.\cmsis_boot/system_stm32f0xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  26:.\cmsis_boot/system_stm32f0xx.c ****   *                                 be called whenever the core clock is changed
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 3


  27:.\cmsis_boot/system_stm32f0xx.c ****   *                                 during program execution.
  28:.\cmsis_boot/system_stm32f0xx.c ****   *
  29:.\cmsis_boot/system_stm32f0xx.c ****   * 2. After each device reset the HSI (8 MHz Range) is used as system clock source.
  30:.\cmsis_boot/system_stm32f0xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f0xx.s" file, to
  31:.\cmsis_boot/system_stm32f0xx.c ****   *    configure the system clock before to branch to main program.
  32:.\cmsis_boot/system_stm32f0xx.c ****   *
  33:.\cmsis_boot/system_stm32f0xx.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  34:.\cmsis_boot/system_stm32f0xx.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  35:.\cmsis_boot/system_stm32f0xx.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  36:.\cmsis_boot/system_stm32f0xx.c ****   *
  37:.\cmsis_boot/system_stm32f0xx.c ****   * 4. The default value of HSE crystal is set to 8MHz, refer to "HSE_VALUE" define
  38:.\cmsis_boot/system_stm32f0xx.c ****   *    in "stm32f0xx.h" file. When HSE is used as system clock source, directly or
  39:.\cmsis_boot/system_stm32f0xx.c ****   *    through PLL, and you are using different crystal you have to adapt the HSE
  40:.\cmsis_boot/system_stm32f0xx.c ****   *    value to your own configuration.
  41:.\cmsis_boot/system_stm32f0xx.c ****   *
  42:.\cmsis_boot/system_stm32f0xx.c ****   * 5. This file configures the system clock as follows:
  43:.\cmsis_boot/system_stm32f0xx.c ****   *=============================================================================
  44:.\cmsis_boot/system_stm32f0xx.c ****   *                         System Clock Configuration
  45:.\cmsis_boot/system_stm32f0xx.c ****   *=============================================================================
  46:.\cmsis_boot/system_stm32f0xx.c ****   *        System Clock source          | PLL(HSE)
  47:.\cmsis_boot/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  48:.\cmsis_boot/system_stm32f0xx.c ****   *        SYSCLK                       | 48000000 Hz
  49:.\cmsis_boot/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  50:.\cmsis_boot/system_stm32f0xx.c ****   *        HCLK                         | 48000000 Hz
  51:.\cmsis_boot/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  52:.\cmsis_boot/system_stm32f0xx.c ****   *        AHB Prescaler                | 1
  53:.\cmsis_boot/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  54:.\cmsis_boot/system_stm32f0xx.c ****   *        APB1 Prescaler               | 1
  55:.\cmsis_boot/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  56:.\cmsis_boot/system_stm32f0xx.c ****   *        APB2 Prescaler               | 1
  57:.\cmsis_boot/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  58:.\cmsis_boot/system_stm32f0xx.c ****   *        HSE Frequency                | 8000000 Hz
  59:.\cmsis_boot/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  60:.\cmsis_boot/system_stm32f0xx.c ****   *        PLL MUL                      | 6
  61:.\cmsis_boot/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  62:.\cmsis_boot/system_stm32f0xx.c ****   *        VDD                          | 3.3 V
  63:.\cmsis_boot/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  64:.\cmsis_boot/system_stm32f0xx.c ****   *        Flash Latency                | 1 WS
  65:.\cmsis_boot/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  66:.\cmsis_boot/system_stm32f0xx.c ****   *=============================================================================
  67:.\cmsis_boot/system_stm32f0xx.c ****   ******************************************************************************
  68:.\cmsis_boot/system_stm32f0xx.c ****   * @attention
  69:.\cmsis_boot/system_stm32f0xx.c ****   *
  70:.\cmsis_boot/system_stm32f0xx.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  71:.\cmsis_boot/system_stm32f0xx.c ****   *
  72:.\cmsis_boot/system_stm32f0xx.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  73:.\cmsis_boot/system_stm32f0xx.c ****   * You may not use this file except in compliance with the License.
  74:.\cmsis_boot/system_stm32f0xx.c ****   * You may obtain a copy of the License at:
  75:.\cmsis_boot/system_stm32f0xx.c ****   *
  76:.\cmsis_boot/system_stm32f0xx.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  77:.\cmsis_boot/system_stm32f0xx.c ****   *
  78:.\cmsis_boot/system_stm32f0xx.c ****   * Unless required by applicable law or agreed to in writing, software 
  79:.\cmsis_boot/system_stm32f0xx.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  80:.\cmsis_boot/system_stm32f0xx.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  81:.\cmsis_boot/system_stm32f0xx.c ****   * See the License for the specific language governing permissions and
  82:.\cmsis_boot/system_stm32f0xx.c ****   * limitations under the License.
  83:.\cmsis_boot/system_stm32f0xx.c ****   *
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 4


  84:.\cmsis_boot/system_stm32f0xx.c ****   ******************************************************************************
  85:.\cmsis_boot/system_stm32f0xx.c ****   */
  86:.\cmsis_boot/system_stm32f0xx.c **** 
  87:.\cmsis_boot/system_stm32f0xx.c **** /** @addtogroup CMSIS
  88:.\cmsis_boot/system_stm32f0xx.c ****   * @{
  89:.\cmsis_boot/system_stm32f0xx.c ****   */
  90:.\cmsis_boot/system_stm32f0xx.c **** 
  91:.\cmsis_boot/system_stm32f0xx.c **** /** @addtogroup stm32f0xx_system
  92:.\cmsis_boot/system_stm32f0xx.c ****   * @{
  93:.\cmsis_boot/system_stm32f0xx.c ****   */  
  94:.\cmsis_boot/system_stm32f0xx.c ****   
  95:.\cmsis_boot/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Includes
  96:.\cmsis_boot/system_stm32f0xx.c ****   * @{
  97:.\cmsis_boot/system_stm32f0xx.c ****   */
  98:.\cmsis_boot/system_stm32f0xx.c **** 
  99:.\cmsis_boot/system_stm32f0xx.c **** #include "stm32f0xx.h"
 100:.\cmsis_boot/system_stm32f0xx.c **** 
 101:.\cmsis_boot/system_stm32f0xx.c **** /**
 102:.\cmsis_boot/system_stm32f0xx.c ****   * @}
 103:.\cmsis_boot/system_stm32f0xx.c ****   */
 104:.\cmsis_boot/system_stm32f0xx.c **** 
 105:.\cmsis_boot/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_TypesDefinitions
 106:.\cmsis_boot/system_stm32f0xx.c ****   * @{
 107:.\cmsis_boot/system_stm32f0xx.c ****   */
 108:.\cmsis_boot/system_stm32f0xx.c **** 
 109:.\cmsis_boot/system_stm32f0xx.c **** /**
 110:.\cmsis_boot/system_stm32f0xx.c ****   * @}
 111:.\cmsis_boot/system_stm32f0xx.c ****   */
 112:.\cmsis_boot/system_stm32f0xx.c **** 
 113:.\cmsis_boot/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Defines
 114:.\cmsis_boot/system_stm32f0xx.c ****   * @{
 115:.\cmsis_boot/system_stm32f0xx.c ****   */
 116:.\cmsis_boot/system_stm32f0xx.c **** /**
 117:.\cmsis_boot/system_stm32f0xx.c ****   * @}
 118:.\cmsis_boot/system_stm32f0xx.c ****   */
 119:.\cmsis_boot/system_stm32f0xx.c **** 
 120:.\cmsis_boot/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Macros
 121:.\cmsis_boot/system_stm32f0xx.c ****   * @{
 122:.\cmsis_boot/system_stm32f0xx.c ****   */
 123:.\cmsis_boot/system_stm32f0xx.c **** 
 124:.\cmsis_boot/system_stm32f0xx.c **** /**
 125:.\cmsis_boot/system_stm32f0xx.c ****   * @}
 126:.\cmsis_boot/system_stm32f0xx.c ****   */
 127:.\cmsis_boot/system_stm32f0xx.c **** 
 128:.\cmsis_boot/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Variables
 129:.\cmsis_boot/system_stm32f0xx.c ****   * @{
 130:.\cmsis_boot/system_stm32f0xx.c ****   */
 131:.\cmsis_boot/system_stm32f0xx.c **** uint32_t SystemCoreClock    = 48000000;
 132:.\cmsis_boot/system_stm32f0xx.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 133:.\cmsis_boot/system_stm32f0xx.c **** 
 134:.\cmsis_boot/system_stm32f0xx.c **** /**
 135:.\cmsis_boot/system_stm32f0xx.c ****   * @}
 136:.\cmsis_boot/system_stm32f0xx.c ****   */
 137:.\cmsis_boot/system_stm32f0xx.c **** 
 138:.\cmsis_boot/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_FunctionPrototypes
 139:.\cmsis_boot/system_stm32f0xx.c ****   * @{
 140:.\cmsis_boot/system_stm32f0xx.c ****   */
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 5


 141:.\cmsis_boot/system_stm32f0xx.c **** 
 142:.\cmsis_boot/system_stm32f0xx.c **** static void SetSysClock(void);
 143:.\cmsis_boot/system_stm32f0xx.c **** 
 144:.\cmsis_boot/system_stm32f0xx.c **** /**
 145:.\cmsis_boot/system_stm32f0xx.c ****   * @}
 146:.\cmsis_boot/system_stm32f0xx.c ****   */
 147:.\cmsis_boot/system_stm32f0xx.c **** 
 148:.\cmsis_boot/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Functions
 149:.\cmsis_boot/system_stm32f0xx.c ****   * @{
 150:.\cmsis_boot/system_stm32f0xx.c ****   */
 151:.\cmsis_boot/system_stm32f0xx.c **** 
 152:.\cmsis_boot/system_stm32f0xx.c **** /**
 153:.\cmsis_boot/system_stm32f0xx.c ****   * @brief  Setup the microcontroller system.
 154:.\cmsis_boot/system_stm32f0xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 155:.\cmsis_boot/system_stm32f0xx.c ****   *         SystemCoreClock variable.
 156:.\cmsis_boot/system_stm32f0xx.c ****   * @param  None
 157:.\cmsis_boot/system_stm32f0xx.c ****   * @retval None
 158:.\cmsis_boot/system_stm32f0xx.c ****   */
 159:.\cmsis_boot/system_stm32f0xx.c **** void SystemInit (void)
 160:.\cmsis_boot/system_stm32f0xx.c **** {    
  89              		.loc 1 160 0
  90              		.cfi_startproc
  91 0000 08B5     		push	{r3, lr}	@
  92              	.LCFI0:
  93              		.cfi_def_cfa_offset 8
  94              		.cfi_offset 3, -8
  95              		.cfi_offset 14, -4
 161:.\cmsis_boot/system_stm32f0xx.c **** 	/* Set HSION bit */
 162:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CR |= (uint32_t)0x00000001;
  96              		.loc 1 162 0
  97 0002 1B4B     		ldr	r3, .L2	@ D.4798,
  98 0004 1A4A     		ldr	r2, .L2	@ D.4799,
  99 0006 1268     		ldr	r2, [r2]	@ D.4800, D.4799_2->CR
 100 0008 0121     		mov	r1, #1	@ tmp167,
 101 000a 0A43     		orr	r2, r1	@ D.4801, tmp167
 102 000c 1A60     		str	r2, [r3]	@ D.4801, D.4798_1->CR
 163:.\cmsis_boot/system_stm32f0xx.c **** 
 164:.\cmsis_boot/system_stm32f0xx.c **** 	/* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
 165:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CFGR &= (uint32_t)0xF8FFB80C;
 103              		.loc 1 165 0
 104 000e 184B     		ldr	r3, .L2	@ D.4802,
 105 0010 174A     		ldr	r2, .L2	@ D.4803,
 106 0012 5168     		ldr	r1, [r2, #4]	@ D.4804, D.4803_6->CFGR
 107 0014 174A     		ldr	r2, .L2+4	@ tmp168,
 108 0016 0A40     		and	r2, r1	@ D.4805, D.4804
 109 0018 5A60     		str	r2, [r3, #4]	@ D.4805, D.4802_5->CFGR
 166:.\cmsis_boot/system_stm32f0xx.c **** 
 167:.\cmsis_boot/system_stm32f0xx.c **** 	/* Reset HSEON, CSSON and PLLON bits */
 168:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CR &= (uint32_t)0xFEF6FFFF;
 110              		.loc 1 168 0
 111 001a 154B     		ldr	r3, .L2	@ D.4806,
 112 001c 144A     		ldr	r2, .L2	@ D.4807,
 113 001e 1168     		ldr	r1, [r2]	@ D.4808, D.4807_10->CR
 114 0020 154A     		ldr	r2, .L2+8	@ tmp169,
 115 0022 0A40     		and	r2, r1	@ D.4809, D.4808
 116 0024 1A60     		str	r2, [r3]	@ D.4809, D.4806_9->CR
 169:.\cmsis_boot/system_stm32f0xx.c **** 
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 6


 170:.\cmsis_boot/system_stm32f0xx.c **** 	/* Reset HSEBYP bit */
 171:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CR &= (uint32_t)0xFFFBFFFF;
 117              		.loc 1 171 0
 118 0026 124B     		ldr	r3, .L2	@ D.4810,
 119 0028 114A     		ldr	r2, .L2	@ D.4811,
 120 002a 1168     		ldr	r1, [r2]	@ D.4812, D.4811_14->CR
 121 002c 134A     		ldr	r2, .L2+12	@ tmp170,
 122 002e 0A40     		and	r2, r1	@ D.4813, D.4812
 123 0030 1A60     		str	r2, [r3]	@ D.4813, D.4810_13->CR
 172:.\cmsis_boot/system_stm32f0xx.c **** 
 173:.\cmsis_boot/system_stm32f0xx.c **** 	/* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 174:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 124              		.loc 1 174 0
 125 0032 0F4B     		ldr	r3, .L2	@ D.4814,
 126 0034 0E4A     		ldr	r2, .L2	@ D.4815,
 127 0036 5168     		ldr	r1, [r2, #4]	@ D.4816, D.4815_18->CFGR
 128 0038 114A     		ldr	r2, .L2+16	@ tmp171,
 129 003a 0A40     		and	r2, r1	@ D.4817, D.4816
 130 003c 5A60     		str	r2, [r3, #4]	@ D.4817, D.4814_17->CFGR
 175:.\cmsis_boot/system_stm32f0xx.c **** 
 176:.\cmsis_boot/system_stm32f0xx.c **** 	/* Reset PREDIV1[3:0] bits */
 177:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 131              		.loc 1 177 0
 132 003e 0C4B     		ldr	r3, .L2	@ D.4818,
 133 0040 0B4A     		ldr	r2, .L2	@ D.4819,
 134 0042 D26A     		ldr	r2, [r2, #44]	@ D.4820, D.4819_22->CFGR2
 135 0044 0F21     		mov	r1, #15	@ tmp172,
 136 0046 8A43     		bic	r2, r1	@ D.4821, tmp172
 137 0048 DA62     		str	r2, [r3, #44]	@ D.4821, D.4818_21->CFGR2
 178:.\cmsis_boot/system_stm32f0xx.c **** 
 179:.\cmsis_boot/system_stm32f0xx.c **** 	/* Reset USARTSW[1:0], I2CSW, CECSW and ADCSW bits */
 180:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
 138              		.loc 1 180 0
 139 004a 094B     		ldr	r3, .L2	@ D.4822,
 140 004c 084A     		ldr	r2, .L2	@ D.4823,
 141 004e 116B     		ldr	r1, [r2, #48]	@ D.4824, D.4823_26->CFGR3
 142 0050 0C4A     		ldr	r2, .L2+20	@ tmp173,
 143 0052 0A40     		and	r2, r1	@ D.4825, D.4824
 144 0054 1A63     		str	r2, [r3, #48]	@ D.4825, D.4822_25->CFGR3
 181:.\cmsis_boot/system_stm32f0xx.c **** 
 182:.\cmsis_boot/system_stm32f0xx.c **** 	/* Reset HSI14 bit */
 183:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 145              		.loc 1 183 0
 146 0056 064B     		ldr	r3, .L2	@ D.4826,
 147 0058 054A     		ldr	r2, .L2	@ D.4827,
 148 005a 526B     		ldr	r2, [r2, #52]	@ D.4828, D.4827_30->CR2
 149 005c 0121     		mov	r1, #1	@ tmp174,
 150 005e 8A43     		bic	r2, r1	@ D.4829, tmp174
 151 0060 5A63     		str	r2, [r3, #52]	@ D.4829, D.4826_29->CR2
 184:.\cmsis_boot/system_stm32f0xx.c **** 
 185:.\cmsis_boot/system_stm32f0xx.c **** 	/* Disable all interrupts */
 186:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CIR = 0x00000000;
 152              		.loc 1 186 0
 153 0062 034B     		ldr	r3, .L2	@ D.4830,
 154 0064 0022     		mov	r2, #0	@ tmp175,
 155 0066 9A60     		str	r2, [r3, #8]	@ tmp175, D.4830_33->CIR
 187:.\cmsis_boot/system_stm32f0xx.c **** 
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 7


 188:.\cmsis_boot/system_stm32f0xx.c **** 	/* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
 189:.\cmsis_boot/system_stm32f0xx.c **** 	//SetSysClock();
 190:.\cmsis_boot/system_stm32f0xx.c **** 	SetSysClockInternalRC();
 156              		.loc 1 190 0
 157 0068 FFF7FEFF 		bl	SetSysClockInternalRC	@
 191:.\cmsis_boot/system_stm32f0xx.c **** }
 158              		.loc 1 191 0
 159              		@ sp needed for prologue	@
 160 006c 08BD     		pop	{r3, pc}
 161              	.L3:
 162 006e C046     		.align	2
 163              	.L2:
 164 0070 00100240 		.word	1073876992
 165 0074 0CB8FFF8 		.word	-117458932
 166 0078 FFFFF6FE 		.word	-17367041
 167 007c FFFFFBFF 		.word	-262145
 168 0080 FFFFC0FF 		.word	-4128769
 169 0084 ACFEFFFF 		.word	-340
 170              		.cfi_endproc
 171              	.LFE20:
 172              		.size	SystemInit, .-SystemInit
 173              		.global	__aeabi_uidiv
 174              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 175              		.align	2
 176              		.global	SystemCoreClockUpdate
 177              		.code	16
 178              		.thumb_func
 179              		.type	SystemCoreClockUpdate, %function
 180              	SystemCoreClockUpdate:
 181              	.LFB21:
 192:.\cmsis_boot/system_stm32f0xx.c **** 
 193:.\cmsis_boot/system_stm32f0xx.c **** /**
 194:.\cmsis_boot/system_stm32f0xx.c ****   * @brief  Update SystemCoreClock according to Clock Register Values
 195:.\cmsis_boot/system_stm32f0xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 196:.\cmsis_boot/system_stm32f0xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 197:.\cmsis_boot/system_stm32f0xx.c ****   *         other parameters.
 198:.\cmsis_boot/system_stm32f0xx.c ****   *
 199:.\cmsis_boot/system_stm32f0xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 200:.\cmsis_boot/system_stm32f0xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 201:.\cmsis_boot/system_stm32f0xx.c ****   *         based on this variable will be incorrect.         
 202:.\cmsis_boot/system_stm32f0xx.c ****   *
 203:.\cmsis_boot/system_stm32f0xx.c ****   * @note   - The system frequency computed by this function is not the real 
 204:.\cmsis_boot/system_stm32f0xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 205:.\cmsis_boot/system_stm32f0xx.c ****   *           constant and the selected clock source:
 206:.\cmsis_boot/system_stm32f0xx.c ****   *
 207:.\cmsis_boot/system_stm32f0xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 208:.\cmsis_boot/system_stm32f0xx.c ****   *                                              
 209:.\cmsis_boot/system_stm32f0xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 210:.\cmsis_boot/system_stm32f0xx.c ****   *                          
 211:.\cmsis_boot/system_stm32f0xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
 212:.\cmsis_boot/system_stm32f0xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 213:.\cmsis_boot/system_stm32f0xx.c ****   *
 214:.\cmsis_boot/system_stm32f0xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f0xx.h file (default value
 215:.\cmsis_boot/system_stm32f0xx.c ****   *             8 MHz) but the real value may vary depending on the variations
 216:.\cmsis_boot/system_stm32f0xx.c ****   *             in voltage and temperature.
 217:.\cmsis_boot/system_stm32f0xx.c ****   *
 218:.\cmsis_boot/system_stm32f0xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f0xx.h file (default value
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 8


 219:.\cmsis_boot/system_stm32f0xx.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 220:.\cmsis_boot/system_stm32f0xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 221:.\cmsis_boot/system_stm32f0xx.c ****   *              have wrong result.
 222:.\cmsis_boot/system_stm32f0xx.c ****   *
 223:.\cmsis_boot/system_stm32f0xx.c ****   *         - The result of this function could be not correct when using fractional
 224:.\cmsis_boot/system_stm32f0xx.c ****   *           value for HSE crystal.
 225:.\cmsis_boot/system_stm32f0xx.c ****   * @param  None
 226:.\cmsis_boot/system_stm32f0xx.c ****   * @retval None
 227:.\cmsis_boot/system_stm32f0xx.c ****   */
 228:.\cmsis_boot/system_stm32f0xx.c **** void SystemCoreClockUpdate (void)
 229:.\cmsis_boot/system_stm32f0xx.c **** {
 182              		.loc 1 229 0
 183              		.cfi_startproc
 184 0000 00B5     		push	{lr}	@
 185              	.LCFI1:
 186              		.cfi_def_cfa_offset 4
 187              		.cfi_offset 14, -4
 188 0002 85B0     		sub	sp, sp, #20	@,,
 189              	.LCFI2:
 190              		.cfi_def_cfa_offset 24
 230:.\cmsis_boot/system_stm32f0xx.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0;
 191              		.loc 1 230 0
 192 0004 0023     		mov	r3, #0	@ tmp155,
 193 0006 0393     		str	r3, [sp, #12]	@ tmp155, tmp
 194 0008 0023     		mov	r3, #0	@ tmp156,
 195 000a 0293     		str	r3, [sp, #8]	@ tmp156, pllmull
 196 000c 0023     		mov	r3, #0	@ tmp157,
 197 000e 0193     		str	r3, [sp, #4]	@ tmp157, pllsource
 198 0010 0023     		mov	r3, #0	@ tmp158,
 199 0012 0093     		str	r3, [sp]	@ tmp158, prediv1factor
 231:.\cmsis_boot/system_stm32f0xx.c **** 
 232:.\cmsis_boot/system_stm32f0xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 233:.\cmsis_boot/system_stm32f0xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 200              		.loc 1 233 0
 201 0014 284B     		ldr	r3, .L13	@ D.4774,
 202 0016 5A68     		ldr	r2, [r3, #4]	@ D.4775, D.4774_5->CFGR
 203 0018 0C23     		mov	r3, #12	@ tmp160,
 204 001a 1340     		and	r3, r2	@ tmp159, D.4775
 205 001c 0393     		str	r3, [sp, #12]	@ tmp159, tmp
 234:.\cmsis_boot/system_stm32f0xx.c ****   
 235:.\cmsis_boot/system_stm32f0xx.c ****   switch (tmp)
 206              		.loc 1 235 0
 207 001e 039B     		ldr	r3, [sp, #12]	@ tmp161, tmp
 208 0020 042B     		cmp	r3, #4	@ tmp161,
 209 0022 07D0     		beq	.L7	@,
 210 0024 082B     		cmp	r3, #8	@ tmp161,
 211 0026 09D0     		beq	.L8	@,
 212 0028 002B     		cmp	r3, #0	@ tmp161,
 213 002a 30D1     		bne	.L12	@,
 214              	.L6:
 236:.\cmsis_boot/system_stm32f0xx.c ****   {
 237:.\cmsis_boot/system_stm32f0xx.c ****     case 0x00:  /* HSI used as system clock */
 238:.\cmsis_boot/system_stm32f0xx.c ****       SystemCoreClock = HSI_VALUE;
 215              		.loc 1 238 0
 216 002c 234B     		ldr	r3, .L13+4	@ tmp162,
 217 002e 244A     		ldr	r2, .L13+8	@ tmp163,
 218 0030 1A60     		str	r2, [r3]	@ tmp163, SystemCoreClock
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 9


 239:.\cmsis_boot/system_stm32f0xx.c ****       break;
 219              		.loc 1 239 0
 220 0032 30E0     		b	.L9	@
 221              	.L7:
 240:.\cmsis_boot/system_stm32f0xx.c ****     case 0x04:  /* HSE used as system clock */
 241:.\cmsis_boot/system_stm32f0xx.c ****       SystemCoreClock = HSE_VALUE;
 222              		.loc 1 241 0
 223 0034 214B     		ldr	r3, .L13+4	@ tmp164,
 224 0036 224A     		ldr	r2, .L13+8	@ tmp165,
 225 0038 1A60     		str	r2, [r3]	@ tmp165, SystemCoreClock
 242:.\cmsis_boot/system_stm32f0xx.c ****       break;
 226              		.loc 1 242 0
 227 003a 2CE0     		b	.L9	@
 228              	.L8:
 243:.\cmsis_boot/system_stm32f0xx.c ****     case 0x08:  /* PLL used as system clock */
 244:.\cmsis_boot/system_stm32f0xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 245:.\cmsis_boot/system_stm32f0xx.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 229              		.loc 1 245 0
 230 003c 1E4B     		ldr	r3, .L13	@ D.4776,
 231 003e 5A68     		ldr	r2, [r3, #4]	@ D.4777, D.4776_8->CFGR
 232 0040 F023     		mov	r3, #240	@ tmp190,
 233 0042 9B03     		lsl	r3, r3, #14	@ tmp167, tmp190,
 234 0044 1340     		and	r3, r2	@ tmp166, D.4777
 235 0046 0293     		str	r3, [sp, #8]	@ tmp166, pllmull
 246:.\cmsis_boot/system_stm32f0xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 236              		.loc 1 246 0
 237 0048 1B4B     		ldr	r3, .L13	@ D.4778,
 238 004a 5A68     		ldr	r2, [r3, #4]	@ D.4779, D.4778_11->CFGR
 239 004c C023     		mov	r3, #192	@ tmp191,
 240 004e 5B02     		lsl	r3, r3, #9	@ tmp169, tmp191,
 241 0050 1340     		and	r3, r2	@ tmp168, D.4779
 242 0052 0193     		str	r3, [sp, #4]	@ tmp168, pllsource
 247:.\cmsis_boot/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
 243              		.loc 1 247 0
 244 0054 029B     		ldr	r3, [sp, #8]	@ tmp170, pllmull
 245 0056 9B0C     		lsr	r3, r3, #18	@ D.4780, tmp170,
 246 0058 0233     		add	r3, r3, #2	@ tmp171,
 247 005a 0293     		str	r3, [sp, #8]	@ tmp171, pllmull
 248:.\cmsis_boot/system_stm32f0xx.c ****       
 249:.\cmsis_boot/system_stm32f0xx.c ****       if (pllsource == 0x00)
 248              		.loc 1 249 0
 249 005c 019B     		ldr	r3, [sp, #4]	@ tmp172, pllsource
 250 005e 002B     		cmp	r3, #0	@ tmp172,
 251 0060 05D1     		bne	.L10	@,
 250:.\cmsis_boot/system_stm32f0xx.c ****       {
 251:.\cmsis_boot/system_stm32f0xx.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 252:.\cmsis_boot/system_stm32f0xx.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 252              		.loc 1 252 0
 253 0062 029B     		ldr	r3, [sp, #8]	@ tmp173, pllmull
 254 0064 174A     		ldr	r2, .L13+12	@ tmp174,
 255 0066 5A43     		mul	r2, r3	@ SystemCoreClock.6, tmp173
 256 0068 144B     		ldr	r3, .L13+4	@ tmp175,
 257 006a 1A60     		str	r2, [r3]	@ SystemCoreClock.6, SystemCoreClock
 253:.\cmsis_boot/system_stm32f0xx.c ****       }
 254:.\cmsis_boot/system_stm32f0xx.c ****       else
 255:.\cmsis_boot/system_stm32f0xx.c ****       {
 256:.\cmsis_boot/system_stm32f0xx.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 10


 257:.\cmsis_boot/system_stm32f0xx.c ****         /* HSE oscillator clock selected as PREDIV1 clock entry */
 258:.\cmsis_boot/system_stm32f0xx.c ****         SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 259:.\cmsis_boot/system_stm32f0xx.c ****       }      
 260:.\cmsis_boot/system_stm32f0xx.c ****       break;
 258              		.loc 1 260 0
 259 006c 13E0     		b	.L9	@
 260              	.L10:
 256:.\cmsis_boot/system_stm32f0xx.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 261              		.loc 1 256 0
 262 006e 124B     		ldr	r3, .L13	@ D.4785,
 263 0070 DA6A     		ldr	r2, [r3, #44]	@ D.4786, D.4785_17->CFGR2
 264 0072 0F23     		mov	r3, #15	@ tmp176,
 265 0074 1340     		and	r3, r2	@ D.4787, D.4786
 266 0076 0133     		add	r3, r3, #1	@ tmp177,
 267 0078 0093     		str	r3, [sp]	@ tmp177, prediv1factor
 258:.\cmsis_boot/system_stm32f0xx.c ****         SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 268              		.loc 1 258 0
 269 007a 1148     		ldr	r0, .L13+8	@,
 270 007c 0099     		ldr	r1, [sp]	@, prediv1factor
 271 007e FFF7FEFF 		bl	__aeabi_uidiv	@
 272 0082 031C     		mov	r3, r0	@ tmp180,
 273 0084 029A     		ldr	r2, [sp, #8]	@ tmp181, pllmull
 274 0086 5A43     		mul	r2, r3	@ SystemCoreClock.7, D.4788
 275 0088 0C4B     		ldr	r3, .L13+4	@ tmp182,
 276 008a 1A60     		str	r2, [r3]	@ SystemCoreClock.7, SystemCoreClock
 277              		.loc 1 260 0
 278 008c 03E0     		b	.L9	@
 279              	.L12:
 261:.\cmsis_boot/system_stm32f0xx.c ****     default: /* HSI used as system clock */
 262:.\cmsis_boot/system_stm32f0xx.c ****       SystemCoreClock = HSI_VALUE;
 280              		.loc 1 262 0
 281 008e 0B4B     		ldr	r3, .L13+4	@ tmp183,
 282 0090 0B4A     		ldr	r2, .L13+8	@ tmp184,
 283 0092 1A60     		str	r2, [r3]	@ tmp184, SystemCoreClock
 263:.\cmsis_boot/system_stm32f0xx.c ****       break;
 284              		.loc 1 263 0
 285 0094 C046     		mov	r8, r8
 286              	.L9:
 264:.\cmsis_boot/system_stm32f0xx.c ****   }
 265:.\cmsis_boot/system_stm32f0xx.c ****   /* Compute HCLK clock frequency ----------------*/
 266:.\cmsis_boot/system_stm32f0xx.c ****   /* Get HCLK prescaler */
 267:.\cmsis_boot/system_stm32f0xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 287              		.loc 1 267 0
 288 0096 084B     		ldr	r3, .L13	@ D.4790,
 289 0098 5A68     		ldr	r2, [r3, #4]	@ D.4791, D.4790_23->CFGR
 290 009a F023     		mov	r3, #240	@ tmp185,
 291 009c 1340     		and	r3, r2	@ D.4792, D.4791
 292 009e 1B09     		lsr	r3, r3, #4	@ D.4793, D.4792,
 293 00a0 094A     		ldr	r2, .L13+16	@ tmp186,
 294 00a2 D35C     		ldrb	r3, [r2, r3]	@ tmp187,* D.4793
 295 00a4 DBB2     		uxtb	r3, r3	@ D.4794, tmp187
 296 00a6 0393     		str	r3, [sp, #12]	@ D.4794, tmp
 268:.\cmsis_boot/system_stm32f0xx.c ****   /* HCLK clock frequency */
 269:.\cmsis_boot/system_stm32f0xx.c ****   SystemCoreClock >>= tmp;  
 297              		.loc 1 269 0
 298 00a8 044B     		ldr	r3, .L13+4	@ tmp188,
 299 00aa 1A68     		ldr	r2, [r3]	@ SystemCoreClock.8, SystemCoreClock
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 11


 300 00ac 039B     		ldr	r3, [sp, #12]	@ tmp.9, tmp
 301 00ae DA40     		lsr	r2, r2, r3	@ SystemCoreClock.10, SystemCoreClock.8, tmp.9
 302 00b0 024B     		ldr	r3, .L13+4	@ tmp189,
 303 00b2 1A60     		str	r2, [r3]	@ SystemCoreClock.10, SystemCoreClock
 270:.\cmsis_boot/system_stm32f0xx.c **** }
 304              		.loc 1 270 0
 305 00b4 05B0     		add	sp, sp, #20	@,,
 306              		@ sp needed for prologue	@
 307 00b6 00BD     		pop	{pc}
 308              	.L14:
 309              		.align	2
 310              	.L13:
 311 00b8 00100240 		.word	1073876992
 312 00bc 00000000 		.word	SystemCoreClock
 313 00c0 00127A00 		.word	8000000
 314 00c4 00093D00 		.word	4000000
 315 00c8 00000000 		.word	AHBPrescTable
 316              		.cfi_endproc
 317              	.LFE21:
 318              		.size	SystemCoreClockUpdate, .-SystemCoreClockUpdate
 319              		.section	.text.SetSysClock,"ax",%progbits
 320              		.align	2
 321              		.code	16
 322              		.thumb_func
 323              		.type	SetSysClock, %function
 324              	SetSysClock:
 325              	.LFB22:
 271:.\cmsis_boot/system_stm32f0xx.c **** 
 272:.\cmsis_boot/system_stm32f0xx.c **** /**
 273:.\cmsis_boot/system_stm32f0xx.c ****   * @brief  Configures the System clock frequency, AHB/APBx prescalers and Flash
 274:.\cmsis_boot/system_stm32f0xx.c ****   *         settings.
 275:.\cmsis_boot/system_stm32f0xx.c ****   * @note   This function should be called only once the RCC clock configuration
 276:.\cmsis_boot/system_stm32f0xx.c ****   *         is reset to the default reset state (done in SystemInit() function).
 277:.\cmsis_boot/system_stm32f0xx.c ****   * @param  None
 278:.\cmsis_boot/system_stm32f0xx.c ****   * @retval None
 279:.\cmsis_boot/system_stm32f0xx.c ****   */
 280:.\cmsis_boot/system_stm32f0xx.c **** static void SetSysClock(void)
 281:.\cmsis_boot/system_stm32f0xx.c **** {
 326              		.loc 1 281 0
 327              		.cfi_startproc
 328 0000 82B0     		sub	sp, sp, #8	@,,
 329              	.LCFI3:
 330              		.cfi_def_cfa_offset 8
 282:.\cmsis_boot/system_stm32f0xx.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 331              		.loc 1 282 0
 332 0002 0023     		mov	r3, #0	@ tmp226,
 333 0004 0193     		str	r3, [sp, #4]	@ tmp226, StartUpCounter
 334 0006 0023     		mov	r3, #0	@ tmp227,
 335 0008 0093     		str	r3, [sp]	@ tmp227, HSEStatus
 283:.\cmsis_boot/system_stm32f0xx.c ****   
 284:.\cmsis_boot/system_stm32f0xx.c ****   /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/
 285:.\cmsis_boot/system_stm32f0xx.c ****   /* Enable HSE */    
 286:.\cmsis_boot/system_stm32f0xx.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 336              		.loc 1 286 0
 337 000a 564B     		ldr	r3, .L27	@ D.4675,
 338 000c 554A     		ldr	r2, .L27	@ D.4676,
 339 000e 1268     		ldr	r2, [r2]	@ D.4677, D.4676_2->CR
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 12


 340 0010 8021     		mov	r1, #128	@ tmp262,
 341 0012 4902     		lsl	r1, r1, #9	@ tmp228, tmp262,
 342 0014 0A43     		orr	r2, r1	@ D.4678, tmp228
 343 0016 1A60     		str	r2, [r3]	@ D.4678, D.4675_1->CR
 344              	.L17:
 287:.\cmsis_boot/system_stm32f0xx.c ****  
 288:.\cmsis_boot/system_stm32f0xx.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 289:.\cmsis_boot/system_stm32f0xx.c ****   do
 290:.\cmsis_boot/system_stm32f0xx.c ****   {
 291:.\cmsis_boot/system_stm32f0xx.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 345              		.loc 1 291 0 discriminator 1
 346 0018 524B     		ldr	r3, .L27	@ D.4679,
 347 001a 1A68     		ldr	r2, [r3]	@ D.4680, D.4679_5->CR
 348 001c 8023     		mov	r3, #128	@ tmp261,
 349 001e 9B02     		lsl	r3, r3, #10	@ tmp229, tmp261,
 350 0020 1340     		and	r3, r2	@ HSEStatus.0, D.4680
 351 0022 0093     		str	r3, [sp]	@ HSEStatus.0, HSEStatus
 292:.\cmsis_boot/system_stm32f0xx.c ****     StartUpCounter++;  
 352              		.loc 1 292 0 discriminator 1
 353 0024 019B     		ldr	r3, [sp, #4]	@ StartUpCounter.1, StartUpCounter
 354 0026 0133     		add	r3, r3, #1	@ StartUpCounter.2,
 355 0028 0193     		str	r3, [sp, #4]	@ StartUpCounter.2, StartUpCounter
 293:.\cmsis_boot/system_stm32f0xx.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 356              		.loc 1 293 0 discriminator 1
 357 002a 009B     		ldr	r3, [sp]	@ HSEStatus.3, HSEStatus
 358 002c 002B     		cmp	r3, #0	@ HSEStatus.3,
 359 002e 04D1     		bne	.L16	@,
 360 0030 019A     		ldr	r2, [sp, #4]	@ StartUpCounter.4, StartUpCounter
 361 0032 A023     		mov	r3, #160	@ tmp260,
 362 0034 DB01     		lsl	r3, r3, #7	@ tmp230, tmp260,
 363 0036 9A42     		cmp	r2, r3	@ StartUpCounter.4, tmp230
 364 0038 EED1     		bne	.L17	@,
 365              	.L16:
 294:.\cmsis_boot/system_stm32f0xx.c **** 
 295:.\cmsis_boot/system_stm32f0xx.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 366              		.loc 1 295 0
 367 003a 4A4B     		ldr	r3, .L27	@ D.4687,
 368 003c 1A68     		ldr	r2, [r3]	@ D.4688, D.4687_12->CR
 369 003e 8023     		mov	r3, #128	@ tmp259,
 370 0040 9B02     		lsl	r3, r3, #10	@ tmp231, tmp259,
 371 0042 1340     		and	r3, r2	@ D.4689, D.4688
 372 0044 02D0     		beq	.L18	@,
 296:.\cmsis_boot/system_stm32f0xx.c ****   {
 297:.\cmsis_boot/system_stm32f0xx.c ****     HSEStatus = (uint32_t)0x01;
 373              		.loc 1 297 0
 374 0046 0123     		mov	r3, #1	@ tmp232,
 375 0048 0093     		str	r3, [sp]	@ tmp232, HSEStatus
 376 004a 01E0     		b	.L19	@
 377              	.L18:
 298:.\cmsis_boot/system_stm32f0xx.c ****   }
 299:.\cmsis_boot/system_stm32f0xx.c ****   else
 300:.\cmsis_boot/system_stm32f0xx.c ****   {
 301:.\cmsis_boot/system_stm32f0xx.c ****     HSEStatus = (uint32_t)0x00;
 378              		.loc 1 301 0
 379 004c 0023     		mov	r3, #0	@ tmp233,
 380 004e 0093     		str	r3, [sp]	@ tmp233, HSEStatus
 381              	.L19:
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 13


 302:.\cmsis_boot/system_stm32f0xx.c ****   }  
 303:.\cmsis_boot/system_stm32f0xx.c **** 
 304:.\cmsis_boot/system_stm32f0xx.c ****   if (HSEStatus == (uint32_t)0x01)
 382              		.loc 1 304 0
 383 0050 009B     		ldr	r3, [sp]	@ HSEStatus.5, HSEStatus
 384 0052 012B     		cmp	r3, #1	@ HSEStatus.5,
 385 0054 39D1     		bne	.L20	@,
 305:.\cmsis_boot/system_stm32f0xx.c ****   {
 306:.\cmsis_boot/system_stm32f0xx.c ****     /* Enable Prefetch Buffer and set Flash Latency */
 307:.\cmsis_boot/system_stm32f0xx.c ****     FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
 386              		.loc 1 307 0
 387 0056 444B     		ldr	r3, .L27+4	@ D.4696,
 388 0058 1122     		mov	r2, #17	@ tmp234,
 389 005a 1A60     		str	r2, [r3]	@ tmp234, D.4696_16->ACR
 308:.\cmsis_boot/system_stm32f0xx.c ****  
 309:.\cmsis_boot/system_stm32f0xx.c ****     /* HCLK = SYSCLK */
 310:.\cmsis_boot/system_stm32f0xx.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 390              		.loc 1 310 0
 391 005c 414B     		ldr	r3, .L27	@ D.4697,
 392 005e 414A     		ldr	r2, .L27	@ D.4698,
 393 0060 5268     		ldr	r2, [r2, #4]	@ D.4699, D.4698_18->CFGR
 394 0062 5A60     		str	r2, [r3, #4]	@ D.4699, D.4697_17->CFGR
 311:.\cmsis_boot/system_stm32f0xx.c ****       
 312:.\cmsis_boot/system_stm32f0xx.c ****     /* PCLK = HCLK */
 313:.\cmsis_boot/system_stm32f0xx.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;
 395              		.loc 1 313 0
 396 0064 3F4B     		ldr	r3, .L27	@ D.4700,
 397 0066 3F4A     		ldr	r2, .L27	@ D.4701,
 398 0068 5268     		ldr	r2, [r2, #4]	@ D.4702, D.4701_21->CFGR
 399 006a 5A60     		str	r2, [r3, #4]	@ D.4702, D.4700_20->CFGR
 314:.\cmsis_boot/system_stm32f0xx.c **** 
 315:.\cmsis_boot/system_stm32f0xx.c ****     /* PLL configuration = HSE * 6 = 48 MHz */
 316:.\cmsis_boot/system_stm32f0xx.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 400              		.loc 1 316 0
 401 006c 3D4B     		ldr	r3, .L27	@ D.4703,
 402 006e 3D4A     		ldr	r2, .L27	@ D.4704,
 403 0070 5168     		ldr	r1, [r2, #4]	@ D.4705, D.4704_24->CFGR
 404 0072 3E4A     		ldr	r2, .L27+8	@ tmp235,
 405 0074 0A40     		and	r2, r1	@ D.4706, D.4705
 406 0076 5A60     		str	r2, [r3, #4]	@ D.4706, D.4703_23->CFGR
 317:.\cmsis_boot/system_stm32f0xx.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL6
 407              		.loc 1 317 0
 408 0078 3A4B     		ldr	r3, .L27	@ D.4707,
 409 007a 3A4A     		ldr	r2, .L27	@ D.4708,
 410 007c 5268     		ldr	r2, [r2, #4]	@ D.4709, D.4708_28->CFGR
 411 007e 8821     		mov	r1, #136	@ tmp257,
 412 0080 4903     		lsl	r1, r1, #13	@ tmp236, tmp257,
 413 0082 0A43     		orr	r2, r1	@ D.4710, tmp236
 414 0084 5A60     		str	r2, [r3, #4]	@ D.4710, D.4707_27->CFGR
 318:.\cmsis_boot/system_stm32f0xx.c ****             
 319:.\cmsis_boot/system_stm32f0xx.c ****     /* Enable PLL */
 320:.\cmsis_boot/system_stm32f0xx.c ****     RCC->CR |= RCC_CR_PLLON;
 415              		.loc 1 320 0
 416 0086 374B     		ldr	r3, .L27	@ D.4711,
 417 0088 364A     		ldr	r2, .L27	@ D.4712,
 418 008a 1268     		ldr	r2, [r2]	@ D.4713, D.4712_32->CR
 419 008c 8021     		mov	r1, #128	@ tmp258,
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 14


 420 008e 4904     		lsl	r1, r1, #17	@ tmp237, tmp258,
 421 0090 0A43     		orr	r2, r1	@ D.4714, tmp237
 422 0092 1A60     		str	r2, [r3]	@ D.4714, D.4711_31->CR
 321:.\cmsis_boot/system_stm32f0xx.c **** 
 322:.\cmsis_boot/system_stm32f0xx.c ****     /* Wait till PLL is ready */
 323:.\cmsis_boot/system_stm32f0xx.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 423              		.loc 1 323 0
 424 0094 C046     		mov	r8, r8
 425              	.L21:
 426              		.loc 1 323 0 is_stmt 0 discriminator 1
 427 0096 334B     		ldr	r3, .L27	@ D.4715,
 428 0098 1A68     		ldr	r2, [r3]	@ D.4716, D.4715_35->CR
 429 009a 8023     		mov	r3, #128	@ tmp256,
 430 009c 9B04     		lsl	r3, r3, #18	@ tmp238, tmp256,
 431 009e 1340     		and	r3, r2	@ D.4717, D.4716
 432 00a0 F9D0     		beq	.L21	@,
 324:.\cmsis_boot/system_stm32f0xx.c ****     {
 325:.\cmsis_boot/system_stm32f0xx.c ****     }
 326:.\cmsis_boot/system_stm32f0xx.c **** 
 327:.\cmsis_boot/system_stm32f0xx.c ****     /* Select PLL as system clock source */
 328:.\cmsis_boot/system_stm32f0xx.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 433              		.loc 1 328 0 is_stmt 1
 434 00a2 304B     		ldr	r3, .L27	@ D.4718,
 435 00a4 2F4A     		ldr	r2, .L27	@ D.4719,
 436 00a6 5268     		ldr	r2, [r2, #4]	@ D.4720, D.4719_39->CFGR
 437 00a8 0321     		mov	r1, #3	@ tmp239,
 438 00aa 8A43     		bic	r2, r1	@ D.4721, tmp239
 439 00ac 5A60     		str	r2, [r3, #4]	@ D.4721, D.4718_38->CFGR
 329:.\cmsis_boot/system_stm32f0xx.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 440              		.loc 1 329 0
 441 00ae 2D4B     		ldr	r3, .L27	@ D.4722,
 442 00b0 2C4A     		ldr	r2, .L27	@ D.4723,
 443 00b2 5268     		ldr	r2, [r2, #4]	@ D.4724, D.4723_43->CFGR
 444 00b4 0221     		mov	r1, #2	@ tmp240,
 445 00b6 0A43     		orr	r2, r1	@ D.4725, tmp240
 446 00b8 5A60     		str	r2, [r3, #4]	@ D.4725, D.4722_42->CFGR
 330:.\cmsis_boot/system_stm32f0xx.c **** 
 331:.\cmsis_boot/system_stm32f0xx.c ****     /* Wait till PLL is used as system clock source */
 332:.\cmsis_boot/system_stm32f0xx.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 447              		.loc 1 332 0
 448 00ba C046     		mov	r8, r8
 449              	.L22:
 450              		.loc 1 332 0 is_stmt 0 discriminator 1
 451 00bc 294B     		ldr	r3, .L27	@ D.4726,
 452 00be 5A68     		ldr	r2, [r3, #4]	@ D.4727, D.4726_46->CFGR
 453 00c0 0C23     		mov	r3, #12	@ tmp241,
 454 00c2 1340     		and	r3, r2	@ D.4728, D.4727
 455 00c4 082B     		cmp	r3, #8	@ D.4728,
 456 00c6 F9D1     		bne	.L22	@,
 457              		.loc 1 332 0
 458 00c8 4AE0     		b	.L15	@
 459              	.L20:
 333:.\cmsis_boot/system_stm32f0xx.c ****     {
 334:.\cmsis_boot/system_stm32f0xx.c ****     }
 335:.\cmsis_boot/system_stm32f0xx.c ****   }
 336:.\cmsis_boot/system_stm32f0xx.c ****   else
 337:.\cmsis_boot/system_stm32f0xx.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 15


 338:.\cmsis_boot/system_stm32f0xx.c ****          configuration. User can add here some code to deal with this error */
 339:.\cmsis_boot/system_stm32f0xx.c **** 	  //--- Enable HSI clock ---//
 340:.\cmsis_boot/system_stm32f0xx.c **** 	  RCC->CR |= 0x00000001;
 460              		.loc 1 340 0 is_stmt 1
 461 00ca 264B     		ldr	r3, .L27	@ D.4730,
 462 00cc 254A     		ldr	r2, .L27	@ D.4731,
 463 00ce 1268     		ldr	r2, [r2]	@ D.4732, D.4731_50->CR
 464 00d0 0121     		mov	r1, #1	@ tmp242,
 465 00d2 0A43     		orr	r2, r1	@ D.4733, tmp242
 466 00d4 1A60     		str	r2, [r3]	@ D.4733, D.4730_49->CR
 341:.\cmsis_boot/system_stm32f0xx.c **** 
 342:.\cmsis_boot/system_stm32f0xx.c **** 	  //--- Wait for PLL ready ---//
 343:.\cmsis_boot/system_stm32f0xx.c **** 	  while (!(RCC->CR & 0x00000002));
 467              		.loc 1 343 0
 468 00d6 C046     		mov	r8, r8
 469              	.L24:
 470              		.loc 1 343 0 is_stmt 0 discriminator 1
 471 00d8 224B     		ldr	r3, .L27	@ D.4734,
 472 00da 1A68     		ldr	r2, [r3]	@ D.4735, D.4734_53->CR
 473 00dc 0223     		mov	r3, #2	@ tmp243,
 474 00de 1340     		and	r3, r2	@ D.4736, D.4735
 475 00e0 FAD0     		beq	.L24	@,
 344:.\cmsis_boot/system_stm32f0xx.c **** 
 345:.\cmsis_boot/system_stm32f0xx.c **** 	  /* Enable Prefetch Buffer and set Flash Latency */
 346:.\cmsis_boot/system_stm32f0xx.c **** 	  FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
 476              		.loc 1 346 0 is_stmt 1
 477 00e2 214B     		ldr	r3, .L27+4	@ D.4737,
 478 00e4 1122     		mov	r2, #17	@ tmp244,
 479 00e6 1A60     		str	r2, [r3]	@ tmp244, D.4737_56->ACR
 347:.\cmsis_boot/system_stm32f0xx.c **** 
 348:.\cmsis_boot/system_stm32f0xx.c **** 	  /* HCLK = SYSCLK */
 349:.\cmsis_boot/system_stm32f0xx.c **** 	  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 480              		.loc 1 349 0
 481 00e8 1E4B     		ldr	r3, .L27	@ D.4738,
 482 00ea 1E4A     		ldr	r2, .L27	@ D.4739,
 483 00ec 5268     		ldr	r2, [r2, #4]	@ D.4740, D.4739_58->CFGR
 484 00ee 5A60     		str	r2, [r3, #4]	@ D.4740, D.4738_57->CFGR
 350:.\cmsis_boot/system_stm32f0xx.c **** 
 351:.\cmsis_boot/system_stm32f0xx.c **** 	  /* PCLK = HCLK */
 352:.\cmsis_boot/system_stm32f0xx.c **** 	  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;
 485              		.loc 1 352 0
 486 00f0 1C4B     		ldr	r3, .L27	@ D.4741,
 487 00f2 1C4A     		ldr	r2, .L27	@ D.4742,
 488 00f4 5268     		ldr	r2, [r2, #4]	@ D.4743, D.4742_61->CFGR
 489 00f6 5A60     		str	r2, [r3, #4]	@ D.4743, D.4741_60->CFGR
 353:.\cmsis_boot/system_stm32f0xx.c **** 
 354:.\cmsis_boot/system_stm32f0xx.c **** 	  /* PLL configuration = HSI/2 * 12 = 48 MHz */
 355:.\cmsis_boot/system_stm32f0xx.c **** 	  RCC->CFGR &= ~0x00010000; //PLL in HSI/2
 490              		.loc 1 355 0
 491 00f8 1A4B     		ldr	r3, .L27	@ D.4744,
 492 00fa 1A4A     		ldr	r2, .L27	@ D.4745,
 493 00fc 5168     		ldr	r1, [r2, #4]	@ D.4746, D.4745_64->CFGR
 494 00fe 1C4A     		ldr	r2, .L27+12	@ tmp245,
 495 0100 0A40     		and	r2, r1	@ D.4747, D.4746
 496 0102 5A60     		str	r2, [r3, #4]	@ D.4747, D.4744_63->CFGR
 356:.\cmsis_boot/system_stm32f0xx.c **** 
 357:.\cmsis_boot/system_stm32f0xx.c **** 	  RCC->CFGR &= ~0x003C0000;
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 16


 497              		.loc 1 357 0
 498 0104 174B     		ldr	r3, .L27	@ D.4748,
 499 0106 174A     		ldr	r2, .L27	@ D.4749,
 500 0108 5168     		ldr	r1, [r2, #4]	@ D.4750, D.4749_68->CFGR
 501 010a 1A4A     		ldr	r2, .L27+16	@ tmp246,
 502 010c 0A40     		and	r2, r1	@ D.4751, D.4750
 503 010e 5A60     		str	r2, [r3, #4]	@ D.4751, D.4748_67->CFGR
 358:.\cmsis_boot/system_stm32f0xx.c **** 	  RCC->CFGR |= 0x00280000;  //PLL mult x12
 504              		.loc 1 358 0
 505 0110 144B     		ldr	r3, .L27	@ D.4752,
 506 0112 144A     		ldr	r2, .L27	@ D.4753,
 507 0114 5268     		ldr	r2, [r2, #4]	@ D.4754, D.4753_72->CFGR
 508 0116 A021     		mov	r1, #160	@ tmp254,
 509 0118 8903     		lsl	r1, r1, #14	@ tmp247, tmp254,
 510 011a 0A43     		orr	r2, r1	@ D.4755, tmp247
 511 011c 5A60     		str	r2, [r3, #4]	@ D.4755, D.4752_71->CFGR
 359:.\cmsis_boot/system_stm32f0xx.c **** 
 360:.\cmsis_boot/system_stm32f0xx.c **** 	  /* Enable PLL */
 361:.\cmsis_boot/system_stm32f0xx.c **** 	  RCC->CR |= RCC_CR_PLLON;
 512              		.loc 1 361 0
 513 011e 114B     		ldr	r3, .L27	@ D.4756,
 514 0120 104A     		ldr	r2, .L27	@ D.4757,
 515 0122 1268     		ldr	r2, [r2]	@ D.4758, D.4757_76->CR
 516 0124 8021     		mov	r1, #128	@ tmp255,
 517 0126 4904     		lsl	r1, r1, #17	@ tmp248, tmp255,
 518 0128 0A43     		orr	r2, r1	@ D.4759, tmp248
 519 012a 1A60     		str	r2, [r3]	@ D.4759, D.4756_75->CR
 362:.\cmsis_boot/system_stm32f0xx.c **** 
 363:.\cmsis_boot/system_stm32f0xx.c **** 	  /* Wait till PLL is ready */
 364:.\cmsis_boot/system_stm32f0xx.c **** 	  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 520              		.loc 1 364 0
 521 012c C046     		mov	r8, r8
 522              	.L25:
 523              		.loc 1 364 0 is_stmt 0 discriminator 1
 524 012e 0D4B     		ldr	r3, .L27	@ D.4760,
 525 0130 1A68     		ldr	r2, [r3]	@ D.4761, D.4760_79->CR
 526 0132 8023     		mov	r3, #128	@ tmp253,
 527 0134 9B04     		lsl	r3, r3, #18	@ tmp249, tmp253,
 528 0136 1340     		and	r3, r2	@ D.4762, D.4761
 529 0138 F9D0     		beq	.L25	@,
 365:.\cmsis_boot/system_stm32f0xx.c **** 	  {
 366:.\cmsis_boot/system_stm32f0xx.c **** 	  }
 367:.\cmsis_boot/system_stm32f0xx.c **** 
 368:.\cmsis_boot/system_stm32f0xx.c **** 	  /* Select PLL as system clock source */
 369:.\cmsis_boot/system_stm32f0xx.c **** 	  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 530              		.loc 1 369 0 is_stmt 1
 531 013a 0A4B     		ldr	r3, .L27	@ D.4763,
 532 013c 094A     		ldr	r2, .L27	@ D.4764,
 533 013e 5268     		ldr	r2, [r2, #4]	@ D.4765, D.4764_83->CFGR
 534 0140 0321     		mov	r1, #3	@ tmp250,
 535 0142 8A43     		bic	r2, r1	@ D.4766, tmp250
 536 0144 5A60     		str	r2, [r3, #4]	@ D.4766, D.4763_82->CFGR
 370:.\cmsis_boot/system_stm32f0xx.c **** 	  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 537              		.loc 1 370 0
 538 0146 074B     		ldr	r3, .L27	@ D.4767,
 539 0148 064A     		ldr	r2, .L27	@ D.4768,
 540 014a 5268     		ldr	r2, [r2, #4]	@ D.4769, D.4768_87->CFGR
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 17


 541 014c 0221     		mov	r1, #2	@ tmp251,
 542 014e 0A43     		orr	r2, r1	@ D.4770, tmp251
 543 0150 5A60     		str	r2, [r3, #4]	@ D.4770, D.4767_86->CFGR
 371:.\cmsis_boot/system_stm32f0xx.c **** 
 372:.\cmsis_boot/system_stm32f0xx.c **** 	  /* Wait till PLL is used as system clock source */
 373:.\cmsis_boot/system_stm32f0xx.c **** 	  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 544              		.loc 1 373 0
 545 0152 C046     		mov	r8, r8
 546              	.L26:
 547              		.loc 1 373 0 is_stmt 0 discriminator 1
 548 0154 034B     		ldr	r3, .L27	@ D.4771,
 549 0156 5A68     		ldr	r2, [r3, #4]	@ D.4772, D.4771_90->CFGR
 550 0158 0C23     		mov	r3, #12	@ tmp252,
 551 015a 1340     		and	r3, r2	@ D.4773, D.4772
 552 015c 082B     		cmp	r3, #8	@ D.4773,
 553 015e F9D1     		bne	.L26	@,
 554              	.L15:
 374:.\cmsis_boot/system_stm32f0xx.c **** 	  {
 375:.\cmsis_boot/system_stm32f0xx.c **** 	  }
 376:.\cmsis_boot/system_stm32f0xx.c ****   }  
 377:.\cmsis_boot/system_stm32f0xx.c **** }
 555              		.loc 1 377 0 is_stmt 1
 556 0160 02B0     		add	sp, sp, #8	@,,
 557              		@ sp needed for prologue	@
 558 0162 7047     		bx	lr
 559              	.L28:
 560              		.align	2
 561              	.L27:
 562 0164 00100240 		.word	1073876992
 563 0168 00200240 		.word	1073881088
 564 016c FF7FC0FF 		.word	-4161537
 565 0170 FFFFFEFF 		.word	-65537
 566 0174 FFFFC3FF 		.word	-3932161
 567              		.cfi_endproc
 568              	.LFE22:
 569              		.size	SetSysClock, .-SetSysClock
 570              		.section	.text.SetSysClockInternalRC,"ax",%progbits
 571              		.align	2
 572              		.global	SetSysClockInternalRC
 573              		.code	16
 574              		.thumb_func
 575              		.type	SetSysClockInternalRC, %function
 576              	SetSysClockInternalRC:
 577              	.LFB23:
 378:.\cmsis_boot/system_stm32f0xx.c **** 
 379:.\cmsis_boot/system_stm32f0xx.c **** void SetSysClockInternalRC (void)
 380:.\cmsis_boot/system_stm32f0xx.c **** {
 578              		.loc 1 380 0
 579              		.cfi_startproc
 381:.\cmsis_boot/system_stm32f0xx.c ****  //--- Enable HSI clock ---//
 382:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CR |= 0x00000001;
 580              		.loc 1 382 0
 581 0000 254B     		ldr	r3, .L33	@ D.4631,
 582 0002 254A     		ldr	r2, .L33	@ D.4632,
 583 0004 1268     		ldr	r2, [r2]	@ D.4633, D.4632_2->CR
 584 0006 0121     		mov	r1, #1	@ tmp178,
 585 0008 0A43     		orr	r2, r1	@ D.4634, tmp178
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 18


 586 000a 1A60     		str	r2, [r3]	@ D.4634, D.4631_1->CR
 383:.\cmsis_boot/system_stm32f0xx.c **** 
 384:.\cmsis_boot/system_stm32f0xx.c **** 	//--- Wait for PLL ready ---//
 385:.\cmsis_boot/system_stm32f0xx.c **** 	while (!(RCC->CR & 0x00000002));
 587              		.loc 1 385 0
 588 000c C046     		mov	r8, r8
 589              	.L30:
 590              		.loc 1 385 0 is_stmt 0 discriminator 1
 591 000e 224B     		ldr	r3, .L33	@ D.4635,
 592 0010 1A68     		ldr	r2, [r3]	@ D.4636, D.4635_5->CR
 593 0012 0223     		mov	r3, #2	@ tmp179,
 594 0014 1340     		and	r3, r2	@ D.4637, D.4636
 595 0016 FAD0     		beq	.L30	@,
 386:.\cmsis_boot/system_stm32f0xx.c **** 
 387:.\cmsis_boot/system_stm32f0xx.c **** 	/* Enable Prefetch Buffer and set Flash Latency */
 388:.\cmsis_boot/system_stm32f0xx.c **** 	FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;
 596              		.loc 1 388 0 is_stmt 1
 597 0018 204B     		ldr	r3, .L33+4	@ D.4638,
 598 001a 1122     		mov	r2, #17	@ tmp180,
 599 001c 1A60     		str	r2, [r3]	@ tmp180, D.4638_8->ACR
 389:.\cmsis_boot/system_stm32f0xx.c **** 
 390:.\cmsis_boot/system_stm32f0xx.c **** 	/* HCLK = SYSCLK */
 391:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 600              		.loc 1 391 0
 601 001e 1E4B     		ldr	r3, .L33	@ D.4639,
 602 0020 1D4A     		ldr	r2, .L33	@ D.4640,
 603 0022 5268     		ldr	r2, [r2, #4]	@ D.4641, D.4640_10->CFGR
 604 0024 5A60     		str	r2, [r3, #4]	@ D.4641, D.4639_9->CFGR
 392:.\cmsis_boot/system_stm32f0xx.c **** 
 393:.\cmsis_boot/system_stm32f0xx.c **** 	/* PCLK = HCLK */
 394:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;
 605              		.loc 1 394 0
 606 0026 1C4B     		ldr	r3, .L33	@ D.4642,
 607 0028 1B4A     		ldr	r2, .L33	@ D.4643,
 608 002a 5268     		ldr	r2, [r2, #4]	@ D.4644, D.4643_13->CFGR
 609 002c 5A60     		str	r2, [r3, #4]	@ D.4644, D.4642_12->CFGR
 395:.\cmsis_boot/system_stm32f0xx.c **** 
 396:.\cmsis_boot/system_stm32f0xx.c **** 	/* PLL configuration = HSI/2 * 12 = 48 MHz */
 397:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CFGR &= ~0x00010000; //PLL in HSI/2
 610              		.loc 1 397 0
 611 002e 1A4B     		ldr	r3, .L33	@ D.4645,
 612 0030 194A     		ldr	r2, .L33	@ D.4646,
 613 0032 5168     		ldr	r1, [r2, #4]	@ D.4647, D.4646_16->CFGR
 614 0034 1A4A     		ldr	r2, .L33+8	@ tmp181,
 615 0036 0A40     		and	r2, r1	@ D.4648, D.4647
 616 0038 5A60     		str	r2, [r3, #4]	@ D.4648, D.4645_15->CFGR
 398:.\cmsis_boot/system_stm32f0xx.c **** 
 399:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CFGR &= ~0x003C0000;
 617              		.loc 1 399 0
 618 003a 174B     		ldr	r3, .L33	@ D.4649,
 619 003c 164A     		ldr	r2, .L33	@ D.4650,
 620 003e 5168     		ldr	r1, [r2, #4]	@ D.4651, D.4650_20->CFGR
 621 0040 184A     		ldr	r2, .L33+12	@ tmp182,
 622 0042 0A40     		and	r2, r1	@ D.4652, D.4651
 623 0044 5A60     		str	r2, [r3, #4]	@ D.4652, D.4649_19->CFGR
 400:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CFGR |= 0x00280000;  //PLL mult x12
 624              		.loc 1 400 0
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 19


 625 0046 144B     		ldr	r3, .L33	@ D.4653,
 626 0048 134A     		ldr	r2, .L33	@ D.4654,
 627 004a 5268     		ldr	r2, [r2, #4]	@ D.4655, D.4654_24->CFGR
 628 004c A021     		mov	r1, #160	@ tmp190,
 629 004e 8903     		lsl	r1, r1, #14	@ tmp183, tmp190,
 630 0050 0A43     		orr	r2, r1	@ D.4656, tmp183
 631 0052 5A60     		str	r2, [r3, #4]	@ D.4656, D.4653_23->CFGR
 401:.\cmsis_boot/system_stm32f0xx.c **** 
 402:.\cmsis_boot/system_stm32f0xx.c **** 	/* Enable PLL */
 403:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CR |= RCC_CR_PLLON;
 632              		.loc 1 403 0
 633 0054 104B     		ldr	r3, .L33	@ D.4657,
 634 0056 104A     		ldr	r2, .L33	@ D.4658,
 635 0058 1268     		ldr	r2, [r2]	@ D.4659, D.4658_28->CR
 636 005a 8021     		mov	r1, #128	@ tmp191,
 637 005c 4904     		lsl	r1, r1, #17	@ tmp184, tmp191,
 638 005e 0A43     		orr	r2, r1	@ D.4660, tmp184
 639 0060 1A60     		str	r2, [r3]	@ D.4660, D.4657_27->CR
 404:.\cmsis_boot/system_stm32f0xx.c **** 
 405:.\cmsis_boot/system_stm32f0xx.c **** 	/* Wait till PLL is ready */
 406:.\cmsis_boot/system_stm32f0xx.c **** 	while((RCC->CR & RCC_CR_PLLRDY) == 0)
 640              		.loc 1 406 0
 641 0062 C046     		mov	r8, r8
 642              	.L31:
 643              		.loc 1 406 0 is_stmt 0 discriminator 1
 644 0064 0C4B     		ldr	r3, .L33	@ D.4661,
 645 0066 1A68     		ldr	r2, [r3]	@ D.4662, D.4661_31->CR
 646 0068 8023     		mov	r3, #128	@ tmp189,
 647 006a 9B04     		lsl	r3, r3, #18	@ tmp185, tmp189,
 648 006c 1340     		and	r3, r2	@ D.4663, D.4662
 649 006e F9D0     		beq	.L31	@,
 407:.\cmsis_boot/system_stm32f0xx.c **** 	{
 408:.\cmsis_boot/system_stm32f0xx.c **** 	}
 409:.\cmsis_boot/system_stm32f0xx.c **** 
 410:.\cmsis_boot/system_stm32f0xx.c **** 	/* Select PLL as system clock source */
 411:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 650              		.loc 1 411 0 is_stmt 1
 651 0070 094B     		ldr	r3, .L33	@ D.4664,
 652 0072 094A     		ldr	r2, .L33	@ D.4665,
 653 0074 5268     		ldr	r2, [r2, #4]	@ D.4666, D.4665_35->CFGR
 654 0076 0321     		mov	r1, #3	@ tmp186,
 655 0078 8A43     		bic	r2, r1	@ D.4667, tmp186
 656 007a 5A60     		str	r2, [r3, #4]	@ D.4667, D.4664_34->CFGR
 412:.\cmsis_boot/system_stm32f0xx.c **** 	RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 657              		.loc 1 412 0
 658 007c 064B     		ldr	r3, .L33	@ D.4668,
 659 007e 064A     		ldr	r2, .L33	@ D.4669,
 660 0080 5268     		ldr	r2, [r2, #4]	@ D.4670, D.4669_39->CFGR
 661 0082 0221     		mov	r1, #2	@ tmp187,
 662 0084 0A43     		orr	r2, r1	@ D.4671, tmp187
 663 0086 5A60     		str	r2, [r3, #4]	@ D.4671, D.4668_38->CFGR
 413:.\cmsis_boot/system_stm32f0xx.c **** 
 414:.\cmsis_boot/system_stm32f0xx.c **** 	/* Wait till PLL is used as system clock source */
 415:.\cmsis_boot/system_stm32f0xx.c **** 	while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 664              		.loc 1 415 0
 665 0088 C046     		mov	r8, r8
 666              	.L32:
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 20


 667              		.loc 1 415 0 is_stmt 0 discriminator 1
 668 008a 034B     		ldr	r3, .L33	@ D.4672,
 669 008c 5A68     		ldr	r2, [r3, #4]	@ D.4673, D.4672_42->CFGR
 670 008e 0C23     		mov	r3, #12	@ tmp188,
 671 0090 1340     		and	r3, r2	@ D.4674, D.4673
 672 0092 082B     		cmp	r3, #8	@ D.4674,
 673 0094 F9D1     		bne	.L32	@,
 416:.\cmsis_boot/system_stm32f0xx.c **** 	{
 417:.\cmsis_boot/system_stm32f0xx.c **** 	}
 418:.\cmsis_boot/system_stm32f0xx.c **** }
 674              		.loc 1 418 0 is_stmt 1
 675              		@ sp needed for prologue	@
 676 0096 7047     		bx	lr
 677              	.L34:
 678              		.align	2
 679              	.L33:
 680 0098 00100240 		.word	1073876992
 681 009c 00200240 		.word	1073881088
 682 00a0 FFFFFEFF 		.word	-65537
 683 00a4 FFFFC3FF 		.word	-3932161
 684              		.cfi_endproc
 685              	.LFE23:
 686              		.size	SetSysClockInternalRC, .-SetSysClockInternalRC
 687              		.text
 688              	.Letext0:
 689              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\4.7 2013q2\\bin\\../lib/gcc/arm-none-eab
 690              		.file 3 ".\\cmsis_boot\\stm32f0xx.h"
 691              		.section	.debug_info,"",%progbits
 692              	.Ldebug_info0:
 693 0000 26030000 		.4byte	0x326
 694 0004 0200     		.2byte	0x2
 695 0006 00000000 		.4byte	.Ldebug_abbrev0
 696 000a 04       		.byte	0x4
 697 000b 01       		.uleb128 0x1
 698 000c 28010000 		.4byte	.LASF39
 699 0010 01       		.byte	0x1
 700 0011 7B000000 		.4byte	.LASF40
 701 0015 BE010000 		.4byte	.LASF41
 702 0019 00000000 		.4byte	.Ldebug_ranges0+0
 703 001d 00000000 		.4byte	0
 704 0021 00000000 		.4byte	0
 705 0025 00000000 		.4byte	.Ldebug_line0
 706 0029 02       		.uleb128 0x2
 707 002a 01       		.byte	0x1
 708 002b 06       		.byte	0x6
 709 002c 60020000 		.4byte	.LASF0
 710 0030 03       		.uleb128 0x3
 711 0031 88010000 		.4byte	.LASF3
 712 0035 02       		.byte	0x2
 713 0036 2A       		.byte	0x2a
 714 0037 3B000000 		.4byte	0x3b
 715 003b 02       		.uleb128 0x2
 716 003c 01       		.byte	0x1
 717 003d 08       		.byte	0x8
 718 003e DC000000 		.4byte	.LASF1
 719 0042 02       		.uleb128 0x2
 720 0043 02       		.byte	0x2
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 21


 721 0044 05       		.byte	0x5
 722 0045 2A020000 		.4byte	.LASF2
 723 0049 03       		.uleb128 0x3
 724 004a 34020000 		.4byte	.LASF4
 725 004e 02       		.byte	0x2
 726 004f 36       		.byte	0x36
 727 0050 54000000 		.4byte	0x54
 728 0054 02       		.uleb128 0x2
 729 0055 02       		.byte	0x2
 730 0056 07       		.byte	0x7
 731 0057 C1000000 		.4byte	.LASF5
 732 005b 02       		.uleb128 0x2
 733 005c 04       		.byte	0x4
 734 005d 05       		.byte	0x5
 735 005e 52020000 		.4byte	.LASF6
 736 0062 03       		.uleb128 0x3
 737 0063 49020000 		.4byte	.LASF7
 738 0067 02       		.byte	0x2
 739 0068 50       		.byte	0x50
 740 0069 6D000000 		.4byte	0x6d
 741 006d 02       		.uleb128 0x2
 742 006e 04       		.byte	0x4
 743 006f 07       		.byte	0x7
 744 0070 A9000000 		.4byte	.LASF8
 745 0074 02       		.uleb128 0x2
 746 0075 08       		.byte	0x8
 747 0076 05       		.byte	0x5
 748 0077 B0010000 		.4byte	.LASF9
 749 007b 02       		.uleb128 0x2
 750 007c 08       		.byte	0x8
 751 007d 07       		.byte	0x7
 752 007e 71010000 		.4byte	.LASF10
 753 0082 04       		.uleb128 0x4
 754 0083 04       		.byte	0x4
 755 0084 05       		.byte	0x5
 756 0085 696E7400 		.ascii	"int\000"
 757 0089 02       		.uleb128 0x2
 758 008a 04       		.byte	0x4
 759 008b 07       		.byte	0x7
 760 008c 1B010000 		.4byte	.LASF11
 761 0090 02       		.uleb128 0x2
 762 0091 04       		.byte	0x4
 763 0092 07       		.byte	0x7
 764 0093 A7010000 		.4byte	.LASF12
 765 0097 05       		.uleb128 0x5
 766 0098 62000000 		.4byte	0x62
 767 009c 06       		.uleb128 0x6
 768 009d 01       		.byte	0x1
 769 009e 03       		.byte	0x3
 770 009f 6D01     		.2byte	0x16d
 771 00a1 B2000000 		.4byte	0xb2
 772 00a5 07       		.uleb128 0x7
 773 00a6 6C020000 		.4byte	.LASF13
 774 00aa 00       		.sleb128 0
 775 00ab 08       		.uleb128 0x8
 776 00ac 53455400 		.ascii	"SET\000"
 777 00b0 01       		.sleb128 1
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 22


 778 00b1 00       		.byte	0
 779 00b2 09       		.uleb128 0x9
 780 00b3 24       		.byte	0x24
 781 00b4 03       		.byte	0x3
 782 00b5 4702     		.2byte	0x247
 783 00b7 40010000 		.4byte	0x140
 784 00bb 0A       		.uleb128 0xa
 785 00bc 41435200 		.ascii	"ACR\000"
 786 00c0 03       		.byte	0x3
 787 00c1 4902     		.2byte	0x249
 788 00c3 97000000 		.4byte	0x97
 789 00c7 02       		.byte	0x2
 790 00c8 23       		.byte	0x23
 791 00c9 00       		.uleb128 0
 792 00ca 0B       		.uleb128 0xb
 793 00cb 5B020000 		.4byte	.LASF14
 794 00cf 03       		.byte	0x3
 795 00d0 4A02     		.2byte	0x24a
 796 00d2 97000000 		.4byte	0x97
 797 00d6 02       		.byte	0x2
 798 00d7 23       		.byte	0x23
 799 00d8 04       		.uleb128 0x4
 800 00d9 0B       		.uleb128 0xb
 801 00da D4000000 		.4byte	.LASF15
 802 00de 03       		.byte	0x3
 803 00df 4B02     		.2byte	0x24b
 804 00e1 97000000 		.4byte	0x97
 805 00e5 02       		.byte	0x2
 806 00e6 23       		.byte	0x23
 807 00e7 08       		.uleb128 0x8
 808 00e8 0A       		.uleb128 0xa
 809 00e9 535200   		.ascii	"SR\000"
 810 00ec 03       		.byte	0x3
 811 00ed 4C02     		.2byte	0x24c
 812 00ef 97000000 		.4byte	0x97
 813 00f3 02       		.byte	0x2
 814 00f4 23       		.byte	0x23
 815 00f5 0C       		.uleb128 0xc
 816 00f6 0A       		.uleb128 0xa
 817 00f7 435200   		.ascii	"CR\000"
 818 00fa 03       		.byte	0x3
 819 00fb 4D02     		.2byte	0x24d
 820 00fd 97000000 		.4byte	0x97
 821 0101 02       		.byte	0x2
 822 0102 23       		.byte	0x23
 823 0103 10       		.uleb128 0x10
 824 0104 0A       		.uleb128 0xa
 825 0105 415200   		.ascii	"AR\000"
 826 0108 03       		.byte	0x3
 827 0109 4E02     		.2byte	0x24e
 828 010b 97000000 		.4byte	0x97
 829 010f 02       		.byte	0x2
 830 0110 23       		.byte	0x23
 831 0111 14       		.uleb128 0x14
 832 0112 0B       		.uleb128 0xb
 833 0113 F8000000 		.4byte	.LASF16
 834 0117 03       		.byte	0x3
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 23


 835 0118 4F02     		.2byte	0x24f
 836 011a 97000000 		.4byte	0x97
 837 011e 02       		.byte	0x2
 838 011f 23       		.byte	0x23
 839 0120 18       		.uleb128 0x18
 840 0121 0A       		.uleb128 0xa
 841 0122 4F425200 		.ascii	"OBR\000"
 842 0126 03       		.byte	0x3
 843 0127 5002     		.2byte	0x250
 844 0129 97000000 		.4byte	0x97
 845 012d 02       		.byte	0x2
 846 012e 23       		.byte	0x23
 847 012f 1C       		.uleb128 0x1c
 848 0130 0B       		.uleb128 0xb
 849 0131 68000000 		.4byte	.LASF17
 850 0135 03       		.byte	0x3
 851 0136 5102     		.2byte	0x251
 852 0138 97000000 		.4byte	0x97
 853 013c 02       		.byte	0x2
 854 013d 23       		.byte	0x23
 855 013e 20       		.uleb128 0x20
 856 013f 00       		.byte	0
 857 0140 0C       		.uleb128 0xc
 858 0141 3D000000 		.4byte	.LASF18
 859 0145 03       		.byte	0x3
 860 0146 5202     		.2byte	0x252
 861 0148 B2000000 		.4byte	0xb2
 862 014c 09       		.uleb128 0x9
 863 014d 38       		.byte	0x38
 864 014e 03       		.byte	0x3
 865 014f B502     		.2byte	0x2b5
 866 0151 27020000 		.4byte	0x227
 867 0155 0A       		.uleb128 0xa
 868 0156 435200   		.ascii	"CR\000"
 869 0159 03       		.byte	0x3
 870 015a B702     		.2byte	0x2b7
 871 015c 97000000 		.4byte	0x97
 872 0160 02       		.byte	0x2
 873 0161 23       		.byte	0x23
 874 0162 00       		.uleb128 0
 875 0163 0B       		.uleb128 0xb
 876 0164 1C000000 		.4byte	.LASF19
 877 0168 03       		.byte	0x3
 878 0169 B802     		.2byte	0x2b8
 879 016b 97000000 		.4byte	0x97
 880 016f 02       		.byte	0x2
 881 0170 23       		.byte	0x23
 882 0171 04       		.uleb128 0x4
 883 0172 0A       		.uleb128 0xa
 884 0173 43495200 		.ascii	"CIR\000"
 885 0177 03       		.byte	0x3
 886 0178 B902     		.2byte	0x2b9
 887 017a 97000000 		.4byte	0x97
 888 017e 02       		.byte	0x2
 889 017f 23       		.byte	0x23
 890 0180 08       		.uleb128 0x8
 891 0181 0B       		.uleb128 0xb
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 24


 892 0182 12010000 		.4byte	.LASF20
 893 0186 03       		.byte	0x3
 894 0187 BA02     		.2byte	0x2ba
 895 0189 97000000 		.4byte	0x97
 896 018d 02       		.byte	0x2
 897 018e 23       		.byte	0x23
 898 018f 0C       		.uleb128 0xc
 899 0190 0B       		.uleb128 0xb
 900 0191 01010000 		.4byte	.LASF21
 901 0195 03       		.byte	0x3
 902 0196 BB02     		.2byte	0x2bb
 903 0198 97000000 		.4byte	0x97
 904 019c 02       		.byte	0x2
 905 019d 23       		.byte	0x23
 906 019e 10       		.uleb128 0x10
 907 019f 0B       		.uleb128 0xb
 908 01a0 4B000000 		.4byte	.LASF22
 909 01a4 03       		.byte	0x3
 910 01a5 BC02     		.2byte	0x2bc
 911 01a7 97000000 		.4byte	0x97
 912 01ab 02       		.byte	0x2
 913 01ac 23       		.byte	0x23
 914 01ad 14       		.uleb128 0x14
 915 01ae 0B       		.uleb128 0xb
 916 01af 73000000 		.4byte	.LASF23
 917 01b3 03       		.byte	0x3
 918 01b4 BD02     		.2byte	0x2bd
 919 01b6 97000000 		.4byte	0x97
 920 01ba 02       		.byte	0x2
 921 01bb 23       		.byte	0x23
 922 01bc 18       		.uleb128 0x18
 923 01bd 0B       		.uleb128 0xb
 924 01be 0A010000 		.4byte	.LASF24
 925 01c2 03       		.byte	0x3
 926 01c3 BE02     		.2byte	0x2be
 927 01c5 97000000 		.4byte	0x97
 928 01c9 02       		.byte	0x2
 929 01ca 23       		.byte	0x23
 930 01cb 1C       		.uleb128 0x1c
 931 01cc 0B       		.uleb128 0xb
 932 01cd 08000000 		.4byte	.LASF25
 933 01d1 03       		.byte	0x3
 934 01d2 BF02     		.2byte	0x2bf
 935 01d4 97000000 		.4byte	0x97
 936 01d8 02       		.byte	0x2
 937 01d9 23       		.byte	0x23
 938 01da 20       		.uleb128 0x20
 939 01db 0A       		.uleb128 0xa
 940 01dc 43535200 		.ascii	"CSR\000"
 941 01e0 03       		.byte	0x3
 942 01e1 C002     		.2byte	0x2c0
 943 01e3 97000000 		.4byte	0x97
 944 01e7 02       		.byte	0x2
 945 01e8 23       		.byte	0x23
 946 01e9 24       		.uleb128 0x24
 947 01ea 0B       		.uleb128 0xb
 948 01eb 2B000000 		.4byte	.LASF26
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 25


 949 01ef 03       		.byte	0x3
 950 01f0 C102     		.2byte	0x2c1
 951 01f2 97000000 		.4byte	0x97
 952 01f6 02       		.byte	0x2
 953 01f7 23       		.byte	0x23
 954 01f8 28       		.uleb128 0x28
 955 01f9 0B       		.uleb128 0xb
 956 01fa 6D000000 		.4byte	.LASF27
 957 01fe 03       		.byte	0x3
 958 01ff C202     		.2byte	0x2c2
 959 0201 97000000 		.4byte	0x97
 960 0205 02       		.byte	0x2
 961 0206 23       		.byte	0x23
 962 0207 2C       		.uleb128 0x2c
 963 0208 0B       		.uleb128 0xb
 964 0209 BB000000 		.4byte	.LASF28
 965 020d 03       		.byte	0x3
 966 020e C302     		.2byte	0x2c3
 967 0210 97000000 		.4byte	0x97
 968 0214 02       		.byte	0x2
 969 0215 23       		.byte	0x23
 970 0216 30       		.uleb128 0x30
 971 0217 0A       		.uleb128 0xa
 972 0218 43523200 		.ascii	"CR2\000"
 973 021c 03       		.byte	0x3
 974 021d C402     		.2byte	0x2c4
 975 021f 97000000 		.4byte	0x97
 976 0223 02       		.byte	0x2
 977 0224 23       		.byte	0x23
 978 0225 34       		.uleb128 0x34
 979 0226 00       		.byte	0
 980 0227 0C       		.uleb128 0xc
 981 0228 3D020000 		.4byte	.LASF29
 982 022c 03       		.byte	0x3
 983 022d C502     		.2byte	0x2c5
 984 022f 4C010000 		.4byte	0x14c
 985 0233 0D       		.uleb128 0xd
 986 0234 01       		.byte	0x1
 987 0235 9C010000 		.4byte	.LASF35
 988 0239 01       		.byte	0x1
 989 023a 9F       		.byte	0x9f
 990 023b 01       		.byte	0x1
 991 023c 00000000 		.4byte	.LFB20
 992 0240 88000000 		.4byte	.LFE20
 993 0244 00000000 		.4byte	.LLST0
 994 0248 01       		.byte	0x1
 995 0249 0E       		.uleb128 0xe
 996 024a 01       		.byte	0x1
 997 024b 14020000 		.4byte	.LASF42
 998 024f 01       		.byte	0x1
 999 0250 E4       		.byte	0xe4
 1000 0251 01       		.byte	0x1
 1001 0252 00000000 		.4byte	.LFB21
 1002 0256 CC000000 		.4byte	.LFE21
 1003 025a 20000000 		.4byte	.LLST1
 1004 025e 01       		.byte	0x1
 1005 025f 9C020000 		.4byte	0x29c
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 26


 1006 0263 0F       		.uleb128 0xf
 1007 0264 746D7000 		.ascii	"tmp\000"
 1008 0268 01       		.byte	0x1
 1009 0269 E6       		.byte	0xe6
 1010 026a 62000000 		.4byte	0x62
 1011 026e 02       		.byte	0x2
 1012 026f 91       		.byte	0x91
 1013 0270 74       		.sleb128 -12
 1014 0271 10       		.uleb128 0x10
 1015 0272 00000000 		.4byte	.LASF30
 1016 0276 01       		.byte	0x1
 1017 0277 E6       		.byte	0xe6
 1018 0278 62000000 		.4byte	0x62
 1019 027c 02       		.byte	0x2
 1020 027d 91       		.byte	0x91
 1021 027e 70       		.sleb128 -16
 1022 027f 10       		.uleb128 0x10
 1023 0280 21000000 		.4byte	.LASF31
 1024 0284 01       		.byte	0x1
 1025 0285 E6       		.byte	0xe6
 1026 0286 62000000 		.4byte	0x62
 1027 028a 02       		.byte	0x2
 1028 028b 91       		.byte	0x91
 1029 028c 6C       		.sleb128 -20
 1030 028d 10       		.uleb128 0x10
 1031 028e EA000000 		.4byte	.LASF32
 1032 0292 01       		.byte	0x1
 1033 0293 E6       		.byte	0xe6
 1034 0294 62000000 		.4byte	0x62
 1035 0298 02       		.byte	0x2
 1036 0299 91       		.byte	0x91
 1037 029a 68       		.sleb128 -24
 1038 029b 00       		.byte	0
 1039 029c 11       		.uleb128 0x11
 1040 029d 90010000 		.4byte	.LASF43
 1041 02a1 01       		.byte	0x1
 1042 02a2 1801     		.2byte	0x118
 1043 02a4 01       		.byte	0x1
 1044 02a5 00000000 		.4byte	.LFB22
 1045 02a9 78010000 		.4byte	.LFE22
 1046 02ad 4C000000 		.4byte	.LLST2
 1047 02b1 01       		.byte	0x1
 1048 02b2 D5020000 		.4byte	0x2d5
 1049 02b6 12       		.uleb128 0x12
 1050 02b7 0D000000 		.4byte	.LASF33
 1051 02bb 01       		.byte	0x1
 1052 02bc 1A01     		.2byte	0x11a
 1053 02be 97000000 		.4byte	0x97
 1054 02c2 02       		.byte	0x2
 1055 02c3 91       		.byte	0x91
 1056 02c4 7C       		.sleb128 -4
 1057 02c5 12       		.uleb128 0x12
 1058 02c6 33000000 		.4byte	.LASF34
 1059 02ca 01       		.byte	0x1
 1060 02cb 1A01     		.2byte	0x11a
 1061 02cd 97000000 		.4byte	0x97
 1062 02d1 02       		.byte	0x2
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 27


 1063 02d2 91       		.byte	0x91
 1064 02d3 78       		.sleb128 -8
 1065 02d4 00       		.byte	0
 1066 02d5 13       		.uleb128 0x13
 1067 02d6 01       		.byte	0x1
 1068 02d7 52000000 		.4byte	.LASF36
 1069 02db 01       		.byte	0x1
 1070 02dc 7B01     		.2byte	0x17b
 1071 02de 01       		.byte	0x1
 1072 02df 00000000 		.4byte	.LFB23
 1073 02e3 A8000000 		.4byte	.LFE23
 1074 02e7 02       		.byte	0x2
 1075 02e8 7D       		.byte	0x7d
 1076 02e9 00       		.sleb128 0
 1077 02ea 01       		.byte	0x1
 1078 02eb 14       		.uleb128 0x14
 1079 02ec 04020000 		.4byte	.LASF37
 1080 02f0 01       		.byte	0x1
 1081 02f1 83       		.byte	0x83
 1082 02f2 62000000 		.4byte	0x62
 1083 02f6 01       		.byte	0x1
 1084 02f7 05       		.byte	0x5
 1085 02f8 03       		.byte	0x3
 1086 02f9 00000000 		.4byte	SystemCoreClock
 1087 02fd 15       		.uleb128 0x15
 1088 02fe 30000000 		.4byte	0x30
 1089 0302 0D030000 		.4byte	0x30d
 1090 0306 16       		.uleb128 0x16
 1091 0307 90000000 		.4byte	0x90
 1092 030b 0F       		.byte	0xf
 1093 030c 00       		.byte	0
 1094 030d 14       		.uleb128 0x14
 1095 030e 9B000000 		.4byte	.LASF38
 1096 0312 01       		.byte	0x1
 1097 0313 84       		.byte	0x84
 1098 0314 1F030000 		.4byte	0x31f
 1099 0318 01       		.byte	0x1
 1100 0319 05       		.byte	0x5
 1101 031a 03       		.byte	0x3
 1102 031b 00000000 		.4byte	AHBPrescTable
 1103 031f 17       		.uleb128 0x17
 1104 0320 24030000 		.4byte	0x324
 1105 0324 05       		.uleb128 0x5
 1106 0325 FD020000 		.4byte	0x2fd
 1107 0329 00       		.byte	0
 1108              		.section	.debug_abbrev,"",%progbits
 1109              	.Ldebug_abbrev0:
 1110 0000 01       		.uleb128 0x1
 1111 0001 11       		.uleb128 0x11
 1112 0002 01       		.byte	0x1
 1113 0003 25       		.uleb128 0x25
 1114 0004 0E       		.uleb128 0xe
 1115 0005 13       		.uleb128 0x13
 1116 0006 0B       		.uleb128 0xb
 1117 0007 03       		.uleb128 0x3
 1118 0008 0E       		.uleb128 0xe
 1119 0009 1B       		.uleb128 0x1b
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 28


 1120 000a 0E       		.uleb128 0xe
 1121 000b 55       		.uleb128 0x55
 1122 000c 06       		.uleb128 0x6
 1123 000d 11       		.uleb128 0x11
 1124 000e 01       		.uleb128 0x1
 1125 000f 52       		.uleb128 0x52
 1126 0010 01       		.uleb128 0x1
 1127 0011 10       		.uleb128 0x10
 1128 0012 06       		.uleb128 0x6
 1129 0013 00       		.byte	0
 1130 0014 00       		.byte	0
 1131 0015 02       		.uleb128 0x2
 1132 0016 24       		.uleb128 0x24
 1133 0017 00       		.byte	0
 1134 0018 0B       		.uleb128 0xb
 1135 0019 0B       		.uleb128 0xb
 1136 001a 3E       		.uleb128 0x3e
 1137 001b 0B       		.uleb128 0xb
 1138 001c 03       		.uleb128 0x3
 1139 001d 0E       		.uleb128 0xe
 1140 001e 00       		.byte	0
 1141 001f 00       		.byte	0
 1142 0020 03       		.uleb128 0x3
 1143 0021 16       		.uleb128 0x16
 1144 0022 00       		.byte	0
 1145 0023 03       		.uleb128 0x3
 1146 0024 0E       		.uleb128 0xe
 1147 0025 3A       		.uleb128 0x3a
 1148 0026 0B       		.uleb128 0xb
 1149 0027 3B       		.uleb128 0x3b
 1150 0028 0B       		.uleb128 0xb
 1151 0029 49       		.uleb128 0x49
 1152 002a 13       		.uleb128 0x13
 1153 002b 00       		.byte	0
 1154 002c 00       		.byte	0
 1155 002d 04       		.uleb128 0x4
 1156 002e 24       		.uleb128 0x24
 1157 002f 00       		.byte	0
 1158 0030 0B       		.uleb128 0xb
 1159 0031 0B       		.uleb128 0xb
 1160 0032 3E       		.uleb128 0x3e
 1161 0033 0B       		.uleb128 0xb
 1162 0034 03       		.uleb128 0x3
 1163 0035 08       		.uleb128 0x8
 1164 0036 00       		.byte	0
 1165 0037 00       		.byte	0
 1166 0038 05       		.uleb128 0x5
 1167 0039 35       		.uleb128 0x35
 1168 003a 00       		.byte	0
 1169 003b 49       		.uleb128 0x49
 1170 003c 13       		.uleb128 0x13
 1171 003d 00       		.byte	0
 1172 003e 00       		.byte	0
 1173 003f 06       		.uleb128 0x6
 1174 0040 04       		.uleb128 0x4
 1175 0041 01       		.byte	0x1
 1176 0042 0B       		.uleb128 0xb
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 29


 1177 0043 0B       		.uleb128 0xb
 1178 0044 3A       		.uleb128 0x3a
 1179 0045 0B       		.uleb128 0xb
 1180 0046 3B       		.uleb128 0x3b
 1181 0047 05       		.uleb128 0x5
 1182 0048 01       		.uleb128 0x1
 1183 0049 13       		.uleb128 0x13
 1184 004a 00       		.byte	0
 1185 004b 00       		.byte	0
 1186 004c 07       		.uleb128 0x7
 1187 004d 28       		.uleb128 0x28
 1188 004e 00       		.byte	0
 1189 004f 03       		.uleb128 0x3
 1190 0050 0E       		.uleb128 0xe
 1191 0051 1C       		.uleb128 0x1c
 1192 0052 0D       		.uleb128 0xd
 1193 0053 00       		.byte	0
 1194 0054 00       		.byte	0
 1195 0055 08       		.uleb128 0x8
 1196 0056 28       		.uleb128 0x28
 1197 0057 00       		.byte	0
 1198 0058 03       		.uleb128 0x3
 1199 0059 08       		.uleb128 0x8
 1200 005a 1C       		.uleb128 0x1c
 1201 005b 0D       		.uleb128 0xd
 1202 005c 00       		.byte	0
 1203 005d 00       		.byte	0
 1204 005e 09       		.uleb128 0x9
 1205 005f 13       		.uleb128 0x13
 1206 0060 01       		.byte	0x1
 1207 0061 0B       		.uleb128 0xb
 1208 0062 0B       		.uleb128 0xb
 1209 0063 3A       		.uleb128 0x3a
 1210 0064 0B       		.uleb128 0xb
 1211 0065 3B       		.uleb128 0x3b
 1212 0066 05       		.uleb128 0x5
 1213 0067 01       		.uleb128 0x1
 1214 0068 13       		.uleb128 0x13
 1215 0069 00       		.byte	0
 1216 006a 00       		.byte	0
 1217 006b 0A       		.uleb128 0xa
 1218 006c 0D       		.uleb128 0xd
 1219 006d 00       		.byte	0
 1220 006e 03       		.uleb128 0x3
 1221 006f 08       		.uleb128 0x8
 1222 0070 3A       		.uleb128 0x3a
 1223 0071 0B       		.uleb128 0xb
 1224 0072 3B       		.uleb128 0x3b
 1225 0073 05       		.uleb128 0x5
 1226 0074 49       		.uleb128 0x49
 1227 0075 13       		.uleb128 0x13
 1228 0076 38       		.uleb128 0x38
 1229 0077 0A       		.uleb128 0xa
 1230 0078 00       		.byte	0
 1231 0079 00       		.byte	0
 1232 007a 0B       		.uleb128 0xb
 1233 007b 0D       		.uleb128 0xd
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 30


 1234 007c 00       		.byte	0
 1235 007d 03       		.uleb128 0x3
 1236 007e 0E       		.uleb128 0xe
 1237 007f 3A       		.uleb128 0x3a
 1238 0080 0B       		.uleb128 0xb
 1239 0081 3B       		.uleb128 0x3b
 1240 0082 05       		.uleb128 0x5
 1241 0083 49       		.uleb128 0x49
 1242 0084 13       		.uleb128 0x13
 1243 0085 38       		.uleb128 0x38
 1244 0086 0A       		.uleb128 0xa
 1245 0087 00       		.byte	0
 1246 0088 00       		.byte	0
 1247 0089 0C       		.uleb128 0xc
 1248 008a 16       		.uleb128 0x16
 1249 008b 00       		.byte	0
 1250 008c 03       		.uleb128 0x3
 1251 008d 0E       		.uleb128 0xe
 1252 008e 3A       		.uleb128 0x3a
 1253 008f 0B       		.uleb128 0xb
 1254 0090 3B       		.uleb128 0x3b
 1255 0091 05       		.uleb128 0x5
 1256 0092 49       		.uleb128 0x49
 1257 0093 13       		.uleb128 0x13
 1258 0094 00       		.byte	0
 1259 0095 00       		.byte	0
 1260 0096 0D       		.uleb128 0xd
 1261 0097 2E       		.uleb128 0x2e
 1262 0098 00       		.byte	0
 1263 0099 3F       		.uleb128 0x3f
 1264 009a 0C       		.uleb128 0xc
 1265 009b 03       		.uleb128 0x3
 1266 009c 0E       		.uleb128 0xe
 1267 009d 3A       		.uleb128 0x3a
 1268 009e 0B       		.uleb128 0xb
 1269 009f 3B       		.uleb128 0x3b
 1270 00a0 0B       		.uleb128 0xb
 1271 00a1 27       		.uleb128 0x27
 1272 00a2 0C       		.uleb128 0xc
 1273 00a3 11       		.uleb128 0x11
 1274 00a4 01       		.uleb128 0x1
 1275 00a5 12       		.uleb128 0x12
 1276 00a6 01       		.uleb128 0x1
 1277 00a7 40       		.uleb128 0x40
 1278 00a8 06       		.uleb128 0x6
 1279 00a9 9642     		.uleb128 0x2116
 1280 00ab 0C       		.uleb128 0xc
 1281 00ac 00       		.byte	0
 1282 00ad 00       		.byte	0
 1283 00ae 0E       		.uleb128 0xe
 1284 00af 2E       		.uleb128 0x2e
 1285 00b0 01       		.byte	0x1
 1286 00b1 3F       		.uleb128 0x3f
 1287 00b2 0C       		.uleb128 0xc
 1288 00b3 03       		.uleb128 0x3
 1289 00b4 0E       		.uleb128 0xe
 1290 00b5 3A       		.uleb128 0x3a
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 31


 1291 00b6 0B       		.uleb128 0xb
 1292 00b7 3B       		.uleb128 0x3b
 1293 00b8 0B       		.uleb128 0xb
 1294 00b9 27       		.uleb128 0x27
 1295 00ba 0C       		.uleb128 0xc
 1296 00bb 11       		.uleb128 0x11
 1297 00bc 01       		.uleb128 0x1
 1298 00bd 12       		.uleb128 0x12
 1299 00be 01       		.uleb128 0x1
 1300 00bf 40       		.uleb128 0x40
 1301 00c0 06       		.uleb128 0x6
 1302 00c1 9642     		.uleb128 0x2116
 1303 00c3 0C       		.uleb128 0xc
 1304 00c4 01       		.uleb128 0x1
 1305 00c5 13       		.uleb128 0x13
 1306 00c6 00       		.byte	0
 1307 00c7 00       		.byte	0
 1308 00c8 0F       		.uleb128 0xf
 1309 00c9 34       		.uleb128 0x34
 1310 00ca 00       		.byte	0
 1311 00cb 03       		.uleb128 0x3
 1312 00cc 08       		.uleb128 0x8
 1313 00cd 3A       		.uleb128 0x3a
 1314 00ce 0B       		.uleb128 0xb
 1315 00cf 3B       		.uleb128 0x3b
 1316 00d0 0B       		.uleb128 0xb
 1317 00d1 49       		.uleb128 0x49
 1318 00d2 13       		.uleb128 0x13
 1319 00d3 02       		.uleb128 0x2
 1320 00d4 0A       		.uleb128 0xa
 1321 00d5 00       		.byte	0
 1322 00d6 00       		.byte	0
 1323 00d7 10       		.uleb128 0x10
 1324 00d8 34       		.uleb128 0x34
 1325 00d9 00       		.byte	0
 1326 00da 03       		.uleb128 0x3
 1327 00db 0E       		.uleb128 0xe
 1328 00dc 3A       		.uleb128 0x3a
 1329 00dd 0B       		.uleb128 0xb
 1330 00de 3B       		.uleb128 0x3b
 1331 00df 0B       		.uleb128 0xb
 1332 00e0 49       		.uleb128 0x49
 1333 00e1 13       		.uleb128 0x13
 1334 00e2 02       		.uleb128 0x2
 1335 00e3 0A       		.uleb128 0xa
 1336 00e4 00       		.byte	0
 1337 00e5 00       		.byte	0
 1338 00e6 11       		.uleb128 0x11
 1339 00e7 2E       		.uleb128 0x2e
 1340 00e8 01       		.byte	0x1
 1341 00e9 03       		.uleb128 0x3
 1342 00ea 0E       		.uleb128 0xe
 1343 00eb 3A       		.uleb128 0x3a
 1344 00ec 0B       		.uleb128 0xb
 1345 00ed 3B       		.uleb128 0x3b
 1346 00ee 05       		.uleb128 0x5
 1347 00ef 27       		.uleb128 0x27
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 32


 1348 00f0 0C       		.uleb128 0xc
 1349 00f1 11       		.uleb128 0x11
 1350 00f2 01       		.uleb128 0x1
 1351 00f3 12       		.uleb128 0x12
 1352 00f4 01       		.uleb128 0x1
 1353 00f5 40       		.uleb128 0x40
 1354 00f6 06       		.uleb128 0x6
 1355 00f7 9742     		.uleb128 0x2117
 1356 00f9 0C       		.uleb128 0xc
 1357 00fa 01       		.uleb128 0x1
 1358 00fb 13       		.uleb128 0x13
 1359 00fc 00       		.byte	0
 1360 00fd 00       		.byte	0
 1361 00fe 12       		.uleb128 0x12
 1362 00ff 34       		.uleb128 0x34
 1363 0100 00       		.byte	0
 1364 0101 03       		.uleb128 0x3
 1365 0102 0E       		.uleb128 0xe
 1366 0103 3A       		.uleb128 0x3a
 1367 0104 0B       		.uleb128 0xb
 1368 0105 3B       		.uleb128 0x3b
 1369 0106 05       		.uleb128 0x5
 1370 0107 49       		.uleb128 0x49
 1371 0108 13       		.uleb128 0x13
 1372 0109 02       		.uleb128 0x2
 1373 010a 0A       		.uleb128 0xa
 1374 010b 00       		.byte	0
 1375 010c 00       		.byte	0
 1376 010d 13       		.uleb128 0x13
 1377 010e 2E       		.uleb128 0x2e
 1378 010f 00       		.byte	0
 1379 0110 3F       		.uleb128 0x3f
 1380 0111 0C       		.uleb128 0xc
 1381 0112 03       		.uleb128 0x3
 1382 0113 0E       		.uleb128 0xe
 1383 0114 3A       		.uleb128 0x3a
 1384 0115 0B       		.uleb128 0xb
 1385 0116 3B       		.uleb128 0x3b
 1386 0117 05       		.uleb128 0x5
 1387 0118 27       		.uleb128 0x27
 1388 0119 0C       		.uleb128 0xc
 1389 011a 11       		.uleb128 0x11
 1390 011b 01       		.uleb128 0x1
 1391 011c 12       		.uleb128 0x12
 1392 011d 01       		.uleb128 0x1
 1393 011e 40       		.uleb128 0x40
 1394 011f 0A       		.uleb128 0xa
 1395 0120 9742     		.uleb128 0x2117
 1396 0122 0C       		.uleb128 0xc
 1397 0123 00       		.byte	0
 1398 0124 00       		.byte	0
 1399 0125 14       		.uleb128 0x14
 1400 0126 34       		.uleb128 0x34
 1401 0127 00       		.byte	0
 1402 0128 03       		.uleb128 0x3
 1403 0129 0E       		.uleb128 0xe
 1404 012a 3A       		.uleb128 0x3a
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 33


 1405 012b 0B       		.uleb128 0xb
 1406 012c 3B       		.uleb128 0x3b
 1407 012d 0B       		.uleb128 0xb
 1408 012e 49       		.uleb128 0x49
 1409 012f 13       		.uleb128 0x13
 1410 0130 3F       		.uleb128 0x3f
 1411 0131 0C       		.uleb128 0xc
 1412 0132 02       		.uleb128 0x2
 1413 0133 0A       		.uleb128 0xa
 1414 0134 00       		.byte	0
 1415 0135 00       		.byte	0
 1416 0136 15       		.uleb128 0x15
 1417 0137 01       		.uleb128 0x1
 1418 0138 01       		.byte	0x1
 1419 0139 49       		.uleb128 0x49
 1420 013a 13       		.uleb128 0x13
 1421 013b 01       		.uleb128 0x1
 1422 013c 13       		.uleb128 0x13
 1423 013d 00       		.byte	0
 1424 013e 00       		.byte	0
 1425 013f 16       		.uleb128 0x16
 1426 0140 21       		.uleb128 0x21
 1427 0141 00       		.byte	0
 1428 0142 49       		.uleb128 0x49
 1429 0143 13       		.uleb128 0x13
 1430 0144 2F       		.uleb128 0x2f
 1431 0145 0B       		.uleb128 0xb
 1432 0146 00       		.byte	0
 1433 0147 00       		.byte	0
 1434 0148 17       		.uleb128 0x17
 1435 0149 26       		.uleb128 0x26
 1436 014a 00       		.byte	0
 1437 014b 49       		.uleb128 0x49
 1438 014c 13       		.uleb128 0x13
 1439 014d 00       		.byte	0
 1440 014e 00       		.byte	0
 1441 014f 00       		.byte	0
 1442              		.section	.debug_loc,"",%progbits
 1443              	.Ldebug_loc0:
 1444              	.LLST0:
 1445 0000 00000000 		.4byte	.LFB20
 1446 0004 02000000 		.4byte	.LCFI0
 1447 0008 0200     		.2byte	0x2
 1448 000a 7D       		.byte	0x7d
 1449 000b 00       		.sleb128 0
 1450 000c 02000000 		.4byte	.LCFI0
 1451 0010 88000000 		.4byte	.LFE20
 1452 0014 0200     		.2byte	0x2
 1453 0016 7D       		.byte	0x7d
 1454 0017 08       		.sleb128 8
 1455 0018 00000000 		.4byte	0
 1456 001c 00000000 		.4byte	0
 1457              	.LLST1:
 1458 0020 00000000 		.4byte	.LFB21
 1459 0024 02000000 		.4byte	.LCFI1
 1460 0028 0200     		.2byte	0x2
 1461 002a 7D       		.byte	0x7d
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 34


 1462 002b 00       		.sleb128 0
 1463 002c 02000000 		.4byte	.LCFI1
 1464 0030 04000000 		.4byte	.LCFI2
 1465 0034 0200     		.2byte	0x2
 1466 0036 7D       		.byte	0x7d
 1467 0037 04       		.sleb128 4
 1468 0038 04000000 		.4byte	.LCFI2
 1469 003c CC000000 		.4byte	.LFE21
 1470 0040 0200     		.2byte	0x2
 1471 0042 7D       		.byte	0x7d
 1472 0043 18       		.sleb128 24
 1473 0044 00000000 		.4byte	0
 1474 0048 00000000 		.4byte	0
 1475              	.LLST2:
 1476 004c 00000000 		.4byte	.LFB22
 1477 0050 02000000 		.4byte	.LCFI3
 1478 0054 0200     		.2byte	0x2
 1479 0056 7D       		.byte	0x7d
 1480 0057 00       		.sleb128 0
 1481 0058 02000000 		.4byte	.LCFI3
 1482 005c 78010000 		.4byte	.LFE22
 1483 0060 0200     		.2byte	0x2
 1484 0062 7D       		.byte	0x7d
 1485 0063 08       		.sleb128 8
 1486 0064 00000000 		.4byte	0
 1487 0068 00000000 		.4byte	0
 1488              		.section	.debug_aranges,"",%progbits
 1489 0000 34000000 		.4byte	0x34
 1490 0004 0200     		.2byte	0x2
 1491 0006 00000000 		.4byte	.Ldebug_info0
 1492 000a 04       		.byte	0x4
 1493 000b 00       		.byte	0
 1494 000c 0000     		.2byte	0
 1495 000e 0000     		.2byte	0
 1496 0010 00000000 		.4byte	.LFB20
 1497 0014 88000000 		.4byte	.LFE20-.LFB20
 1498 0018 00000000 		.4byte	.LFB21
 1499 001c CC000000 		.4byte	.LFE21-.LFB21
 1500 0020 00000000 		.4byte	.LFB22
 1501 0024 78010000 		.4byte	.LFE22-.LFB22
 1502 0028 00000000 		.4byte	.LFB23
 1503 002c A8000000 		.4byte	.LFE23-.LFB23
 1504 0030 00000000 		.4byte	0
 1505 0034 00000000 		.4byte	0
 1506              		.section	.debug_ranges,"",%progbits
 1507              	.Ldebug_ranges0:
 1508 0000 00000000 		.4byte	.LFB20
 1509 0004 88000000 		.4byte	.LFE20
 1510 0008 00000000 		.4byte	.LFB21
 1511 000c CC000000 		.4byte	.LFE21
 1512 0010 00000000 		.4byte	.LFB22
 1513 0014 78010000 		.4byte	.LFE22
 1514 0018 00000000 		.4byte	.LFB23
 1515 001c A8000000 		.4byte	.LFE23
 1516 0020 00000000 		.4byte	0
 1517 0024 00000000 		.4byte	0
 1518              		.section	.debug_line,"",%progbits
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 35


 1519              	.Ldebug_line0:
 1520 0000 A9010000 		.section	.debug_str,"MS",%progbits,1
 1520      0200CF00 
 1520      00000201 
 1520      FB0E0D00 
 1520      01010101 
 1521              	.LASF30:
 1522 0000 706C6C6D 		.ascii	"pllmull\000"
 1522      756C6C00 
 1523              	.LASF25:
 1524 0008 42444352 		.ascii	"BDCR\000"
 1524      00
 1525              	.LASF33:
 1526 000d 53746172 		.ascii	"StartUpCounter\000"
 1526      74557043 
 1526      6F756E74 
 1526      657200
 1527              	.LASF19:
 1528 001c 43464752 		.ascii	"CFGR\000"
 1528      00
 1529              	.LASF31:
 1530 0021 706C6C73 		.ascii	"pllsource\000"
 1530      6F757263 
 1530      6500
 1531              	.LASF26:
 1532 002b 41484252 		.ascii	"AHBRSTR\000"
 1532      53545200 
 1533              	.LASF34:
 1534 0033 48534553 		.ascii	"HSEStatus\000"
 1534      74617475 
 1534      7300
 1535              	.LASF18:
 1536 003d 464C4153 		.ascii	"FLASH_TypeDef\000"
 1536      485F5479 
 1536      70654465 
 1536      6600
 1537              	.LASF22:
 1538 004b 41484245 		.ascii	"AHBENR\000"
 1538      4E5200
 1539              	.LASF36:
 1540 0052 53657453 		.ascii	"SetSysClockInternalRC\000"
 1540      7973436C 
 1540      6F636B49 
 1540      6E746572 
 1540      6E616C52 
 1541              	.LASF17:
 1542 0068 57525052 		.ascii	"WRPR\000"
 1542      00
 1543              	.LASF27:
 1544 006d 43464752 		.ascii	"CFGR2\000"
 1544      3200
 1545              	.LASF23:
 1546 0073 41504232 		.ascii	"APB2ENR\000"
 1546      454E5200 
 1547              	.LASF40:
 1548 007b 2E5C636D 		.ascii	".\\cmsis_boot\\system_stm32f0xx.c\000"
 1548      7369735F 
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 36


 1548      626F6F74 
 1548      5C737973 
 1548      74656D5F 
 1549              	.LASF38:
 1550 009b 41484250 		.ascii	"AHBPrescTable\000"
 1550      72657363 
 1550      5461626C 
 1550      6500
 1551              	.LASF8:
 1552 00a9 6C6F6E67 		.ascii	"long unsigned int\000"
 1552      20756E73 
 1552      69676E65 
 1552      6420696E 
 1552      7400
 1553              	.LASF28:
 1554 00bb 43464752 		.ascii	"CFGR3\000"
 1554      3300
 1555              	.LASF5:
 1556 00c1 73686F72 		.ascii	"short unsigned int\000"
 1556      7420756E 
 1556      7369676E 
 1556      65642069 
 1556      6E7400
 1557              	.LASF15:
 1558 00d4 4F50544B 		.ascii	"OPTKEYR\000"
 1558      45595200 
 1559              	.LASF1:
 1560 00dc 756E7369 		.ascii	"unsigned char\000"
 1560      676E6564 
 1560      20636861 
 1560      7200
 1561              	.LASF32:
 1562 00ea 70726564 		.ascii	"prediv1factor\000"
 1562      69763166 
 1562      6163746F 
 1562      7200
 1563              	.LASF16:
 1564 00f8 52455345 		.ascii	"RESERVED\000"
 1564      52564544 
 1564      00
 1565              	.LASF21:
 1566 0101 41504231 		.ascii	"APB1RSTR\000"
 1566      52535452 
 1566      00
 1567              	.LASF24:
 1568 010a 41504231 		.ascii	"APB1ENR\000"
 1568      454E5200 
 1569              	.LASF20:
 1570 0112 41504232 		.ascii	"APB2RSTR\000"
 1570      52535452 
 1570      00
 1571              	.LASF11:
 1572 011b 756E7369 		.ascii	"unsigned int\000"
 1572      676E6564 
 1572      20696E74 
 1572      00
 1573              	.LASF39:
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 37


 1574 0128 474E5520 		.ascii	"GNU C 4.7.4 20130613 (release) [ARM/embedded-4_7-br"
 1574      4320342E 
 1574      372E3420 
 1574      32303133 
 1574      30363133 
 1575 015b 616E6368 		.ascii	"anch revision 200083]\000"
 1575      20726576 
 1575      6973696F 
 1575      6E203230 
 1575      30303833 
 1576              	.LASF10:
 1577 0171 6C6F6E67 		.ascii	"long long unsigned int\000"
 1577      206C6F6E 
 1577      6720756E 
 1577      7369676E 
 1577      65642069 
 1578              	.LASF3:
 1579 0188 75696E74 		.ascii	"uint8_t\000"
 1579      385F7400 
 1580              	.LASF43:
 1581 0190 53657453 		.ascii	"SetSysClock\000"
 1581      7973436C 
 1581      6F636B00 
 1582              	.LASF35:
 1583 019c 53797374 		.ascii	"SystemInit\000"
 1583      656D496E 
 1583      697400
 1584              	.LASF12:
 1585 01a7 73697A65 		.ascii	"sizetype\000"
 1585      74797065 
 1585      00
 1586              	.LASF9:
 1587 01b0 6C6F6E67 		.ascii	"long long int\000"
 1587      206C6F6E 
 1587      6720696E 
 1587      7400
 1588              	.LASF41:
 1589 01be 433A5C55 		.ascii	"C:\\Users\\Mariano\\Documents\\Proyectos\\eclipse_s"
 1589      73657273 
 1589      5C4D6172 
 1589      69616E6F 
 1589      5C446F63 
 1590 01ec 746D3332 		.ascii	"tm32\\Planolux_DMX512_P1\000"
 1590      5C506C61 
 1590      6E6F6C75 
 1590      785F444D 
 1590      58353132 
 1591              	.LASF37:
 1592 0204 53797374 		.ascii	"SystemCoreClock\000"
 1592      656D436F 
 1592      7265436C 
 1592      6F636B00 
 1593              	.LASF42:
 1594 0214 53797374 		.ascii	"SystemCoreClockUpdate\000"
 1594      656D436F 
 1594      7265436C 
 1594      6F636B55 
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 38


 1594      70646174 
 1595              	.LASF2:
 1596 022a 73686F72 		.ascii	"short int\000"
 1596      7420696E 
 1596      7400
 1597              	.LASF4:
 1598 0234 75696E74 		.ascii	"uint16_t\000"
 1598      31365F74 
 1598      00
 1599              	.LASF29:
 1600 023d 5243435F 		.ascii	"RCC_TypeDef\000"
 1600      54797065 
 1600      44656600 
 1601              	.LASF7:
 1602 0249 75696E74 		.ascii	"uint32_t\000"
 1602      33325F74 
 1602      00
 1603              	.LASF6:
 1604 0252 6C6F6E67 		.ascii	"long int\000"
 1604      20696E74 
 1604      00
 1605              	.LASF14:
 1606 025b 4B455952 		.ascii	"KEYR\000"
 1606      00
 1607              	.LASF0:
 1608 0260 7369676E 		.ascii	"signed char\000"
 1608      65642063 
 1608      68617200 
 1609              	.LASF13:
 1610 026c 52455345 		.ascii	"RESET\000"
 1610      5400
 1611              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.7.4 20130613 (release) [ARM/embedded-4_7-br
ARM GAS  C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s 			page 39


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f0xx.c
C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s:56     .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s:53     .data.SystemCoreClock:00000000 $d
C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s:63     .data.AHBPrescTable:00000000 AHBPrescTable
C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s:60     .data.AHBPrescTable:00000000 $d
C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s:81     .text.SystemInit:00000000 $t
C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s:86     .text.SystemInit:00000000 SystemInit
C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s:576    .text.SetSysClockInternalRC:00000000 SetSysClockInternalRC
C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s:164    .text.SystemInit:00000070 $d
C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s:175    .text.SystemCoreClockUpdate:00000000 $t
C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s:180    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s:311    .text.SystemCoreClockUpdate:000000b8 $d
C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s:320    .text.SetSysClock:00000000 $t
C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s:324    .text.SetSysClock:00000000 SetSysClock
C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s:562    .text.SetSysClock:00000164 $d
C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s:571    .text.SetSysClockInternalRC:00000000 $t
C:\Users\Mariano\AppData\Local\Temp\ccVtImrl.s:680    .text.SetSysClockInternalRC:00000098 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
