m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/simulation/modelsim
vAdder_n
Z1 !s110 1679149391
!i10b 1
!s100 80nz`5?nC^7;PhY:D0Z930
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IcZ?7RkV6KMW><heb89RQI1
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1677782828
Z5 8D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Add_Sub_n.v
Z6 FD:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Add_Sub_n.v
!i122 5
L0 3 26
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1679149391.000000
Z9 !s107 D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Add_Sub_n.v|
Z10 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules|D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Add_Sub_n.v|
!i113 1
Z11 o-vlog01compat -work work
Z12 !s92 -vlog01compat -work work {+incdir+D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules}
Z13 tCvgOpt 0
n@adder_n
vCircuit_A
Z14 !s110 1679149390
!i10b 1
!s100 9F3ziQJ_b0=FM@O^8dTLd2
R2
IMaLDH9YgX1jm`J3T]B<z;2
R3
R0
Z15 w1678208613
Z16 8D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v
Z17 FD:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v
!i122 1
L0 37 16
R7
r1
!s85 0
31
Z18 !s108 1679149390.000000
Z19 !s107 D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v|
Z20 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules|D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/7_Segment_0_19.v|
!i113 1
R11
R12
R13
n@circuit_@a
vclock_Divider
R14
!i10b 1
!s100 Kan6n;_O6:HfPSgjUSI@:3
R2
If4C?>Te;@n1W2eOla6C1Y0
R3
R0
R15
8D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Clock_Divider.v
FD:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Clock_Divider.v
!i122 2
L0 6 14
R7
r1
!s85 0
31
R18
!s107 D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Clock_Divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules|D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Clock_Divider.v|
!i113 1
R11
R12
R13
nclock_@divider
vcomparator
R14
!i10b 1
!s100 N^dPc?H?M<imBeA;gz=ge1
R2
I7l__ITkV>_Y45NfbA=jc52
R3
R0
R15
R16
R17
!i122 1
L0 27 6
R7
r1
!s85 0
31
R18
R19
R20
!i113 1
R11
R12
R13
vD_ff
R1
!i10b 1
!s100 f9bBdOR0B54ZXzPfR_Cof2
R2
Ic<SjkPL<g;A;aKImSg:E^0
R3
R0
w1678036959
8D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/DFF.v
FD:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/DFF.v
!i122 10
L0 4 9
R7
r1
!s85 0
31
R8
!s107 D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/DFF.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules|D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/DFF.v|
!i113 1
R11
R12
R13
n@d_ff
vDE1_SOC
R14
!i10b 1
!s100 d@QdO;_h1J=RzYH3I;lG20
R2
IKZUJGUCGFWY:<`282:E3d0
R3
R0
R15
8D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v
FD:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v
!i122 3
L0 6 73
R7
r1
!s85 0
31
R18
!s107 D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC|D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.v|
!i113 1
R11
Z21 !s92 -vlog01compat -work work {+incdir+D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC}
R13
n@d@e1_@s@o@c
vDisplay_7_Segment
R14
!i10b 1
!s100 =bcdZE>FbM?>QO5Ma?W4C3
R2
Iklk1]emMOW5@RLIR7^jKn0
R3
R0
R15
R16
R17
!i122 1
L0 5 14
R7
r1
!s85 0
31
R18
R19
R20
!i113 1
R11
R12
R13
n@display_7_@segment
vfulladd
R1
!i10b 1
!s100 XO;BdCdB^Y8Gmln9KB4hl2
R2
IX4d]:=WVfn;L4YO5<N?[E1
R3
R0
R4
R5
R6
!i122 5
L0 31 7
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
vmux4bit_2to1
R14
!i10b 1
!s100 Lfgo:z?UmW?_LZUfLlSnR2
R2
I>`c:B2TUh]6>gMa00bGem0
R3
R0
w1677848767
8D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Mux_n.v
FD:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Mux_n.v
!i122 4
L0 3 8
R7
r1
!s85 0
31
R18
!s107 D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Mux_n.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules|D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Mux_n.v|
!i113 1
R11
R12
R13
vNumber_Cruncher
R14
!i10b 1
!s100 TPgjajdj6VDZDXU=b5jfn3
R2
Iij^2U@b2PzI0z>HB6E[QL3
R3
R0
R15
8D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Number_Cruncher.v
FD:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Number_Cruncher.v
!i122 0
L0 1 39
R7
r1
!s85 0
31
R18
!s107 D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Number_Cruncher.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules|D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Number_Cruncher.v|
!i113 1
R11
R12
R13
n@number_@cruncher
vProgram_Counter
R1
!i10b 1
!s100 iz3emNJY_zHjMchTV65Vm1
R2
Ib@XfdC@<W=I]k:d0HWX7c0
R3
R0
Z22 w1678129488
8D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Program_Counter.v
FD:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Program_Counter.v
!i122 7
L0 6 18
R7
r1
!s85 0
31
R8
!s107 D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Program_Counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules|D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Program_Counter.v|
!i113 1
R11
R12
R13
n@program_@counter
vRAM
R1
!i10b 1
!s100 DmVERGSLP^N2Uh56?QNcO1
R2
I8[b<=H`gEJD;IjCN_cf8z0
R3
R0
R15
8D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/RAM.v
FD:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/RAM.v
!i122 9
L0 5 20
R7
r1
!s85 0
31
R8
!s107 D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/RAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules|D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/RAM.v|
!i113 1
R11
R12
R13
n@r@a@m
vRegister_4bit
R1
!i10b 1
!s100 jac5nHoeJI5JEj]P;M`2f2
R2
I10][6<A_Q?o_PO2EC6YZz0
R3
R0
w1677855802
8D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Register.v
FD:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Register.v
!i122 6
L0 4 11
R7
r1
!s85 0
31
R8
!s107 D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules|D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Register.v|
!i113 1
R11
R12
R13
n@register_4bit
vRegister_En_Decoder
R1
!i10b 1
!s100 @W1TAeQY9g;kY`FYGWW_c1
R2
IGih?CiDdMT;i]>9>Iibc61
R3
R0
w1678019504
8D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Decoder_Register_Enable.v
FD:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Decoder_Register_Enable.v
!i122 8
L0 12 14
R7
r1
!s85 0
31
R8
!s107 D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Decoder_Register_Enable.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules|D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/All_Modules/Decoder_Register_Enable.v|
!i113 1
R11
R12
R13
n@register_@en_@decoder
vsegment_7
R14
!i10b 1
!s100 Z00Kh_]8?k<Thbm4JjY_53
R2
I36NT7gF[VzTz1j4X4[<m@0
R3
R0
R15
R16
R17
!i122 1
L0 57 17
R7
r1
!s85 0
31
R18
R19
R20
!i113 1
R11
R12
R13
vsegment_7_01
R14
!i10b 1
!s100 _oK<OMLXo5OhhV2mk7VVL1
R2
IC_KnNUE22__zK2M;WH;`H3
R3
R0
R15
R16
R17
!i122 1
L0 78 12
R7
r1
!s85 0
31
R18
R19
R20
!i113 1
R11
R12
R13
vTest
!s110 1679149392
!i10b 1
!s100 7T;L3F]E;5J^:GXOo5]WQ0
R2
IW?8`8I9Jiik81Y_=HT3je2
R3
R0
R22
8D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/Test.v
FD:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/Test.v
!i122 11
L0 1 30
R7
r1
!s85 0
31
R8
!s107 D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/Test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC|D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/Test.v|
!i113 1
R11
R21
R13
n@test
