Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan  8 16:05:00 2026
| Host         : Nishikant running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OLED_timing_summary_routed.rpt -pb OLED_timing_summary_routed.pb -rpx OLED_timing_summary_routed.rpx -warn_on_violation
| Design       : OLED
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (108)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (108)
--------------------------------
 There are 108 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.467        0.000                      0                  214        0.070        0.000                      0                  214        3.000        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0          6.467        0.000                      0                  214        0.154        0.000                      0                  214        9.500        0.000                       0                   110  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0_1        6.469        0.000                      0                  214        0.154        0.000                      0                  214        9.500        0.000                       0                   110  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          6.467        0.000                      0                  214        0.070        0.000                      0                  214  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        6.467        0.000                      0                  214        0.070        0.000                      0                  214  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 2.454ns (73.664%)  route 0.877ns (26.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[0]
                         net (fo=1, routed)           0.877     2.507    dout1[0]
    SLICE_X8Y41          FDRE                                         r  d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X8Y41          FDRE                                         r  d_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.051     8.974    d_reg[0]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -2.507    
  -------------------------------------------------------------------
                         slack                                  6.467    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 2.454ns (75.482%)  route 0.797ns (24.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[11]
                         net (fo=1, routed)           0.797     2.427    dout1[11]
    SLICE_X9Y41          FDRE                                         r  d_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.092     8.933    d_reg[11]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 2.454ns (74.961%)  route 0.820ns (25.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[3]
                         net (fo=1, routed)           0.820     2.450    dout1[3]
    SLICE_X9Y41          FDRE                                         r  d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.059     8.966    d_reg[3]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 2.454ns (75.955%)  route 0.777ns (24.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[12]
                         net (fo=1, routed)           0.777     2.407    dout1[12]
    SLICE_X9Y41          FDRE                                         r  d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.090     8.935    d_reg[12]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 2.454ns (74.636%)  route 0.834ns (25.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[6]
                         net (fo=1, routed)           0.834     2.464    dout1[6]
    SLICE_X8Y41          FDRE                                         r  d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X8Y41          FDRE                                         r  d_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.025     9.000    d_reg[6]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -2.464    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 2.454ns (77.944%)  route 0.694ns (22.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[13]
                         net (fo=1, routed)           0.694     2.324    dout1[13]
    SLICE_X8Y41          FDRE                                         r  d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X8Y41          FDRE                                         r  d_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.040     8.985    d_reg[13]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -2.324    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 2.454ns (79.392%)  route 0.637ns (20.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[14]
                         net (fo=1, routed)           0.637     2.267    dout1[14]
    SLICE_X9Y41          FDRE                                         r  d_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.090     8.935    d_reg[14]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -2.267    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 2.454ns (78.407%)  route 0.676ns (21.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[2]
                         net (fo=1, routed)           0.676     2.306    dout1[2]
    SLICE_X9Y41          FDRE                                         r  d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.044     8.981    d_reg[2]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 2.454ns (78.351%)  route 0.678ns (21.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[9]
                         net (fo=1, routed)           0.678     2.308    dout1[9]
    SLICE_X9Y41          FDRE                                         r  d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.037     8.988    d_reg[9]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 2.454ns (78.003%)  route 0.692ns (21.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[8]
                         net (fo=1, routed)           0.692     2.322    dout1[8]
    SLICE_X8Y41          FDRE                                         r  d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X8Y41          FDRE                                         r  d_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.008     9.017    d_reg[8]
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                  6.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.408%)  route 0.232ns (58.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  addr_reg[6]/Q
                         net (fo=5, routed)           0.232    -0.145    Inst_block_ram1/Q[6]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.878    -0.734    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
                         clock pessimism              0.253    -0.482    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.299    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.408%)  route 0.232ns (58.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  addr_reg[6]/Q
                         net (fo=5, routed)           0.232    -0.145    Inst_block_ram1/Q[6]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.877    -0.735    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                         clock pessimism              0.253    -0.483    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.300    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.493%)  route 0.256ns (64.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X9Y40          FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  addr_reg[5]/Q
                         net (fo=6, routed)           0.256    -0.144    Inst_block_ram1/Q[5]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.877    -0.735    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                         clock pessimism              0.253    -0.483    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.300    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.354%)  route 0.258ns (64.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X9Y40          FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  addr_reg[5]/Q
                         net (fo=6, routed)           0.258    -0.142    Inst_block_ram1/Q[5]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.878    -0.734    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
                         clock pessimism              0.253    -0.482    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.299    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DCn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mod/DCn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.593    -0.513    Clk
    SLICE_X5Y43          FDRE                                         r  DCn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  DCn_reg/Q
                         net (fo=1, routed)           0.110    -0.262    Mod/DCn__0
    SLICE_X5Y42          FDRE                                         r  Mod/DCn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.863    -0.750    Mod/clk_out2
    SLICE_X5Y42          FDRE                                         r  Mod/DCn_r_reg/C
                         clock pessimism              0.252    -0.498    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.070    -0.428    Mod/DCn_r_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Inst_block_ram1/Inst_block_ram1/RAMB18E1_inst_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.463%)  route 0.199ns (58.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.566    -0.540    Inst_block_ram1/CLK
    SLICE_X9Y43          FDCE                                         r  Inst_block_ram1/Inst_block_ram1/RAMB18E1_inst_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  Inst_block_ram1/Inst_block_ram1/RAMB18E1_inst_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.199    -0.200    Inst_block_ram1/Inst_block_ram1/RAMB18E1_inst_cooolgate_en_sig_1
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.877    -0.735    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                         clock pessimism              0.253    -0.483    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.387    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.001%)  route 0.231ns (60.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  addr_reg[8]/Q
                         net (fo=3, routed)           0.231    -0.162    Inst_block_ram1/Q[8]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.878    -0.734    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
                         clock pessimism              0.253    -0.482    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.129    -0.353    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.541%)  route 0.285ns (63.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  addr_reg[7]/Q
                         net (fo=4, routed)           0.285    -0.092    Inst_block_ram1/Q[7]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.877    -0.735    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                         clock pessimism              0.253    -0.483    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.300    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.414%)  route 0.286ns (63.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  addr_reg[7]/Q
                         net (fo=4, routed)           0.286    -0.091    Inst_block_ram1/Q[7]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.878    -0.734    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
                         clock pessimism              0.253    -0.482    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.299    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.592    -0.514    Clk
    SLICE_X6Y40          FDRE                                         r  col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  col_reg[0]/Q
                         net (fo=8, routed)           0.127    -0.224    col_reg[0]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.048    -0.176 r  col[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    p_0_in[3]
    SLICE_X7Y40          FDRE                                         r  col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.863    -0.750    Clk
    SLICE_X7Y40          FDRE                                         r  col_reg[3]/C
                         clock pessimism              0.249    -0.501    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.107    -0.394    col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_clk_man/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y16     Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y16     Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    inst_clk_man/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y42      DATA_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y42      DATA_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y41     FSM_onehot_step_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y41     FSM_onehot_step_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y41     FSM_onehot_step_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y41     FSM_onehot_step_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y39      Mod/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y40      Mod/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y39      Mod/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y39      Mod/delay_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y39      Mod/delay_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y39      Mod/delay_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y39      Mod/delay_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y40      Mod/delay_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y40      Mod/delay_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y40      Mod/delay_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y42      DATA_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y42      DATA_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y41     FSM_onehot_step_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y41     FSM_onehot_step_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y41     FSM_onehot_step_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y41     FSM_onehot_step_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y41     FSM_onehot_step_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y41     FSM_onehot_step_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y41     FSM_onehot_step_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y41     FSM_onehot_step_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk_man/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    inst_clk_man/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 2.454ns (73.664%)  route 0.877ns (26.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[0]
                         net (fo=1, routed)           0.877     2.507    dout1[0]
    SLICE_X8Y41          FDRE                                         r  d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X8Y41          FDRE                                         r  d_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.082     9.027    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.051     8.976    d_reg[0]
  -------------------------------------------------------------------
                         required time                          8.976    
                         arrival time                          -2.507    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 2.454ns (75.482%)  route 0.797ns (24.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[11]
                         net (fo=1, routed)           0.797     2.427    dout1[11]
    SLICE_X9Y41          FDRE                                         r  d_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.082     9.027    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.092     8.935    d_reg[11]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 2.454ns (74.961%)  route 0.820ns (25.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[3]
                         net (fo=1, routed)           0.820     2.450    dout1[3]
    SLICE_X9Y41          FDRE                                         r  d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.082     9.027    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.059     8.968    d_reg[3]
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.530ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 2.454ns (75.955%)  route 0.777ns (24.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[12]
                         net (fo=1, routed)           0.777     2.407    dout1[12]
    SLICE_X9Y41          FDRE                                         r  d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.082     9.027    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.090     8.937    d_reg[12]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.530    

Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 2.454ns (74.636%)  route 0.834ns (25.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[6]
                         net (fo=1, routed)           0.834     2.464    dout1[6]
    SLICE_X8Y41          FDRE                                         r  d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X8Y41          FDRE                                         r  d_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.082     9.027    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.025     9.002    d_reg[6]
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -2.464    
  -------------------------------------------------------------------
                         slack                                  6.538    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 2.454ns (77.944%)  route 0.694ns (22.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[13]
                         net (fo=1, routed)           0.694     2.324    dout1[13]
    SLICE_X8Y41          FDRE                                         r  d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X8Y41          FDRE                                         r  d_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.082     9.027    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.040     8.987    d_reg[13]
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -2.324    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 2.454ns (79.392%)  route 0.637ns (20.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[14]
                         net (fo=1, routed)           0.637     2.267    dout1[14]
    SLICE_X9Y41          FDRE                                         r  d_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.082     9.027    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.090     8.937    d_reg[14]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -2.267    
  -------------------------------------------------------------------
                         slack                                  6.670    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 2.454ns (78.407%)  route 0.676ns (21.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[2]
                         net (fo=1, routed)           0.676     2.306    dout1[2]
    SLICE_X9Y41          FDRE                                         r  d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.082     9.027    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.044     8.983    d_reg[2]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 2.454ns (78.351%)  route 0.678ns (21.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[9]
                         net (fo=1, routed)           0.678     2.308    dout1[9]
    SLICE_X9Y41          FDRE                                         r  d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.082     9.027    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.037     8.990    d_reg[9]
  -------------------------------------------------------------------
                         required time                          8.990    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 2.454ns (78.003%)  route 0.692ns (21.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[8]
                         net (fo=1, routed)           0.692     2.322    dout1[8]
    SLICE_X8Y41          FDRE                                         r  d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X8Y41          FDRE                                         r  d_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.082     9.027    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.008     9.019    d_reg[8]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                  6.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.408%)  route 0.232ns (58.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  addr_reg[6]/Q
                         net (fo=5, routed)           0.232    -0.145    Inst_block_ram1/Q[6]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.878    -0.734    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
                         clock pessimism              0.253    -0.482    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.299    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.408%)  route 0.232ns (58.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  addr_reg[6]/Q
                         net (fo=5, routed)           0.232    -0.145    Inst_block_ram1/Q[6]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.877    -0.735    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                         clock pessimism              0.253    -0.483    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.300    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.493%)  route 0.256ns (64.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X9Y40          FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  addr_reg[5]/Q
                         net (fo=6, routed)           0.256    -0.144    Inst_block_ram1/Q[5]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.877    -0.735    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                         clock pessimism              0.253    -0.483    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.300    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.354%)  route 0.258ns (64.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X9Y40          FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  addr_reg[5]/Q
                         net (fo=6, routed)           0.258    -0.142    Inst_block_ram1/Q[5]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.878    -0.734    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
                         clock pessimism              0.253    -0.482    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.299    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DCn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mod/DCn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.593    -0.513    Clk
    SLICE_X5Y43          FDRE                                         r  DCn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  DCn_reg/Q
                         net (fo=1, routed)           0.110    -0.262    Mod/DCn__0
    SLICE_X5Y42          FDRE                                         r  Mod/DCn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.863    -0.750    Mod/clk_out2
    SLICE_X5Y42          FDRE                                         r  Mod/DCn_r_reg/C
                         clock pessimism              0.252    -0.498    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.070    -0.428    Mod/DCn_r_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Inst_block_ram1/Inst_block_ram1/RAMB18E1_inst_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.463%)  route 0.199ns (58.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.566    -0.540    Inst_block_ram1/CLK
    SLICE_X9Y43          FDCE                                         r  Inst_block_ram1/Inst_block_ram1/RAMB18E1_inst_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  Inst_block_ram1/Inst_block_ram1/RAMB18E1_inst_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.199    -0.200    Inst_block_ram1/Inst_block_ram1/RAMB18E1_inst_cooolgate_en_sig_1
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.877    -0.735    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                         clock pessimism              0.253    -0.483    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.387    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.001%)  route 0.231ns (60.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  addr_reg[8]/Q
                         net (fo=3, routed)           0.231    -0.162    Inst_block_ram1/Q[8]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.878    -0.734    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
                         clock pessimism              0.253    -0.482    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.129    -0.353    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.541%)  route 0.285ns (63.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  addr_reg[7]/Q
                         net (fo=4, routed)           0.285    -0.092    Inst_block_ram1/Q[7]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.877    -0.735    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                         clock pessimism              0.253    -0.483    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.300    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.414%)  route 0.286ns (63.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  addr_reg[7]/Q
                         net (fo=4, routed)           0.286    -0.091    Inst_block_ram1/Q[7]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.878    -0.734    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
                         clock pessimism              0.253    -0.482    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.299    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.592    -0.514    Clk
    SLICE_X6Y40          FDRE                                         r  col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  col_reg[0]/Q
                         net (fo=8, routed)           0.127    -0.224    col_reg[0]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.048    -0.176 r  col[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    p_0_in[3]
    SLICE_X7Y40          FDRE                                         r  col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.863    -0.750    Clk
    SLICE_X7Y40          FDRE                                         r  col_reg[3]/C
                         clock pessimism              0.249    -0.501    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.107    -0.394    col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_clk_man/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y16     Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y16     Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    inst_clk_man/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y42      DATA_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y42      DATA_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y41     FSM_onehot_step_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y41     FSM_onehot_step_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y41     FSM_onehot_step_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y41     FSM_onehot_step_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y39      Mod/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y40      Mod/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X3Y39      Mod/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y39      Mod/delay_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y39      Mod/delay_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y39      Mod/delay_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y39      Mod/delay_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y40      Mod/delay_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y40      Mod/delay_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y40      Mod/delay_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y42      DATA_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y42      DATA_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y41     FSM_onehot_step_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y41     FSM_onehot_step_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y41     FSM_onehot_step_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y41     FSM_onehot_step_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y41     FSM_onehot_step_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y41     FSM_onehot_step_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y41     FSM_onehot_step_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y41     FSM_onehot_step_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk_man/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    inst_clk_man/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  inst_clk_man/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 2.454ns (73.664%)  route 0.877ns (26.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[0]
                         net (fo=1, routed)           0.877     2.507    dout1[0]
    SLICE_X8Y41          FDRE                                         r  d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X8Y41          FDRE                                         r  d_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.051     8.974    d_reg[0]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -2.507    
  -------------------------------------------------------------------
                         slack                                  6.467    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 2.454ns (75.482%)  route 0.797ns (24.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[11]
                         net (fo=1, routed)           0.797     2.427    dout1[11]
    SLICE_X9Y41          FDRE                                         r  d_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.092     8.933    d_reg[11]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 2.454ns (74.961%)  route 0.820ns (25.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[3]
                         net (fo=1, routed)           0.820     2.450    dout1[3]
    SLICE_X9Y41          FDRE                                         r  d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.059     8.966    d_reg[3]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 2.454ns (75.955%)  route 0.777ns (24.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[12]
                         net (fo=1, routed)           0.777     2.407    dout1[12]
    SLICE_X9Y41          FDRE                                         r  d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.090     8.935    d_reg[12]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 2.454ns (74.636%)  route 0.834ns (25.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[6]
                         net (fo=1, routed)           0.834     2.464    dout1[6]
    SLICE_X8Y41          FDRE                                         r  d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X8Y41          FDRE                                         r  d_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.025     9.000    d_reg[6]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -2.464    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 2.454ns (77.944%)  route 0.694ns (22.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[13]
                         net (fo=1, routed)           0.694     2.324    dout1[13]
    SLICE_X8Y41          FDRE                                         r  d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X8Y41          FDRE                                         r  d_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.040     8.985    d_reg[13]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -2.324    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 2.454ns (79.392%)  route 0.637ns (20.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[14]
                         net (fo=1, routed)           0.637     2.267    dout1[14]
    SLICE_X9Y41          FDRE                                         r  d_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.090     8.935    d_reg[14]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -2.267    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 2.454ns (78.407%)  route 0.676ns (21.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[2]
                         net (fo=1, routed)           0.676     2.306    dout1[2]
    SLICE_X9Y41          FDRE                                         r  d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.044     8.981    d_reg[2]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 2.454ns (78.351%)  route 0.678ns (21.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[9]
                         net (fo=1, routed)           0.678     2.308    dout1[9]
    SLICE_X9Y41          FDRE                                         r  d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.037     8.988    d_reg[9]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 fall@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 2.454ns (78.003%)  route 0.692ns (21.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[8]
                         net (fo=1, routed)           0.692     2.322    dout1[8]
    SLICE_X8Y41          FDRE                                         r  d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X8Y41          FDRE                                         r  d_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.008     9.017    d_reg[8]
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                  6.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.408%)  route 0.232ns (58.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  addr_reg[6]/Q
                         net (fo=5, routed)           0.232    -0.145    Inst_block_ram1/Q[6]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.878    -0.734    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
                         clock pessimism              0.253    -0.482    
                         clock uncertainty            0.084    -0.398    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.215    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.408%)  route 0.232ns (58.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  addr_reg[6]/Q
                         net (fo=5, routed)           0.232    -0.145    Inst_block_ram1/Q[6]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.877    -0.735    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                         clock pessimism              0.253    -0.483    
                         clock uncertainty            0.084    -0.399    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.216    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.493%)  route 0.256ns (64.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X9Y40          FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  addr_reg[5]/Q
                         net (fo=6, routed)           0.256    -0.144    Inst_block_ram1/Q[5]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.877    -0.735    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                         clock pessimism              0.253    -0.483    
                         clock uncertainty            0.084    -0.399    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.216    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.354%)  route 0.258ns (64.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X9Y40          FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  addr_reg[5]/Q
                         net (fo=6, routed)           0.258    -0.142    Inst_block_ram1/Q[5]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.878    -0.734    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
                         clock pessimism              0.253    -0.482    
                         clock uncertainty            0.084    -0.398    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.215    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 DCn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mod/DCn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.593    -0.513    Clk
    SLICE_X5Y43          FDRE                                         r  DCn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  DCn_reg/Q
                         net (fo=1, routed)           0.110    -0.262    Mod/DCn__0
    SLICE_X5Y42          FDRE                                         r  Mod/DCn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.863    -0.750    Mod/clk_out2
    SLICE_X5Y42          FDRE                                         r  Mod/DCn_r_reg/C
                         clock pessimism              0.252    -0.498    
                         clock uncertainty            0.084    -0.414    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.070    -0.344    Mod/DCn_r_reg
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Inst_block_ram1/Inst_block_ram1/RAMB18E1_inst_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.463%)  route 0.199ns (58.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.566    -0.540    Inst_block_ram1/CLK
    SLICE_X9Y43          FDCE                                         r  Inst_block_ram1/Inst_block_ram1/RAMB18E1_inst_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  Inst_block_ram1/Inst_block_ram1/RAMB18E1_inst_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.199    -0.200    Inst_block_ram1/Inst_block_ram1/RAMB18E1_inst_cooolgate_en_sig_1
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.877    -0.735    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                         clock pessimism              0.253    -0.483    
                         clock uncertainty            0.084    -0.399    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.303    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.001%)  route 0.231ns (60.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  addr_reg[8]/Q
                         net (fo=3, routed)           0.231    -0.162    Inst_block_ram1/Q[8]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.878    -0.734    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
                         clock pessimism              0.253    -0.482    
                         clock uncertainty            0.084    -0.398    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.129    -0.269    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.541%)  route 0.285ns (63.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  addr_reg[7]/Q
                         net (fo=4, routed)           0.285    -0.092    Inst_block_ram1/Q[7]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.877    -0.735    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                         clock pessimism              0.253    -0.483    
                         clock uncertainty            0.084    -0.399    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.216    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.414%)  route 0.286ns (63.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  addr_reg[7]/Q
                         net (fo=4, routed)           0.286    -0.091    Inst_block_ram1/Q[7]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.878    -0.734    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
                         clock pessimism              0.253    -0.482    
                         clock uncertainty            0.084    -0.398    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.215    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.592    -0.514    Clk
    SLICE_X6Y40          FDRE                                         r  col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  col_reg[0]/Q
                         net (fo=8, routed)           0.127    -0.224    col_reg[0]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.048    -0.176 r  col[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    p_0_in[3]
    SLICE_X7Y40          FDRE                                         r  col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.863    -0.750    Clk
    SLICE_X7Y40          FDRE                                         r  col_reg[3]/C
                         clock pessimism              0.249    -0.501    
                         clock uncertainty            0.084    -0.417    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.107    -0.310    col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 2.454ns (73.664%)  route 0.877ns (26.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[0]
                         net (fo=1, routed)           0.877     2.507    dout1[0]
    SLICE_X8Y41          FDRE                                         r  d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X8Y41          FDRE                                         r  d_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.051     8.974    d_reg[0]
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -2.507    
  -------------------------------------------------------------------
                         slack                                  6.467    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 2.454ns (75.482%)  route 0.797ns (24.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[11]
                         net (fo=1, routed)           0.797     2.427    dout1[11]
    SLICE_X9Y41          FDRE                                         r  d_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.092     8.933    d_reg[11]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 2.454ns (74.961%)  route 0.820ns (25.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[3]
                         net (fo=1, routed)           0.820     2.450    dout1[3]
    SLICE_X9Y41          FDRE                                         r  d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.059     8.966    d_reg[3]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 2.454ns (75.955%)  route 0.777ns (24.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[12]
                         net (fo=1, routed)           0.777     2.407    dout1[12]
    SLICE_X9Y41          FDRE                                         r  d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.090     8.935    d_reg[12]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 2.454ns (74.636%)  route 0.834ns (25.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[6]
                         net (fo=1, routed)           0.834     2.464    dout1[6]
    SLICE_X8Y41          FDRE                                         r  d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X8Y41          FDRE                                         r  d_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.025     9.000    d_reg[6]
  -------------------------------------------------------------------
                         required time                          9.000    
                         arrival time                          -2.464    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 2.454ns (77.944%)  route 0.694ns (22.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[13]
                         net (fo=1, routed)           0.694     2.324    dout1[13]
    SLICE_X8Y41          FDRE                                         r  d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X8Y41          FDRE                                         r  d_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.040     8.985    d_reg[13]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -2.324    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 2.454ns (79.392%)  route 0.637ns (20.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[14]
                         net (fo=1, routed)           0.637     2.267    dout1[14]
    SLICE_X9Y41          FDRE                                         r  d_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.090     8.935    d_reg[14]
  -------------------------------------------------------------------
                         required time                          8.935    
                         arrival time                          -2.267    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 2.454ns (78.407%)  route 0.676ns (21.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[2]
                         net (fo=1, routed)           0.676     2.306    dout1[2]
    SLICE_X9Y41          FDRE                                         r  d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.044     8.981    d_reg[2]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -2.306    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 2.454ns (78.351%)  route 0.678ns (21.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[9]
                         net (fo=1, routed)           0.678     2.308    dout1[9]
    SLICE_X9Y41          FDRE                                         r  d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X9Y41          FDRE                                         r  d_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.037     8.988    d_reg[9]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 fall@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 2.454ns (78.003%)  route 0.692ns (21.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 8.531 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.767    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.197 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.531    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.435 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.611    -0.824    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     1.630 r  Inst_block_ram1/RAMB18E1_inst/DOBDO[8]
                         net (fo=1, routed)           0.692     2.322    dout1[8]
    SLICE_X8Y41          FDRE                                         r  d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    P10                                               0.000    10.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         1.463    11.463 f  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.625    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.404 f  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.991    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.082 f  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         1.449     8.531    Clk
    SLICE_X8Y41          FDRE                                         r  d_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.577     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.008     9.017    d_reg[8]
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                          -2.322    
  -------------------------------------------------------------------
                         slack                                  6.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.408%)  route 0.232ns (58.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  addr_reg[6]/Q
                         net (fo=5, routed)           0.232    -0.145    Inst_block_ram1/Q[6]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.878    -0.734    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
                         clock pessimism              0.253    -0.482    
                         clock uncertainty            0.084    -0.398    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.215    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.408%)  route 0.232ns (58.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  addr_reg[6]/Q
                         net (fo=5, routed)           0.232    -0.145    Inst_block_ram1/Q[6]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.877    -0.735    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                         clock pessimism              0.253    -0.483    
                         clock uncertainty            0.084    -0.399    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.216    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.493%)  route 0.256ns (64.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X9Y40          FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  addr_reg[5]/Q
                         net (fo=6, routed)           0.256    -0.144    Inst_block_ram1/Q[5]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.877    -0.735    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                         clock pessimism              0.253    -0.483    
                         clock uncertainty            0.084    -0.399    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.216    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.354%)  route 0.258ns (64.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X9Y40          FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  addr_reg[5]/Q
                         net (fo=6, routed)           0.258    -0.142    Inst_block_ram1/Q[5]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.878    -0.734    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
                         clock pessimism              0.253    -0.482    
                         clock uncertainty            0.084    -0.398    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.215    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 DCn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Mod/DCn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.593    -0.513    Clk
    SLICE_X5Y43          FDRE                                         r  DCn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  DCn_reg/Q
                         net (fo=1, routed)           0.110    -0.262    Mod/DCn__0
    SLICE_X5Y42          FDRE                                         r  Mod/DCn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.863    -0.750    Mod/clk_out2
    SLICE_X5Y42          FDRE                                         r  Mod/DCn_r_reg/C
                         clock pessimism              0.252    -0.498    
                         clock uncertainty            0.084    -0.414    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.070    -0.344    Mod/DCn_r_reg
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Inst_block_ram1/Inst_block_ram1/RAMB18E1_inst_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.463%)  route 0.199ns (58.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.566    -0.540    Inst_block_ram1/CLK
    SLICE_X9Y43          FDCE                                         r  Inst_block_ram1/Inst_block_ram1/RAMB18E1_inst_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  Inst_block_ram1/Inst_block_ram1/RAMB18E1_inst_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.199    -0.200    Inst_block_ram1/Inst_block_ram1/RAMB18E1_inst_cooolgate_en_sig_1
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.877    -0.735    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                         clock pessimism              0.253    -0.483    
                         clock uncertainty            0.084    -0.399    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.303    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.001%)  route 0.231ns (60.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.148    -0.393 r  addr_reg[8]/Q
                         net (fo=3, routed)           0.231    -0.162    Inst_block_ram1/Q[8]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.878    -0.734    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
                         clock pessimism              0.253    -0.482    
                         clock uncertainty            0.084    -0.398    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.129    -0.269    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.541%)  route 0.285ns (63.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  addr_reg[7]/Q
                         net (fo=4, routed)           0.285    -0.092    Inst_block_ram1/Q[7]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.877    -0.735    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKBWRCLK
                         clock pessimism              0.253    -0.483    
                         clock uncertainty            0.084    -0.399    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.216    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.414%)  route 0.286ns (63.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.565    -0.541    Clk
    SLICE_X8Y40          FDRE                                         r  addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  addr_reg[7]/Q
                         net (fo=4, routed)           0.286    -0.091    Inst_block_ram1/Q[7]
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.878    -0.734    Inst_block_ram1/CLK
    RAMB18_X0Y16         RAMB18E1                                     r  Inst_block_ram1/RAMB18E1_inst/CLKARDCLK
                         clock pessimism              0.253    -0.482    
                         clock uncertainty            0.084    -0.398    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.215    Inst_block_ram1/RAMB18E1_inst
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.742    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.621 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.132    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.106 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.592    -0.514    Clk
    SLICE_X6Y40          FDRE                                         r  col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  col_reg[0]/Q
                         net (fo=8, routed)           0.127    -0.224    col_reg[0]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.048    -0.176 r  col[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    p_0_in[3]
    SLICE_X7Y40          FDRE                                         r  col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P10                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    inst_clk_man/inst/clk_in1
    P10                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  inst_clk_man/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.970    inst_clk_man/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.175 r  inst_clk_man/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.641    inst_clk_man/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  inst_clk_man/inst/clkout2_buf/O
                         net (fo=108, routed)         0.863    -0.750    Clk
    SLICE_X7Y40          FDRE                                         r  col_reg[3]/C
                         clock pessimism              0.249    -0.501    
                         clock uncertainty            0.084    -0.417    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.107    -0.310    col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.135    





