#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000234e79ee060 .scope module, "PL_CPU_mod" "PL_CPU_mod" 2 37;
 .timescale 0 0;
v00000234e7a683d0_0 .net "PC", 31 0, L_00000234e7ac8f80;  1 drivers
v00000234e7a68470_0 .net "cycles_consumed", 31 0, v00000234e7a68510_0;  1 drivers
v00000234e7a679d0_0 .var "input_clk", 0 0;
v00000234e7a67930_0 .var "rst", 0 0;
S_00000234e79f0c60 .scope module, "cpu" "CPU5STAGE" 2 42, 3 2 0, S_00000234e79ee060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
P_00000234e79dfde0 .param/l "handler_addr" 0 3 9, C4<00000000000000000000001111101000>;
L_00000234e79dcd30 .functor NOR 1, v00000234e7a679d0_0, v00000234e7a5e680_0, C4<0>, C4<0>;
L_00000234e7ac8f80 .functor BUFZ 32, v00000234e7a5d460_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000234e7a66350_0 .net "EX_FLUSH", 0 0, L_00000234e79a7020;  1 drivers
v00000234e7a65b30_0 .net "EX_INST", 31 0, v00000234e7a4bde0_0;  1 drivers
v00000234e7a66df0_0 .net "EX_Immed", 31 0, v00000234e7a4a760_0;  1 drivers
v00000234e7a651d0_0 .net "EX_PC", 31 0, v00000234e7a4a8a0_0;  1 drivers
v00000234e7a65310_0 .net "EX_PFC", 31 0, v00000234e7a4b480_0;  1 drivers
v00000234e7a660d0_0 .net "EX_PFC_to_IF", 31 0, L_00000234e7ab5ac0;  1 drivers
v00000234e7a66cb0_0 .net "EX_memread", 0 0, v00000234e7a4bb60_0;  1 drivers
v00000234e7a64b90_0 .net "EX_memwrite", 0 0, v00000234e7a4a940_0;  1 drivers
v00000234e7a653b0_0 .net "EX_opcode", 6 0, v00000234e7a4b660_0;  1 drivers
v00000234e7a65450_0 .net "EX_rd_ind", 4 0, v00000234e7a4ba20_0;  1 drivers
v00000234e7a654f0_0 .net "EX_regwrite", 0 0, v00000234e7a4a9e0_0;  1 drivers
v00000234e7a66490_0 .net "EX_rs1", 31 0, v00000234e7a4ab20_0;  1 drivers
v00000234e7a668f0_0 .net "EX_rs1_ind", 4 0, v00000234e7a4abc0_0;  1 drivers
v00000234e7a66710_0 .net "EX_rs2", 31 0, v00000234e7a4bac0_0;  1 drivers
v00000234e7a66b70_0 .net "EX_rs2_ind", 4 0, v00000234e7a4ac60_0;  1 drivers
v00000234e7a64af0_0 .net "ID_FLUSH_buf", 0 0, L_00000234e7ac8a40;  1 drivers
v00000234e7a65590_0 .net "ID_INST", 31 0, v00000234e7a5c4c0_0;  1 drivers
v00000234e7a64c30_0 .net "ID_Immed", 31 0, v00000234e7a4e930_0;  1 drivers
v00000234e7a667b0_0 .net "ID_PC", 31 0, v00000234e7a5df00_0;  1 drivers
v00000234e7a66a30_0 .net "ID_PFC", 31 0, L_00000234e7ab7a00;  1 drivers
v00000234e7a66670_0 .net "ID_memread", 0 0, L_00000234e7ab7000;  1 drivers
v00000234e7a65db0_0 .net "ID_memwrite", 0 0, L_00000234e7ab70a0;  1 drivers
v00000234e7a66ad0_0 .net "ID_opcode", 6 0, v00000234e7a5cce0_0;  1 drivers
v00000234e7a65130_0 .net "ID_rd_ind", 4 0, v00000234e7a5dd20_0;  1 drivers
v00000234e7a65630_0 .net "ID_regwrite", 0 0, L_00000234e7ab85e0;  1 drivers
v00000234e7a656d0_0 .net "ID_rs1", 31 0, L_00000234e785e6e0;  1 drivers
v00000234e7a64870_0 .net "ID_rs1_ind", 4 0, v00000234e7a5d640_0;  1 drivers
v00000234e7a658b0_0 .net "ID_rs2", 31 0, L_00000234e7ac88f0;  1 drivers
v00000234e7a64cd0_0 .net "ID_rs2_ind", 4 0, v00000234e7a5da00_0;  1 drivers
v00000234e7a647d0_0 .net "IF_FLUSH", 0 0, v00000234e7a4d990_0;  1 drivers
v00000234e7a66d50_0 .net "IF_INST", 31 0, L_00000234e79a67d0;  1 drivers
v00000234e7a65d10_0 .net "IF_pc", 31 0, v00000234e7a5d460_0;  1 drivers
v00000234e7a66f30_0 .net "MEM_ALU_OUT", 31 0, v00000234e7a476d0_0;  1 drivers
v00000234e7a64eb0_0 .net "MEM_Data_mem_out", 31 0, v00000234e7a5c7e0_0;  1 drivers
v00000234e7a65e50_0 .net "MEM_FLUSH", 0 0, L_00000234e79a6760;  1 drivers
v00000234e7a65770_0 .net "MEM_INST", 31 0, v00000234e7a46b90_0;  1 drivers
v00000234e7a64d70_0 .net "MEM_PC", 31 0, v00000234e7a47130_0;  1 drivers
v00000234e7a66850_0 .net "MEM_memread", 0 0, v00000234e7a45970_0;  1 drivers
v00000234e7a64ff0_0 .net "MEM_memwrite", 0 0, v00000234e7a45ab0_0;  1 drivers
v00000234e7a66c10_0 .net "MEM_opcode", 6 0, v00000234e7a45bf0_0;  1 drivers
v00000234e7a65950_0 .net "MEM_rd_ind", 4 0, v00000234e7a45c90_0;  1 drivers
v00000234e7a66530_0 .net "MEM_regwrite", 0 0, v00000234e7a45d30_0;  1 drivers
v00000234e7a659f0_0 .net "MEM_rs1_ind", 4 0, v00000234e7a46190_0;  1 drivers
v00000234e7a65bd0_0 .net "MEM_rs2", 31 0, v00000234e7a45dd0_0;  1 drivers
v00000234e7a665d0_0 .net "MEM_rs2_ind", 4 0, v00000234e7a45f10_0;  1 drivers
v00000234e7a66030_0 .net "PC", 31 0, L_00000234e7ac8f80;  alias, 1 drivers
v00000234e7a66170_0 .net "WB_ALU_OUT", 31 0, v00000234e7a5e7c0_0;  1 drivers
v00000234e7a65c70_0 .net "WB_Data_mem_out", 31 0, v00000234e7a5f6c0_0;  1 drivers
v00000234e7a65090_0 .net "WB_INST", 31 0, v00000234e7a5fb20_0;  1 drivers
v00000234e7a66e90_0 .net "WB_PC", 31 0, v00000234e7a5f080_0;  1 drivers
v00000234e7a65f90_0 .net "WB_memread", 0 0, v00000234e7a5ef40_0;  1 drivers
v00000234e7a64910_0 .net "WB_memwrite", 0 0, v00000234e7a5f580_0;  1 drivers
v00000234e7a64e10_0 .net "WB_opcode", 6 0, v00000234e7a5eea0_0;  1 drivers
v00000234e7a66210_0 .net "WB_rd_ind", 4 0, v00000234e7a5f800_0;  1 drivers
v00000234e7a663f0_0 .net "WB_regwrite", 0 0, v00000234e7a5e860_0;  1 drivers
v00000234e7a649b0_0 .net "WB_rs1_ind", 4 0, v00000234e7a5e540_0;  1 drivers
v00000234e7a64a50_0 .net "WB_rs2", 31 0, v00000234e7a5f260_0;  1 drivers
v00000234e7a67d90_0 .net "WB_rs2_ind", 4 0, v00000234e7a5f440_0;  1 drivers
v00000234e7a67a70_0 .net "Wrong_prediction", 0 0, L_00000234e7ac8e30;  1 drivers
v00000234e7a67e30_0 .net "alu_out", 31 0, v00000234e7a48ae0_0;  1 drivers
v00000234e7a676b0_0 .net "alu_selA", 1 0, v00000234e7a4c380_0;  1 drivers
v00000234e7a67b10_0 .net "alu_selB", 2 0, v00000234e7a4b840_0;  1 drivers
v00000234e7a67bb0_0 .net "clk", 0 0, L_00000234e79dcd30;  1 drivers
v00000234e7a68510_0 .var "cycles_consumed", 31 0;
v00000234e7a68010_0 .net "exception_flag", 0 0, L_00000234e7ab7aa0;  1 drivers
o00000234e79f5a88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000234e7a67ed0_0 .net "forwarded_data", 31 0, o00000234e79f5a88;  0 drivers
v00000234e7a66fd0_0 .net "hlt", 0 0, v00000234e7a5e680_0;  1 drivers
v00000234e7a671b0_0 .net "id_flush", 0 0, L_00000234e79dd3c0;  1 drivers
v00000234e7a68330_0 .net "if_id_write", 0 0, v00000234e7a4ee30_0;  1 drivers
v00000234e7a680b0_0 .net "input_clk", 0 0, v00000234e7a679d0_0;  1 drivers
v00000234e7a677f0_0 .net "pc_src", 2 0, L_00000234e7ab8540;  1 drivers
v00000234e7a67f70_0 .net "pc_write", 0 0, v00000234e7a4e390_0;  1 drivers
v00000234e7a67c50_0 .net "rs2_out", 31 0, v00000234e7a49300_0;  1 drivers
v00000234e7a68290_0 .net "rst", 0 0, v00000234e7a67930_0;  1 drivers
v00000234e7a67750_0 .net "store_rs2_forward", 1 0, v00000234e7a4bd40_0;  1 drivers
v00000234e7a67070_0 .net "wdata_to_reg_file", 31 0, v00000234e7a66990_0;  1 drivers
S_00000234e79f0df0 .scope module, "EDU" "exception_detect_unit" 3 37, 4 3 0, S_00000234e79f0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PC";
    .port_info 1 /INPUT 7 "ID_opcode";
    .port_info 2 /OUTPUT 1 "excep_flag";
    .port_info 3 /OUTPUT 1 "id_flush";
    .port_info 4 /OUTPUT 1 "EX_FLUSH";
    .port_info 5 /OUTPUT 1 "MEM_FLUSH";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_00000234e786b7a0 .param/l "add" 0 5 6, C4<0100000>;
P_00000234e786b7d8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000234e786b810 .param/l "addu" 0 5 6, C4<0100001>;
P_00000234e786b848 .param/l "and_" 0 5 6, C4<0100100>;
P_00000234e786b880 .param/l "andi" 0 5 10, C4<1001100>;
P_00000234e786b8b8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000234e786b8f0 .param/l "bne" 0 5 10, C4<1000101>;
P_00000234e786b928 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000234e786b960 .param/l "j" 0 5 12, C4<1000010>;
P_00000234e786b998 .param/l "jal" 0 5 12, C4<1000011>;
P_00000234e786b9d0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000234e786ba08 .param/l "lw" 0 5 10, C4<1100011>;
P_00000234e786ba40 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000234e786ba78 .param/l "numofinst" 0 4 11, +C4<00000000000000000000000000011000>;
P_00000234e786bab0 .param/l "opcodes" 0 4 12, C4<010000001000100100001010001110010000100100100110001001011001101010011010011100100111000000000000101100011110101110001001000101101000010100011000010100001100010000101010>;
P_00000234e786bae8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000234e786bb20 .param/l "ori" 0 5 10, C4<1001101>;
P_00000234e786bb58 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000234e786bb90 .param/l "sll" 0 5 7, C4<0000000>;
P_00000234e786bbc8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000234e786bc00 .param/l "slti" 0 5 10, C4<1101010>;
P_00000234e786bc38 .param/l "srl" 0 5 7, C4<0000010>;
P_00000234e786bc70 .param/l "sub" 0 5 6, C4<0100010>;
P_00000234e786bca8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000234e786bce0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000234e786bd18 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000234e786bd50 .param/l "xori" 0 5 10, C4<1001110>;
L_00000234e79dd4a0 .functor OR 1, L_00000234e7a67250, L_00000234e7a67610, C4<0>, C4<0>;
L_00000234e79dce10 .functor OR 1, L_00000234e79dd4a0, L_00000234e7a67cf0, C4<0>, C4<0>;
L_00000234e79dca90 .functor OR 1, L_00000234e79dce10, L_00000234e7a67390, C4<0>, C4<0>;
L_00000234e79dcc50 .functor OR 1, L_00000234e79dca90, L_00000234e7a67430, C4<0>, C4<0>;
L_00000234e79dd6d0 .functor OR 1, L_00000234e79dcc50, L_00000234e7a681f0, C4<0>, C4<0>;
L_00000234e79dd120 .functor OR 1, L_00000234e79dd6d0, L_00000234e7a68150, C4<0>, C4<0>;
L_00000234e79dccc0 .functor OR 1, L_00000234e79dd120, L_00000234e7a685b0, C4<0>, C4<0>;
L_00000234e79dcda0 .functor OR 1, L_00000234e79dccc0, L_00000234e7a68650, C4<0>, C4<0>;
L_00000234e79dd5f0 .functor OR 1, L_00000234e79dcda0, L_00000234e7a67110, C4<0>, C4<0>;
L_00000234e79dca20 .functor OR 1, L_00000234e79dd5f0, L_00000234e7a672f0, C4<0>, C4<0>;
L_00000234e79dc8d0 .functor OR 1, L_00000234e79dca20, L_00000234e7a674d0, C4<0>, C4<0>;
L_00000234e79dce80 .functor OR 1, L_00000234e79dc8d0, L_00000234e7a67570, C4<0>, C4<0>;
L_00000234e79dd510 .functor OR 1, L_00000234e79dce80, L_00000234e7a67890, C4<0>, C4<0>;
L_00000234e79dd580 .functor OR 1, L_00000234e79dd510, L_00000234e7ab8680, C4<0>, C4<0>;
L_00000234e79dc7f0 .functor OR 1, L_00000234e79dd580, L_00000234e7ab75a0, C4<0>, C4<0>;
L_00000234e79dc860 .functor OR 1, L_00000234e79dc7f0, L_00000234e7ab7fa0, C4<0>, C4<0>;
L_00000234e79dc9b0 .functor OR 1, L_00000234e79dc860, L_00000234e7ab71e0, C4<0>, C4<0>;
L_00000234e79dcf60 .functor OR 1, L_00000234e79dc9b0, L_00000234e7ab7960, C4<0>, C4<0>;
L_00000234e79dcfd0 .functor OR 1, L_00000234e79dcf60, L_00000234e7ab7f00, C4<0>, C4<0>;
L_00000234e79dd040 .functor OR 1, L_00000234e79dcfd0, L_00000234e7ab7820, C4<0>, C4<0>;
L_00000234e79dd0b0 .functor OR 1, L_00000234e79dd040, L_00000234e7ab8040, C4<0>, C4<0>;
L_00000234e79dd190 .functor OR 1, L_00000234e79dd0b0, L_00000234e7ab7460, C4<0>, C4<0>;
L_00000234e79dd200 .functor OR 1, L_00000234e79dd190, L_00000234e7ab76e0, C4<0>, C4<0>;
L_00000234e79dd270 .functor OR 1, L_00000234e79dd200, L_00000234e7ab80e0, C4<0>, C4<0>;
L_00000234e79dd3c0 .functor BUFZ 1, L_00000234e7ab7aa0, C4<0>, C4<0>, C4<0>;
L_00000234e79a7020 .functor BUFZ 1, L_00000234e7ab7aa0, C4<0>, C4<0>, C4<0>;
L_00000234e79a6760 .functor BUFZ 1, L_00000234e7ab7aa0, C4<0>, C4<0>, C4<0>;
v00000234e79c9740_0 .net "EX_FLUSH", 0 0, L_00000234e79a7020;  alias, 1 drivers
v00000234e79c8700_0 .net "ID_PC", 31 0, v00000234e7a5df00_0;  alias, 1 drivers
v00000234e79c8b60_0 .net "ID_opcode", 6 0, v00000234e7a5cce0_0;  alias, 1 drivers
v00000234e79c8ca0_0 .net "MEM_FLUSH", 0 0, L_00000234e79a6760;  alias, 1 drivers
L_00000234e7a6c798 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000234e79c9240_0 .net/2u *"_ivl_0", 0 0, L_00000234e7a6c798;  1 drivers
v00000234e79c96a0_0 .net *"_ivl_101", 0 0, L_00000234e79dc860;  1 drivers
L_00000234e7a6cca8 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000234e79c8160_0 .net/2u *"_ivl_102", 6 0, L_00000234e7a6cca8;  1 drivers
v00000234e79c9880_0 .net *"_ivl_104", 0 0, L_00000234e7ab71e0;  1 drivers
v00000234e79c9920_0 .net *"_ivl_107", 0 0, L_00000234e79dc9b0;  1 drivers
L_00000234e7a6ccf0 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v00000234e79a4eb0_0 .net/2u *"_ivl_108", 6 0, L_00000234e7a6ccf0;  1 drivers
v00000234e79a5310_0 .net *"_ivl_11", 0 0, L_00000234e79dd4a0;  1 drivers
v00000234e79a4af0_0 .net *"_ivl_110", 0 0, L_00000234e7ab7960;  1 drivers
v00000234e79a58b0_0 .net *"_ivl_113", 0 0, L_00000234e79dcf60;  1 drivers
L_00000234e7a6cd38 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v00000234e7a444a0_0 .net/2u *"_ivl_114", 6 0, L_00000234e7a6cd38;  1 drivers
v00000234e7a45620_0 .net *"_ivl_116", 0 0, L_00000234e7ab7f00;  1 drivers
v00000234e7a44400_0 .net *"_ivl_119", 0 0, L_00000234e79dcfd0;  1 drivers
L_00000234e7a6c870 .functor BUFT 1, C4<0100001>, C4<0>, C4<0>, C4<0>;
v00000234e7a43960_0 .net/2u *"_ivl_12", 6 0, L_00000234e7a6c870;  1 drivers
L_00000234e7a6cd80 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000234e7a454e0_0 .net/2u *"_ivl_120", 6 0, L_00000234e7a6cd80;  1 drivers
v00000234e7a44860_0 .net *"_ivl_122", 0 0, L_00000234e7ab7820;  1 drivers
v00000234e7a43f00_0 .net *"_ivl_125", 0 0, L_00000234e79dd040;  1 drivers
L_00000234e7a6cdc8 .functor BUFT 1, C4<0101010>, C4<0>, C4<0>, C4<0>;
v00000234e7a43a00_0 .net/2u *"_ivl_126", 6 0, L_00000234e7a6cdc8;  1 drivers
v00000234e7a43aa0_0 .net *"_ivl_128", 0 0, L_00000234e7ab8040;  1 drivers
v00000234e7a43b40_0 .net *"_ivl_131", 0 0, L_00000234e79dd0b0;  1 drivers
L_00000234e7a6ce10 .functor BUFT 1, C4<0101011>, C4<0>, C4<0>, C4<0>;
v00000234e7a44f40_0 .net/2u *"_ivl_132", 6 0, L_00000234e7a6ce10;  1 drivers
v00000234e7a453a0_0 .net *"_ivl_134", 0 0, L_00000234e7ab7460;  1 drivers
v00000234e7a447c0_0 .net *"_ivl_137", 0 0, L_00000234e79dd190;  1 drivers
L_00000234e7a6ce58 .functor BUFT 1, C4<1101010>, C4<0>, C4<0>, C4<0>;
v00000234e7a445e0_0 .net/2u *"_ivl_138", 6 0, L_00000234e7a6ce58;  1 drivers
v00000234e7a45760_0 .net *"_ivl_14", 0 0, L_00000234e7a67cf0;  1 drivers
v00000234e7a44a40_0 .net *"_ivl_140", 0 0, L_00000234e7ab76e0;  1 drivers
v00000234e7a456c0_0 .net *"_ivl_143", 0 0, L_00000234e79dd200;  1 drivers
L_00000234e7a6cea0 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v00000234e7a43be0_0 .net/2u *"_ivl_144", 6 0, L_00000234e7a6cea0;  1 drivers
v00000234e7a440e0_0 .net *"_ivl_146", 0 0, L_00000234e7ab80e0;  1 drivers
v00000234e7a442c0_0 .net *"_ivl_149", 0 0, L_00000234e79dd270;  1 drivers
L_00000234e7a6cee8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000234e7a44720_0 .net/2u *"_ivl_150", 0 0, L_00000234e7a6cee8;  1 drivers
L_00000234e7a6cf30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000234e7a45440_0 .net/2u *"_ivl_152", 0 0, L_00000234e7a6cf30;  1 drivers
v00000234e7a43c80_0 .net *"_ivl_154", 0 0, L_00000234e7ab7280;  1 drivers
v00000234e7a44ea0_0 .net *"_ivl_17", 0 0, L_00000234e79dce10;  1 drivers
L_00000234e7a6c8b8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v00000234e7a43d20_0 .net/2u *"_ivl_18", 6 0, L_00000234e7a6c8b8;  1 drivers
L_00000234e7a6c7e0 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v00000234e7a44900_0 .net/2u *"_ivl_2", 6 0, L_00000234e7a6c7e0;  1 drivers
v00000234e7a43dc0_0 .net *"_ivl_20", 0 0, L_00000234e7a67390;  1 drivers
v00000234e7a44180_0 .net *"_ivl_23", 0 0, L_00000234e79dca90;  1 drivers
L_00000234e7a6c900 .functor BUFT 1, C4<1001000>, C4<0>, C4<0>, C4<0>;
v00000234e7a43e60_0 .net/2u *"_ivl_24", 6 0, L_00000234e7a6c900;  1 drivers
v00000234e7a44220_0 .net *"_ivl_26", 0 0, L_00000234e7a67430;  1 drivers
v00000234e7a44360_0 .net *"_ivl_29", 0 0, L_00000234e79dcc50;  1 drivers
L_00000234e7a6c948 .functor BUFT 1, C4<0100100>, C4<0>, C4<0>, C4<0>;
v00000234e7a44540_0 .net/2u *"_ivl_30", 6 0, L_00000234e7a6c948;  1 drivers
v00000234e7a44680_0 .net *"_ivl_32", 0 0, L_00000234e7a681f0;  1 drivers
v00000234e7a45300_0 .net *"_ivl_35", 0 0, L_00000234e79dd6d0;  1 drivers
L_00000234e7a6c990 .functor BUFT 1, C4<1001100>, C4<0>, C4<0>, C4<0>;
v00000234e7a43fa0_0 .net/2u *"_ivl_36", 6 0, L_00000234e7a6c990;  1 drivers
v00000234e7a45580_0 .net *"_ivl_38", 0 0, L_00000234e7a68150;  1 drivers
v00000234e7a449a0_0 .net *"_ivl_4", 0 0, L_00000234e7a67250;  1 drivers
v00000234e7a44040_0 .net *"_ivl_41", 0 0, L_00000234e79dd120;  1 drivers
L_00000234e7a6c9d8 .functor BUFT 1, C4<0100101>, C4<0>, C4<0>, C4<0>;
v00000234e7a451c0_0 .net/2u *"_ivl_42", 6 0, L_00000234e7a6c9d8;  1 drivers
v00000234e7a44ae0_0 .net *"_ivl_44", 0 0, L_00000234e7a685b0;  1 drivers
v00000234e7a44b80_0 .net *"_ivl_47", 0 0, L_00000234e79dccc0;  1 drivers
L_00000234e7a6ca20 .functor BUFT 1, C4<1001101>, C4<0>, C4<0>, C4<0>;
v00000234e7a438c0_0 .net/2u *"_ivl_48", 6 0, L_00000234e7a6ca20;  1 drivers
v00000234e7a44fe0_0 .net *"_ivl_50", 0 0, L_00000234e7a68650;  1 drivers
v00000234e7a44c20_0 .net *"_ivl_53", 0 0, L_00000234e79dcda0;  1 drivers
L_00000234e7a6ca68 .functor BUFT 1, C4<0100110>, C4<0>, C4<0>, C4<0>;
v00000234e7a44cc0_0 .net/2u *"_ivl_54", 6 0, L_00000234e7a6ca68;  1 drivers
v00000234e7a44d60_0 .net *"_ivl_56", 0 0, L_00000234e7a67110;  1 drivers
v00000234e7a44e00_0 .net *"_ivl_59", 0 0, L_00000234e79dd5f0;  1 drivers
L_00000234e7a6c828 .functor BUFT 1, C4<0100010>, C4<0>, C4<0>, C4<0>;
v00000234e7a45080_0 .net/2u *"_ivl_6", 6 0, L_00000234e7a6c828;  1 drivers
L_00000234e7a6cab0 .functor BUFT 1, C4<1001110>, C4<0>, C4<0>, C4<0>;
v00000234e7a45120_0 .net/2u *"_ivl_60", 6 0, L_00000234e7a6cab0;  1 drivers
v00000234e7a45260_0 .net *"_ivl_62", 0 0, L_00000234e7a672f0;  1 drivers
v00000234e7a47770_0 .net *"_ivl_65", 0 0, L_00000234e79dca20;  1 drivers
L_00000234e7a6caf8 .functor BUFT 1, C4<0100111>, C4<0>, C4<0>, C4<0>;
v00000234e7a458d0_0 .net/2u *"_ivl_66", 6 0, L_00000234e7a6caf8;  1 drivers
v00000234e7a46c30_0 .net *"_ivl_68", 0 0, L_00000234e7a674d0;  1 drivers
v00000234e7a462d0_0 .net *"_ivl_71", 0 0, L_00000234e79dc8d0;  1 drivers
L_00000234e7a6cb40 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000234e7a45fb0_0 .net/2u *"_ivl_72", 6 0, L_00000234e7a6cb40;  1 drivers
v00000234e7a47270_0 .net *"_ivl_74", 0 0, L_00000234e7a67570;  1 drivers
v00000234e7a46550_0 .net *"_ivl_77", 0 0, L_00000234e79dce80;  1 drivers
L_00000234e7a6cb88 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v00000234e7a47090_0 .net/2u *"_ivl_78", 6 0, L_00000234e7a6cb88;  1 drivers
v00000234e7a473b0_0 .net *"_ivl_8", 0 0, L_00000234e7a67610;  1 drivers
v00000234e7a471d0_0 .net *"_ivl_80", 0 0, L_00000234e7a67890;  1 drivers
v00000234e7a465f0_0 .net *"_ivl_83", 0 0, L_00000234e79dd510;  1 drivers
L_00000234e7a6cbd0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v00000234e7a46e10_0 .net/2u *"_ivl_84", 6 0, L_00000234e7a6cbd0;  1 drivers
v00000234e7a46a50_0 .net *"_ivl_86", 0 0, L_00000234e7ab8680;  1 drivers
v00000234e7a46af0_0 .net *"_ivl_89", 0 0, L_00000234e79dd580;  1 drivers
L_00000234e7a6cc18 .functor BUFT 1, C4<1101011>, C4<0>, C4<0>, C4<0>;
v00000234e7a46cd0_0 .net/2u *"_ivl_90", 6 0, L_00000234e7a6cc18;  1 drivers
v00000234e7a46870_0 .net *"_ivl_92", 0 0, L_00000234e7ab75a0;  1 drivers
v00000234e7a46d70_0 .net *"_ivl_95", 0 0, L_00000234e79dc7f0;  1 drivers
L_00000234e7a6cc60 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000234e7a47630_0 .net/2u *"_ivl_96", 6 0, L_00000234e7a6cc60;  1 drivers
v00000234e7a46910_0 .net *"_ivl_98", 0 0, L_00000234e7ab7fa0;  1 drivers
v00000234e7a467d0_0 .net "clk", 0 0, L_00000234e79dcd30;  alias, 1 drivers
v00000234e7a46690_0 .net "excep_flag", 0 0, L_00000234e7ab7aa0;  alias, 1 drivers
v00000234e7a46f50_0 .net "id_flush", 0 0, L_00000234e79dd3c0;  alias, 1 drivers
v00000234e7a45e70_0 .net "rst", 0 0, v00000234e7a67930_0;  alias, 1 drivers
L_00000234e7a67250 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6c7e0;
L_00000234e7a67610 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6c828;
L_00000234e7a67cf0 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6c870;
L_00000234e7a67390 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6c8b8;
L_00000234e7a67430 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6c900;
L_00000234e7a681f0 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6c948;
L_00000234e7a68150 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6c990;
L_00000234e7a685b0 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6c9d8;
L_00000234e7a68650 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6ca20;
L_00000234e7a67110 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6ca68;
L_00000234e7a672f0 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6cab0;
L_00000234e7a674d0 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6caf8;
L_00000234e7a67570 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6cb40;
L_00000234e7a67890 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6cb88;
L_00000234e7ab8680 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6cbd0;
L_00000234e7ab75a0 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6cc18;
L_00000234e7ab7fa0 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6cc60;
L_00000234e7ab71e0 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6cca8;
L_00000234e7ab7960 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6ccf0;
L_00000234e7ab7f00 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6cd38;
L_00000234e7ab7820 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6cd80;
L_00000234e7ab8040 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6cdc8;
L_00000234e7ab7460 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6ce10;
L_00000234e7ab76e0 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6ce58;
L_00000234e7ab80e0 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6cea0;
L_00000234e7ab7280 .functor MUXZ 1, L_00000234e7a6cf30, L_00000234e7a6cee8, L_00000234e79dd270, C4<>;
L_00000234e7ab7aa0 .functor MUXZ 1, L_00000234e7ab7280, L_00000234e7a6c798, v00000234e7a67930_0, C4<>;
S_00000234e786bd90 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 84, 6 2 0, S_00000234e79f0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ALU_OUT";
    .port_info 1 /INPUT 32 "EX_rs2";
    .port_info 2 /INPUT 5 "EX_rs1_ind";
    .port_info 3 /INPUT 5 "EX_rs2_ind";
    .port_info 4 /INPUT 5 "EX_rd_ind";
    .port_info 5 /INPUT 32 "EX_PC";
    .port_info 6 /INPUT 32 "EX_INST";
    .port_info 7 /INPUT 7 "EX_opcode";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /INPUT 1 "EX_regwrite";
    .port_info 11 /INPUT 1 "EX_FLUSH";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 14 /OUTPUT 32 "MEM_rs2";
    .port_info 15 /OUTPUT 5 "MEM_rs1_ind";
    .port_info 16 /OUTPUT 5 "MEM_rs2_ind";
    .port_info 17 /OUTPUT 5 "MEM_rd_ind";
    .port_info 18 /OUTPUT 32 "MEM_PC";
    .port_info 19 /OUTPUT 32 "MEM_INST";
    .port_info 20 /OUTPUT 7 "MEM_opcode";
    .port_info 21 /OUTPUT 1 "MEM_memread";
    .port_info 22 /OUTPUT 1 "MEM_memwrite";
    .port_info 23 /OUTPUT 1 "MEM_regwrite";
    .port_info 24 /INPUT 1 "rst";
v00000234e7a47310_0 .net "EX_ALU_OUT", 31 0, v00000234e7a48ae0_0;  alias, 1 drivers
v00000234e7a46730_0 .net "EX_FLUSH", 0 0, L_00000234e79a7020;  alias, 1 drivers
v00000234e7a47450_0 .net "EX_INST", 31 0, v00000234e7a4bde0_0;  alias, 1 drivers
v00000234e7a46eb0_0 .net "EX_PC", 31 0, v00000234e7a4a8a0_0;  alias, 1 drivers
v00000234e7a474f0_0 .net "EX_memread", 0 0, v00000234e7a4bb60_0;  alias, 1 drivers
v00000234e7a47590_0 .net "EX_memwrite", 0 0, v00000234e7a4a940_0;  alias, 1 drivers
v00000234e7a45b50_0 .net "EX_opcode", 6 0, v00000234e7a4b660_0;  alias, 1 drivers
v00000234e7a46ff0_0 .net "EX_rd_ind", 4 0, v00000234e7a4ba20_0;  alias, 1 drivers
v00000234e7a45a10_0 .net "EX_regwrite", 0 0, v00000234e7a4a9e0_0;  alias, 1 drivers
v00000234e7a460f0_0 .net "EX_rs1_ind", 4 0, v00000234e7a4abc0_0;  alias, 1 drivers
v00000234e7a469b0_0 .net "EX_rs2", 31 0, v00000234e7a49300_0;  alias, 1 drivers
v00000234e7a46050_0 .net "EX_rs2_ind", 4 0, v00000234e7a4ac60_0;  alias, 1 drivers
v00000234e7a476d0_0 .var "MEM_ALU_OUT", 31 0;
v00000234e7a46b90_0 .var "MEM_INST", 31 0;
v00000234e7a47130_0 .var "MEM_PC", 31 0;
v00000234e7a45970_0 .var "MEM_memread", 0 0;
v00000234e7a45ab0_0 .var "MEM_memwrite", 0 0;
v00000234e7a45bf0_0 .var "MEM_opcode", 6 0;
v00000234e7a45c90_0 .var "MEM_rd_ind", 4 0;
v00000234e7a45d30_0 .var "MEM_regwrite", 0 0;
v00000234e7a46190_0 .var "MEM_rs1_ind", 4 0;
v00000234e7a45dd0_0 .var "MEM_rs2", 31 0;
v00000234e7a45f10_0 .var "MEM_rs2_ind", 4 0;
v00000234e7a46230_0 .net "clk", 0 0, L_00000234e79dcd30;  alias, 1 drivers
v00000234e7a46370_0 .net "rst", 0 0, v00000234e7a67930_0;  alias, 1 drivers
E_00000234e79df3a0/0 .event negedge, v00000234e7a467d0_0;
E_00000234e79df3a0/1 .event posedge, v00000234e7a45e70_0;
E_00000234e79df3a0 .event/or E_00000234e79df3a0/0, E_00000234e79df3a0/1;
S_00000234e78a1130 .scope module, "ex_stage" "EX_stage" 3 75, 7 3 0, S_00000234e79f0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /OUTPUT 32 "EX_PFC_to_IF";
    .port_info 3 /INPUT 7 "opcode";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "rs1";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 5 "rs1_ind";
    .port_info 9 /INPUT 5 "rs2_ind";
    .port_info 10 /INPUT 2 "alu_selA";
    .port_info 11 /INPUT 3 "alu_selB";
    .port_info 12 /INPUT 2 "store_rs2_forward";
    .port_info 13 /INOUT 1 "reg_write";
    .port_info 14 /INOUT 1 "mem_read";
    .port_info 15 /INOUT 1 "mem_write";
    .port_info 16 /INPUT 32 "rs2_in";
    .port_info 17 /OUTPUT 32 "rs2_out";
    .port_info 18 /OUTPUT 32 "alu_out";
    .port_info 19 /OUTPUT 1 "Wrong_prediction";
P_00000234e7a47890 .param/l "add" 0 5 6, C4<0100000>;
P_00000234e7a478c8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000234e7a47900 .param/l "addu" 0 5 6, C4<0100001>;
P_00000234e7a47938 .param/l "and_" 0 5 6, C4<0100100>;
P_00000234e7a47970 .param/l "andi" 0 5 10, C4<1001100>;
P_00000234e7a479a8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000234e7a479e0 .param/l "bne" 0 5 10, C4<1000101>;
P_00000234e7a47a18 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000234e7a47a50 .param/l "j" 0 5 12, C4<1000010>;
P_00000234e7a47a88 .param/l "jal" 0 5 12, C4<1000011>;
P_00000234e7a47ac0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000234e7a47af8 .param/l "lw" 0 5 10, C4<1100011>;
P_00000234e7a47b30 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000234e7a47b68 .param/l "or_" 0 5 6, C4<0100101>;
P_00000234e7a47ba0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000234e7a47bd8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000234e7a47c10 .param/l "sll" 0 5 7, C4<0000000>;
P_00000234e7a47c48 .param/l "slt" 0 5 8, C4<0101010>;
P_00000234e7a47c80 .param/l "slti" 0 5 10, C4<1101010>;
P_00000234e7a47cb8 .param/l "srl" 0 5 7, C4<0000010>;
P_00000234e7a47cf0 .param/l "sub" 0 5 6, C4<0100010>;
P_00000234e7a47d28 .param/l "subu" 0 5 6, C4<0100011>;
P_00000234e7a47d60 .param/l "sw" 0 5 10, C4<1101011>;
P_00000234e7a47d98 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000234e7a47dd0 .param/l "xori" 0 5 10, C4<1001110>;
L_00000234e7ac8c70 .functor AND 1, L_00000234e7ab5fc0, L_00000234e7ab6560, C4<1>, C4<1>;
L_00000234e7ac95a0 .functor AND 1, L_00000234e7ab5980, L_00000234e7ab6f60, C4<1>, C4<1>;
L_00000234e7ac8ab0 .functor OR 1, L_00000234e7ac8c70, L_00000234e7ac95a0, C4<0>, C4<0>;
L_00000234e7ac8e30 .functor OR 1, L_00000234e7ac8ab0, L_00000234e7ab5340, C4<0>, C4<0>;
v00000234e7a494e0_0 .net "CF", 0 0, v00000234e7a48220_0;  1 drivers
v00000234e7a49800_0 .net "EX_PFC", 31 0, v00000234e7a4b480_0;  alias, 1 drivers
v00000234e7a49080_0 .net "EX_PFC_to_IF", 31 0, L_00000234e7ab5ac0;  alias, 1 drivers
v00000234e7a484a0_0 .net "Wrong_prediction", 0 0, L_00000234e7ac8e30;  alias, 1 drivers
v00000234e7a493a0_0 .net "ZF", 0 0, L_00000234e7ac8b90;  1 drivers
v00000234e7a48b80_0 .net *"_ivl_10", 0 0, L_00000234e7ab4da0;  1 drivers
L_00000234e7a6d710 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000234e7a48540_0 .net/2u *"_ivl_16", 6 0, L_00000234e7a6d710;  1 drivers
v00000234e7a48c20_0 .net *"_ivl_18", 0 0, L_00000234e7ab5fc0;  1 drivers
v00000234e7a49c60_0 .net *"_ivl_20", 0 0, L_00000234e7ab6560;  1 drivers
v00000234e7a49620_0 .net *"_ivl_23", 0 0, L_00000234e7ac8c70;  1 drivers
L_00000234e7a6d758 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000234e7a498a0_0 .net/2u *"_ivl_24", 6 0, L_00000234e7a6d758;  1 drivers
v00000234e7a485e0_0 .net *"_ivl_26", 0 0, L_00000234e7ab5980;  1 drivers
v00000234e7a49120_0 .net *"_ivl_28", 0 0, L_00000234e7ab6f60;  1 drivers
v00000234e7a48720_0 .net *"_ivl_31", 0 0, L_00000234e7ac95a0;  1 drivers
v00000234e7a48d60_0 .net *"_ivl_33", 0 0, L_00000234e7ac8ab0;  1 drivers
L_00000234e7a6d7a0 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000234e7a487c0_0 .net/2u *"_ivl_34", 6 0, L_00000234e7a6d7a0;  1 drivers
v00000234e7a48860_0 .net *"_ivl_36", 0 0, L_00000234e7ab5340;  1 drivers
L_00000234e7a6d680 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000234e7a48900_0 .net/2u *"_ivl_8", 6 0, L_00000234e7a6d680;  1 drivers
v00000234e7a496c0_0 .net "alu_op", 3 0, v00000234e7a48180_0;  1 drivers
v00000234e7a49940_0 .net "alu_out", 31 0, v00000234e7a48ae0_0;  alias, 1 drivers
v00000234e7a49a80_0 .net "alu_selA", 1 0, v00000234e7a4c380_0;  alias, 1 drivers
v00000234e7a4aa80_0 .net "alu_selB", 2 0, v00000234e7a4b840_0;  alias, 1 drivers
v00000234e7a4c1a0_0 .net "ex_haz", 31 0, v00000234e7a476d0_0;  alias, 1 drivers
v00000234e7a4b520_0 .net "imm", 31 0, v00000234e7a4a760_0;  alias, 1 drivers
v00000234e7a4c240_0 .net "mem_haz", 31 0, v00000234e7a66990_0;  alias, 1 drivers
v00000234e7a4bfc0_0 .net "mem_read", 0 0, v00000234e7a4bb60_0;  alias, 1 drivers
v00000234e7a4a620_0 .net "mem_write", 0 0, v00000234e7a4a940_0;  alias, 1 drivers
v00000234e7a4a6c0_0 .net "opcode", 6 0, v00000234e7a4b660_0;  alias, 1 drivers
v00000234e7a4a800_0 .net "oper1", 31 0, v00000234e7a48f40_0;  1 drivers
v00000234e7a4b5c0_0 .net "oper2", 31 0, v00000234e7a48e00_0;  1 drivers
v00000234e7a4b2a0_0 .net "pc", 31 0, v00000234e7a4a8a0_0;  alias, 1 drivers
v00000234e7a4c420_0 .net "reg_write", 0 0, v00000234e7a4a9e0_0;  alias, 1 drivers
v00000234e7a4b700_0 .net "rs1", 31 0, v00000234e7a4ab20_0;  alias, 1 drivers
v00000234e7a4b980_0 .net "rs1_ind", 4 0, v00000234e7a4abc0_0;  alias, 1 drivers
v00000234e7a4aee0_0 .net "rs2_in", 31 0, v00000234e7a4bac0_0;  alias, 1 drivers
v00000234e7a4af80_0 .net "rs2_ind", 4 0, v00000234e7a4ac60_0;  alias, 1 drivers
v00000234e7a4c100_0 .net "rs2_out", 31 0, v00000234e7a49300_0;  alias, 1 drivers
v00000234e7a4b200_0 .net "store_rs2_forward", 1 0, v00000234e7a4bd40_0;  alias, 1 drivers
L_00000234e7ab4da0 .cmp/eq 7, v00000234e7a4b660_0, L_00000234e7a6d680;
L_00000234e7ab5ac0 .functor MUXZ 32, v00000234e7a4b480_0, v00000234e7a48f40_0, L_00000234e7ab4da0, C4<>;
L_00000234e7ab5fc0 .cmp/eq 7, v00000234e7a4b660_0, L_00000234e7a6d710;
L_00000234e7ab6560 .cmp/ne 32, v00000234e7a48f40_0, v00000234e7a48e00_0;
L_00000234e7ab5980 .cmp/eq 7, v00000234e7a4b660_0, L_00000234e7a6d758;
L_00000234e7ab6f60 .cmp/eq 32, v00000234e7a48f40_0, v00000234e7a48e00_0;
L_00000234e7ab5340 .cmp/eq 7, v00000234e7a4b660_0, L_00000234e7a6d7a0;
S_00000234e789ea70 .scope module, "alu" "ALU" 7 29, 8 1 0, S_00000234e78a1130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000234e79dfe60 .param/l "bit_width" 0 8 3, +C4<00000000000000000000000000100000>;
L_00000234e7ac8b90 .functor NOT 1, L_00000234e7ab67e0, C4<0>, C4<0>, C4<0>;
v00000234e7a46410_0 .net "A", 31 0, v00000234e7a48f40_0;  alias, 1 drivers
v00000234e7a464b0_0 .net "ALUOP", 3 0, v00000234e7a48180_0;  alias, 1 drivers
v00000234e7a47e60_0 .net "B", 31 0, v00000234e7a48e00_0;  alias, 1 drivers
v00000234e7a48220_0 .var "CF", 0 0;
v00000234e7a47f00_0 .net "ZF", 0 0, L_00000234e7ac8b90;  alias, 1 drivers
v00000234e7a491c0_0 .net *"_ivl_1", 0 0, L_00000234e7ab67e0;  1 drivers
v00000234e7a48ae0_0 .var "res", 31 0;
E_00000234e79df9e0 .event anyedge, v00000234e7a464b0_0, v00000234e7a46410_0, v00000234e7a47e60_0, v00000234e7a48220_0;
L_00000234e7ab67e0 .reduce/or v00000234e7a48ae0_0;
S_00000234e7a49e20 .scope module, "alu_oper" "ALU_OPER" 7 31, 9 15 0, S_00000234e78a1130;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000234e7a49fb0 .param/l "add" 0 5 6, C4<0100000>;
P_00000234e7a49fe8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000234e7a4a020 .param/l "addu" 0 5 6, C4<0100001>;
P_00000234e7a4a058 .param/l "and_" 0 5 6, C4<0100100>;
P_00000234e7a4a090 .param/l "andi" 0 5 10, C4<1001100>;
P_00000234e7a4a0c8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000234e7a4a100 .param/l "bne" 0 5 10, C4<1000101>;
P_00000234e7a4a138 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000234e7a4a170 .param/l "j" 0 5 12, C4<1000010>;
P_00000234e7a4a1a8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000234e7a4a1e0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000234e7a4a218 .param/l "lw" 0 5 10, C4<1100011>;
P_00000234e7a4a250 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000234e7a4a288 .param/l "or_" 0 5 6, C4<0100101>;
P_00000234e7a4a2c0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000234e7a4a2f8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000234e7a4a330 .param/l "sll" 0 5 7, C4<0000000>;
P_00000234e7a4a368 .param/l "slt" 0 5 8, C4<0101010>;
P_00000234e7a4a3a0 .param/l "slti" 0 5 10, C4<1101010>;
P_00000234e7a4a3d8 .param/l "srl" 0 5 7, C4<0000010>;
P_00000234e7a4a410 .param/l "sub" 0 5 6, C4<0100010>;
P_00000234e7a4a448 .param/l "subu" 0 5 6, C4<0100011>;
P_00000234e7a4a480 .param/l "sw" 0 5 10, C4<1101011>;
P_00000234e7a4a4b8 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000234e7a4a4f0 .param/l "xori" 0 5 10, C4<1001110>;
v00000234e7a48180_0 .var "ALU_OP", 3 0;
v00000234e7a49760_0 .net "opcode", 6 0, v00000234e7a4b660_0;  alias, 1 drivers
E_00000234e79df320 .event anyedge, v00000234e7a45b50_0;
S_00000234e789ec00 .scope module, "alu_oper1" "MUX_4x1" 7 25, 10 1 0, S_00000234e78a1130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000234e79df220 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v00000234e7a499e0_0 .net "ina", 31 0, v00000234e7a4a8a0_0;  alias, 1 drivers
v00000234e7a49d00_0 .net "inb", 31 0, v00000234e7a476d0_0;  alias, 1 drivers
v00000234e7a48040_0 .net "inc", 31 0, v00000234e7a66990_0;  alias, 1 drivers
v00000234e7a49bc0_0 .net "ind", 31 0, v00000234e7a4ab20_0;  alias, 1 drivers
v00000234e7a48f40_0 .var "out", 31 0;
v00000234e7a480e0_0 .net "sel", 1 0, v00000234e7a4c380_0;  alias, 1 drivers
E_00000234e79dff20/0 .event anyedge, v00000234e7a480e0_0, v00000234e7a46eb0_0, v00000234e7a476d0_0, v00000234e7a48040_0;
E_00000234e79dff20/1 .event anyedge, v00000234e7a49bc0_0;
E_00000234e79dff20 .event/or E_00000234e79dff20/0, E_00000234e79dff20/1;
S_00000234e789b550 .scope module, "alu_oper2" "MUX_8x1" 7 27, 11 3 0, S_00000234e78a1130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000234e79df920 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v00000234e7a48ea0_0 .net "ina", 31 0, v00000234e7a4a760_0;  alias, 1 drivers
L_00000234e7a6d560 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000234e7a48fe0_0 .net "inb", 31 0, L_00000234e7a6d560;  1 drivers
v00000234e7a489a0_0 .net "inc", 31 0, v00000234e7a476d0_0;  alias, 1 drivers
v00000234e7a49b20_0 .net "ind", 31 0, v00000234e7a66990_0;  alias, 1 drivers
v00000234e7a49260_0 .net "ine", 31 0, v00000234e7a4bac0_0;  alias, 1 drivers
L_00000234e7a6d5a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000234e7a49580_0 .net "inf", 31 0, L_00000234e7a6d5a8;  1 drivers
L_00000234e7a6d5f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000234e7a482c0_0 .net "ing", 31 0, L_00000234e7a6d5f0;  1 drivers
L_00000234e7a6d638 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000234e7a49440_0 .net "inh", 31 0, L_00000234e7a6d638;  1 drivers
v00000234e7a48e00_0 .var "out", 31 0;
v00000234e7a47fa0_0 .net "sel", 2 0, v00000234e7a4b840_0;  alias, 1 drivers
E_00000234e79e00e0/0 .event anyedge, v00000234e7a47fa0_0, v00000234e7a48ea0_0, v00000234e7a48fe0_0, v00000234e7a476d0_0;
E_00000234e79e00e0/1 .event anyedge, v00000234e7a48040_0, v00000234e7a49260_0, v00000234e7a49580_0, v00000234e7a482c0_0;
E_00000234e79e00e0/2 .event anyedge, v00000234e7a49440_0;
E_00000234e79e00e0 .event/or E_00000234e79e00e0/0, E_00000234e79e00e0/1, E_00000234e79e00e0/2;
S_00000234e789b6e0 .scope module, "store_rs2_mux" "MUX_4x1" 7 35, 10 1 0, S_00000234e78a1130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000234e79dffa0 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v00000234e7a48a40_0 .net "ina", 31 0, v00000234e7a4bac0_0;  alias, 1 drivers
v00000234e7a48360_0 .net "inb", 31 0, v00000234e7a476d0_0;  alias, 1 drivers
v00000234e7a48680_0 .net "inc", 31 0, v00000234e7a66990_0;  alias, 1 drivers
L_00000234e7a6d6c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000234e7a48cc0_0 .net "ind", 31 0, L_00000234e7a6d6c8;  1 drivers
v00000234e7a49300_0 .var "out", 31 0;
v00000234e7a48400_0 .net "sel", 1 0, v00000234e7a4bd40_0;  alias, 1 drivers
E_00000234e79dff60/0 .event anyedge, v00000234e7a48400_0, v00000234e7a49260_0, v00000234e7a476d0_0, v00000234e7a48040_0;
E_00000234e79dff60/1 .event anyedge, v00000234e7a48cc0_0;
E_00000234e79dff60 .event/or E_00000234e79dff60/0, E_00000234e79dff60/1;
S_00000234e7868510 .scope module, "fu" "forward_unit" 3 39, 12 2 0, S_00000234e79f0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "id_ex_opcode";
    .port_info 1 /INPUT 5 "id_ex_rs1";
    .port_info 2 /INPUT 5 "id_ex_rs2";
    .port_info 3 /INPUT 5 "ex_mem_rd";
    .port_info 4 /INPUT 1 "ex_mem_wr";
    .port_info 5 /INPUT 5 "mem_wb_rd";
    .port_info 6 /INPUT 1 "mem_wb_wr";
    .port_info 7 /OUTPUT 2 "forwardA";
    .port_info 8 /OUTPUT 3 "forwardB";
    .port_info 9 /OUTPUT 2 "store_rs2_forward";
P_00000234e7a4c540 .param/l "add" 0 5 6, C4<0100000>;
P_00000234e7a4c578 .param/l "addi" 0 5 10, C4<1001000>;
P_00000234e7a4c5b0 .param/l "addu" 0 5 6, C4<0100001>;
P_00000234e7a4c5e8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000234e7a4c620 .param/l "andi" 0 5 10, C4<1001100>;
P_00000234e7a4c658 .param/l "beq" 0 5 10, C4<1000100>;
P_00000234e7a4c690 .param/l "bit_width" 0 12 6, +C4<00000000000000000000000000100000>;
P_00000234e7a4c6c8 .param/l "bne" 0 5 10, C4<1000101>;
P_00000234e7a4c700 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000234e7a4c738 .param/l "j" 0 5 12, C4<1000010>;
P_00000234e7a4c770 .param/l "jal" 0 5 12, C4<1000011>;
P_00000234e7a4c7a8 .param/l "jr" 0 5 8, C4<0001000>;
P_00000234e7a4c7e0 .param/l "lw" 0 5 10, C4<1100011>;
P_00000234e7a4c818 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000234e7a4c850 .param/l "or_" 0 5 6, C4<0100101>;
P_00000234e7a4c888 .param/l "ori" 0 5 10, C4<1001101>;
P_00000234e7a4c8c0 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000234e7a4c8f8 .param/l "sll" 0 5 7, C4<0000000>;
P_00000234e7a4c930 .param/l "slt" 0 5 8, C4<0101010>;
P_00000234e7a4c968 .param/l "slti" 0 5 10, C4<1101010>;
P_00000234e7a4c9a0 .param/l "srl" 0 5 7, C4<0000010>;
P_00000234e7a4c9d8 .param/l "sub" 0 5 6, C4<0100010>;
P_00000234e7a4ca10 .param/l "subu" 0 5 6, C4<0100011>;
P_00000234e7a4ca48 .param/l "sw" 0 5 10, C4<1101011>;
P_00000234e7a4ca80 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000234e7a4cab8 .param/l "xori" 0 5 10, C4<1001110>;
v00000234e7a4c2e0_0 .net "ex_mem_rd", 4 0, v00000234e7a45c90_0;  alias, 1 drivers
v00000234e7a4b7a0_0 .net "ex_mem_wr", 0 0, v00000234e7a45d30_0;  alias, 1 drivers
v00000234e7a4c380_0 .var "forwardA", 1 0;
v00000234e7a4b840_0 .var "forwardB", 2 0;
v00000234e7a4b8e0_0 .net "id_ex_opcode", 6 0, v00000234e7a4b660_0;  alias, 1 drivers
v00000234e7a4a580_0 .net "id_ex_rs1", 4 0, v00000234e7a4abc0_0;  alias, 1 drivers
v00000234e7a4b340_0 .net "id_ex_rs2", 4 0, v00000234e7a4ac60_0;  alias, 1 drivers
v00000234e7a4ada0_0 .net "mem_wb_rd", 4 0, v00000234e7a5f800_0;  alias, 1 drivers
v00000234e7a4b3e0_0 .net "mem_wb_wr", 0 0, v00000234e7a5e860_0;  alias, 1 drivers
v00000234e7a4bd40_0 .var "store_rs2_forward", 1 0;
E_00000234e79dffe0/0 .event anyedge, v00000234e7a45d30_0, v00000234e7a45c90_0, v00000234e7a46050_0, v00000234e7a4b3e0_0;
E_00000234e79dffe0/1 .event anyedge, v00000234e7a4ada0_0;
E_00000234e79dffe0 .event/or E_00000234e79dffe0/0, E_00000234e79dffe0/1;
E_00000234e79df6e0/0 .event anyedge, v00000234e7a45b50_0, v00000234e7a45d30_0, v00000234e7a45c90_0, v00000234e7a46050_0;
E_00000234e79df6e0/1 .event anyedge, v00000234e7a4b3e0_0, v00000234e7a4ada0_0;
E_00000234e79df6e0 .event/or E_00000234e79df6e0/0, E_00000234e79df6e0/1;
E_00000234e79e00a0/0 .event anyedge, v00000234e7a45b50_0, v00000234e7a45d30_0, v00000234e7a45c90_0, v00000234e7a460f0_0;
E_00000234e79e00a0/1 .event anyedge, v00000234e7a4b3e0_0, v00000234e7a4ada0_0;
E_00000234e79e00a0 .event/or E_00000234e79e00a0/0, E_00000234e79e00a0/1;
S_00000234e788d6f0 .scope module, "id_ex_buffer" "ID_EX_buffer" 3 67, 13 2 0, S_00000234e79f0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "ID_opcode";
    .port_info 1 /INPUT 5 "ID_rs1_ind";
    .port_info 2 /INPUT 5 "ID_rs2_ind";
    .port_info 3 /INPUT 5 "ID_rd_ind";
    .port_info 4 /INPUT 32 "ID_PC";
    .port_info 5 /INPUT 32 "ID_INST";
    .port_info 6 /INPUT 32 "ID_Immed";
    .port_info 7 /INPUT 32 "ID_rs1";
    .port_info 8 /INPUT 32 "ID_rs2";
    .port_info 9 /INPUT 1 "ID_regwrite";
    .port_info 10 /INPUT 1 "ID_memread";
    .port_info 11 /INPUT 1 "ID_memwrite";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "ID_FLUSH";
    .port_info 14 /INPUT 32 "ID_PFC";
    .port_info 15 /OUTPUT 7 "EX_opcode";
    .port_info 16 /OUTPUT 5 "EX_rs1_ind";
    .port_info 17 /OUTPUT 5 "EX_rs2_ind";
    .port_info 18 /OUTPUT 5 "EX_rd_ind";
    .port_info 19 /OUTPUT 32 "EX_PC";
    .port_info 20 /OUTPUT 32 "EX_INST";
    .port_info 21 /OUTPUT 32 "EX_Immed";
    .port_info 22 /OUTPUT 32 "EX_rs1";
    .port_info 23 /OUTPUT 32 "EX_rs2";
    .port_info 24 /OUTPUT 1 "EX_regwrite";
    .port_info 25 /OUTPUT 1 "EX_memread";
    .port_info 26 /OUTPUT 1 "EX_memwrite";
    .port_info 27 /OUTPUT 32 "EX_PFC";
    .port_info 28 /INPUT 1 "rst";
P_00000234e7a4cb00 .param/l "add" 0 5 6, C4<0100000>;
P_00000234e7a4cb38 .param/l "addi" 0 5 10, C4<1001000>;
P_00000234e7a4cb70 .param/l "addu" 0 5 6, C4<0100001>;
P_00000234e7a4cba8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000234e7a4cbe0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000234e7a4cc18 .param/l "beq" 0 5 10, C4<1000100>;
P_00000234e7a4cc50 .param/l "bne" 0 5 10, C4<1000101>;
P_00000234e7a4cc88 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000234e7a4ccc0 .param/l "j" 0 5 12, C4<1000010>;
P_00000234e7a4ccf8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000234e7a4cd30 .param/l "jr" 0 5 8, C4<0001000>;
P_00000234e7a4cd68 .param/l "lw" 0 5 10, C4<1100011>;
P_00000234e7a4cda0 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000234e7a4cdd8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000234e7a4ce10 .param/l "ori" 0 5 10, C4<1001101>;
P_00000234e7a4ce48 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000234e7a4ce80 .param/l "sll" 0 5 7, C4<0000000>;
P_00000234e7a4ceb8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000234e7a4cef0 .param/l "slti" 0 5 10, C4<1101010>;
P_00000234e7a4cf28 .param/l "srl" 0 5 7, C4<0000010>;
P_00000234e7a4cf60 .param/l "sub" 0 5 6, C4<0100010>;
P_00000234e7a4cf98 .param/l "subu" 0 5 6, C4<0100011>;
P_00000234e7a4cfd0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000234e7a4d008 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000234e7a4d040 .param/l "xori" 0 5 10, C4<1001110>;
v00000234e7a4bde0_0 .var "EX_INST", 31 0;
v00000234e7a4a760_0 .var "EX_Immed", 31 0;
v00000234e7a4a8a0_0 .var "EX_PC", 31 0;
v00000234e7a4b480_0 .var "EX_PFC", 31 0;
v00000234e7a4bb60_0 .var "EX_memread", 0 0;
v00000234e7a4a940_0 .var "EX_memwrite", 0 0;
v00000234e7a4b660_0 .var "EX_opcode", 6 0;
v00000234e7a4ba20_0 .var "EX_rd_ind", 4 0;
v00000234e7a4a9e0_0 .var "EX_regwrite", 0 0;
v00000234e7a4ab20_0 .var "EX_rs1", 31 0;
v00000234e7a4abc0_0 .var "EX_rs1_ind", 4 0;
v00000234e7a4bac0_0 .var "EX_rs2", 31 0;
v00000234e7a4ac60_0 .var "EX_rs2_ind", 4 0;
v00000234e7a4ad00_0 .net "ID_FLUSH", 0 0, L_00000234e7ac8a40;  alias, 1 drivers
v00000234e7a4bc00_0 .net "ID_INST", 31 0, v00000234e7a5c4c0_0;  alias, 1 drivers
v00000234e7a4ae40_0 .net "ID_Immed", 31 0, v00000234e7a4e930_0;  alias, 1 drivers
v00000234e7a4be80_0 .net "ID_PC", 31 0, v00000234e7a5df00_0;  alias, 1 drivers
v00000234e7a4bf20_0 .net "ID_PFC", 31 0, L_00000234e7ab7a00;  alias, 1 drivers
v00000234e7a4bca0_0 .net "ID_memread", 0 0, L_00000234e7ab7000;  alias, 1 drivers
v00000234e7a4b160_0 .net "ID_memwrite", 0 0, L_00000234e7ab70a0;  alias, 1 drivers
v00000234e7a4b020_0 .net "ID_opcode", 6 0, v00000234e7a5cce0_0;  alias, 1 drivers
v00000234e7a4c060_0 .net "ID_rd_ind", 4 0, v00000234e7a5dd20_0;  alias, 1 drivers
v00000234e7a4b0c0_0 .net "ID_regwrite", 0 0, L_00000234e7ab85e0;  alias, 1 drivers
v00000234e7a4e070_0 .net "ID_rs1", 31 0, L_00000234e785e6e0;  alias, 1 drivers
v00000234e7a4dad0_0 .net "ID_rs1_ind", 4 0, v00000234e7a5d640_0;  alias, 1 drivers
v00000234e7a4ef70_0 .net "ID_rs2", 31 0, L_00000234e7ac88f0;  alias, 1 drivers
v00000234e7a4dfd0_0 .net "ID_rs2_ind", 4 0, v00000234e7a5da00_0;  alias, 1 drivers
v00000234e7a4d350_0 .net "clk", 0 0, L_00000234e79dcd30;  alias, 1 drivers
v00000234e7a4da30_0 .net "rst", 0 0, v00000234e7a67930_0;  alias, 1 drivers
S_00000234e78c2370 .scope module, "id_stage" "ID_stage" 3 55, 14 2 0, S_00000234e79f0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 1 "EX_memread";
    .port_info 4 /INPUT 32 "id_haz";
    .port_info 5 /INPUT 32 "ex_haz";
    .port_info 6 /INPUT 32 "mem_haz";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "rs1_ind";
    .port_info 9 /INPUT 5 "rs2_ind";
    .port_info 10 /INPUT 5 "id_ex_rd_ind";
    .port_info 11 /INPUT 5 "wr_reg_from_wb";
    .port_info 12 /INPUT 1 "id_flush";
    .port_info 13 /OUTPUT 1 "id_flush_mux_sel";
    .port_info 14 /INPUT 1 "Wrong_prediction";
    .port_info 15 /INPUT 1 "exception_flag";
    .port_info 16 /INPUT 1 "clk";
    .port_info 17 /OUTPUT 32 "pfc";
    .port_info 18 /OUTPUT 32 "rs1";
    .port_info 19 /OUTPUT 32 "rs2";
    .port_info 20 /OUTPUT 3 "pc_src";
    .port_info 21 /OUTPUT 1 "pc_write";
    .port_info 22 /OUTPUT 1 "if_id_write";
    .port_info 23 /OUTPUT 1 "if_id_flush";
    .port_info 24 /OUTPUT 32 "imm";
    .port_info 25 /INPUT 1 "reg_write_from_wb";
    .port_info 26 /OUTPUT 1 "reg_write";
    .port_info 27 /OUTPUT 1 "mem_read";
    .port_info 28 /OUTPUT 1 "mem_write";
    .port_info 29 /INPUT 1 "rst";
P_00000234e7a4f090 .param/l "add" 0 5 6, C4<0100000>;
P_00000234e7a4f0c8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000234e7a4f100 .param/l "addu" 0 5 6, C4<0100001>;
P_00000234e7a4f138 .param/l "and_" 0 5 6, C4<0100100>;
P_00000234e7a4f170 .param/l "andi" 0 5 10, C4<1001100>;
P_00000234e7a4f1a8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000234e7a4f1e0 .param/l "bne" 0 5 10, C4<1000101>;
P_00000234e7a4f218 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000234e7a4f250 .param/l "j" 0 5 12, C4<1000010>;
P_00000234e7a4f288 .param/l "jal" 0 5 12, C4<1000011>;
P_00000234e7a4f2c0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000234e7a4f2f8 .param/l "lw" 0 5 10, C4<1100011>;
P_00000234e7a4f330 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000234e7a4f368 .param/l "or_" 0 5 6, C4<0100101>;
P_00000234e7a4f3a0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000234e7a4f3d8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000234e7a4f410 .param/l "sll" 0 5 7, C4<0000000>;
P_00000234e7a4f448 .param/l "slt" 0 5 8, C4<0101010>;
P_00000234e7a4f480 .param/l "slti" 0 5 10, C4<1101010>;
P_00000234e7a4f4b8 .param/l "srl" 0 5 7, C4<0000010>;
P_00000234e7a4f4f0 .param/l "sub" 0 5 6, C4<0100010>;
P_00000234e7a4f528 .param/l "subu" 0 5 6, C4<0100011>;
P_00000234e7a4f560 .param/l "sw" 0 5 10, C4<1101011>;
P_00000234e7a4f598 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000234e7a4f5d0 .param/l "xori" 0 5 10, C4<1001110>;
L_00000234e7ac8ff0 .functor OR 1, L_00000234e7ab7dc0, L_00000234e7ab7320, C4<0>, C4<0>;
L_00000234e7ac8a40 .functor OR 1, L_00000234e79dd3c0, v00000234e7a4e890_0, C4<0>, C4<0>;
v00000234e7a5af40_0 .net "EX_memread", 0 0, v00000234e7a4bb60_0;  alias, 1 drivers
v00000234e7a5ab80_0 .net "Wrong_prediction", 0 0, L_00000234e7ac8e30;  alias, 1 drivers
L_00000234e7a6d1b8 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000234e7a5b080_0 .net/2u *"_ivl_0", 6 0, L_00000234e7a6d1b8;  1 drivers
v00000234e7a5a720_0 .net *"_ivl_10", 31 0, L_00000234e7ab73c0;  1 drivers
L_00000234e7a6d518 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000234e7a5ac20_0 .net/2u *"_ivl_18", 2 0, L_00000234e7a6d518;  1 drivers
v00000234e7a5b300_0 .net *"_ivl_2", 0 0, L_00000234e7ab7dc0;  1 drivers
v00000234e7a5a220_0 .net *"_ivl_20", 2 0, L_00000234e7ab6e20;  1 drivers
v00000234e7a5b3a0_0 .net *"_ivl_22", 2 0, L_00000234e7ab5a20;  1 drivers
L_00000234e7a6d200 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000234e7a5b580_0 .net/2u *"_ivl_4", 6 0, L_00000234e7a6d200;  1 drivers
v00000234e7a5ad60_0 .net *"_ivl_6", 0 0, L_00000234e7ab7320;  1 drivers
v00000234e7a5aea0_0 .net *"_ivl_9", 0 0, L_00000234e7ac8ff0;  1 drivers
v00000234e7a5b120_0 .net "clk", 0 0, L_00000234e79dcd30;  alias, 1 drivers
v00000234e7a5b620_0 .net "ex_haz", 31 0, o00000234e79f5a88;  alias, 0 drivers
v00000234e7a59c80_0 .net "exception_flag", 0 0, L_00000234e7ab7aa0;  alias, 1 drivers
v00000234e7a5a360_0 .net "id_ex_rd_ind", 4 0, v00000234e7a4ba20_0;  alias, 1 drivers
v00000234e7a5b6c0_0 .net "id_ex_stall", 0 0, v00000234e7a4e890_0;  1 drivers
v00000234e7a5b1c0_0 .net "id_flush", 0 0, L_00000234e79dd3c0;  alias, 1 drivers
v00000234e7a5a4a0_0 .net "id_flush_mux_sel", 0 0, L_00000234e7ac8a40;  alias, 1 drivers
v00000234e7a5b760_0 .net "id_haz", 31 0, v00000234e7a48ae0_0;  alias, 1 drivers
v00000234e7a5ba80_0 .net "if_id_flush", 0 0, v00000234e7a4d990_0;  alias, 1 drivers
v00000234e7a5a9a0_0 .net "if_id_write", 0 0, v00000234e7a4ee30_0;  alias, 1 drivers
v00000234e7a5a680_0 .net "imm", 31 0, v00000234e7a4e930_0;  alias, 1 drivers
v00000234e7a5a860_0 .net "inst", 31 0, v00000234e7a5c4c0_0;  alias, 1 drivers
v00000234e7a5a5e0_0 .net "mem_haz", 31 0, v00000234e7a66990_0;  alias, 1 drivers
v00000234e7a5a900_0 .net "mem_read", 0 0, L_00000234e7ab7000;  alias, 1 drivers
v00000234e7a5b440_0 .net "mem_read_wire", 0 0, v00000234e7a4e750_0;  1 drivers
v00000234e7a59dc0_0 .net "mem_write", 0 0, L_00000234e7ab70a0;  alias, 1 drivers
v00000234e7a5aa40_0 .net "mem_write_wire", 0 0, v00000234e7a4e570_0;  1 drivers
v00000234e7a5a040_0 .net "opcode", 6 0, v00000234e7a5cce0_0;  alias, 1 drivers
v00000234e7a59f00_0 .net "pc", 31 0, v00000234e7a5df00_0;  alias, 1 drivers
v00000234e7a5a0e0_0 .net "pc_src", 2 0, L_00000234e7ab8540;  alias, 1 drivers
v00000234e7a59fa0_0 .net "pc_write", 0 0, v00000234e7a4e390_0;  alias, 1 drivers
v00000234e7a5e0e0_0 .net "pfc", 31 0, L_00000234e7ab7a00;  alias, 1 drivers
v00000234e7a5d960_0 .net "reg_write", 0 0, L_00000234e7ab85e0;  alias, 1 drivers
v00000234e7a5de60_0 .net "reg_write_from_wb", 0 0, v00000234e7a5e860_0;  alias, 1 drivers
v00000234e7a5dfa0_0 .net "reg_write_wire", 0 0, v00000234e7a4d8f0_0;  1 drivers
v00000234e7a5d000_0 .net "rs1", 31 0, L_00000234e785e6e0;  alias, 1 drivers
v00000234e7a5bfc0_0 .net "rs1_ind", 4 0, v00000234e7a5d640_0;  alias, 1 drivers
v00000234e7a5c920_0 .net "rs2", 31 0, L_00000234e7ac88f0;  alias, 1 drivers
v00000234e7a5c9c0_0 .net "rs2_ind", 4 0, v00000234e7a5da00_0;  alias, 1 drivers
v00000234e7a5cf60_0 .net "rst", 0 0, v00000234e7a67930_0;  alias, 1 drivers
v00000234e7a5e040_0 .net "wr_reg_data", 31 0, v00000234e7a66990_0;  alias, 1 drivers
v00000234e7a5e180_0 .net "wr_reg_from_wb", 4 0, v00000234e7a5f800_0;  alias, 1 drivers
L_00000234e7ab7dc0 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6d1b8;
L_00000234e7ab7320 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6d200;
L_00000234e7ab73c0 .arith/sum 32, v00000234e7a5df00_0, v00000234e7a4e930_0;
L_00000234e7ab7a00 .functor MUXZ 32, v00000234e7a4e930_0, L_00000234e7ab73c0, L_00000234e7ac8ff0, C4<>;
L_00000234e7ab85e0 .part L_00000234e7ab5a20, 2, 1;
L_00000234e7ab7000 .part L_00000234e7ab5a20, 1, 1;
L_00000234e7ab70a0 .part L_00000234e7ab5a20, 0, 1;
L_00000234e7ab6e20 .concat [ 1 1 1 0], v00000234e7a4e570_0, v00000234e7a4e750_0, v00000234e7a4d8f0_0;
L_00000234e7ab5a20 .functor MUXZ 3, L_00000234e7ab6e20, L_00000234e7a6d518, L_00000234e7ac8a40, C4<>;
S_00000234e784ce20 .scope module, "BR" "BranchResolver" 14 40, 15 2 0, S_00000234e78c2370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 1 "exception_flag";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 1 "Wrong_prediction";
    .port_info 4 /INPUT 1 "rst";
P_00000234e7a4f610 .param/l "add" 0 5 6, C4<0100000>;
P_00000234e7a4f648 .param/l "addi" 0 5 10, C4<1001000>;
P_00000234e7a4f680 .param/l "addu" 0 5 6, C4<0100001>;
P_00000234e7a4f6b8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000234e7a4f6f0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000234e7a4f728 .param/l "beq" 0 5 10, C4<1000100>;
P_00000234e7a4f760 .param/l "bne" 0 5 10, C4<1000101>;
P_00000234e7a4f798 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000234e7a4f7d0 .param/l "j" 0 5 12, C4<1000010>;
P_00000234e7a4f808 .param/l "jal" 0 5 12, C4<1000011>;
P_00000234e7a4f840 .param/l "jr" 0 5 8, C4<0001000>;
P_00000234e7a4f878 .param/l "lw" 0 5 10, C4<1100011>;
P_00000234e7a4f8b0 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000234e7a4f8e8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000234e7a4f920 .param/l "ori" 0 5 10, C4<1001101>;
P_00000234e7a4f958 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000234e7a4f990 .param/l "sll" 0 5 7, C4<0000000>;
P_00000234e7a4f9c8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000234e7a4fa00 .param/l "slti" 0 5 10, C4<1101010>;
P_00000234e7a4fa38 .param/l "srl" 0 5 7, C4<0000010>;
P_00000234e7a4fa70 .param/l "sub" 0 5 6, C4<0100010>;
P_00000234e7a4faa8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000234e7a4fae0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000234e7a4fb18 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000234e7a4fb50 .param/l "xori" 0 5 10, C4<1001110>;
L_00000234e7ac93e0 .functor OR 1, L_00000234e7ab7b40, L_00000234e7ab8220, C4<0>, C4<0>;
L_00000234e7ac8ce0 .functor OR 1, L_00000234e7ac93e0, L_00000234e7ab7140, C4<0>, C4<0>;
L_00000234e7ac9060 .functor OR 1, L_00000234e7ac8ce0, L_00000234e7ab7c80, C4<0>, C4<0>;
v00000234e7a4d5d0_0 .net "PC_src", 2 0, L_00000234e7ab8540;  alias, 1 drivers
v00000234e7a4d2b0_0 .net "Wrong_prediction", 0 0, L_00000234e7ac8e30;  alias, 1 drivers
L_00000234e7a6d248 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000234e7a4e6b0_0 .net/2u *"_ivl_0", 2 0, L_00000234e7a6d248;  1 drivers
L_00000234e7a6d368 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v00000234e7a4d3f0_0 .net/2u *"_ivl_10", 6 0, L_00000234e7a6d368;  1 drivers
v00000234e7a4df30_0 .net *"_ivl_12", 0 0, L_00000234e7ab7b40;  1 drivers
L_00000234e7a6d3b0 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v00000234e7a4db70_0 .net/2u *"_ivl_14", 6 0, L_00000234e7a6d3b0;  1 drivers
v00000234e7a4dcb0_0 .net *"_ivl_16", 0 0, L_00000234e7ab8220;  1 drivers
v00000234e7a4d490_0 .net *"_ivl_19", 0 0, L_00000234e7ac93e0;  1 drivers
L_00000234e7a6d290 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000234e7a4d530_0 .net/2u *"_ivl_2", 2 0, L_00000234e7a6d290;  1 drivers
L_00000234e7a6d3f8 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v00000234e7a4d670_0 .net/2u *"_ivl_20", 6 0, L_00000234e7a6d3f8;  1 drivers
v00000234e7a4dc10_0 .net *"_ivl_22", 0 0, L_00000234e7ab7140;  1 drivers
v00000234e7a4eb10_0 .net *"_ivl_25", 0 0, L_00000234e7ac8ce0;  1 drivers
L_00000234e7a6d440 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v00000234e7a4ec50_0 .net/2u *"_ivl_26", 6 0, L_00000234e7a6d440;  1 drivers
v00000234e7a4dd50_0 .net *"_ivl_28", 0 0, L_00000234e7ab7c80;  1 drivers
v00000234e7a4e610_0 .net *"_ivl_31", 0 0, L_00000234e7ac9060;  1 drivers
L_00000234e7a6d488 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000234e7a4d710_0 .net/2u *"_ivl_32", 2 0, L_00000234e7a6d488;  1 drivers
L_00000234e7a6d4d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000234e7a4ecf0_0 .net/2u *"_ivl_34", 2 0, L_00000234e7a6d4d0;  1 drivers
v00000234e7a4ddf0_0 .net *"_ivl_36", 2 0, L_00000234e7ab7be0;  1 drivers
v00000234e7a4d210_0 .net *"_ivl_38", 2 0, L_00000234e7ab7d20;  1 drivers
L_00000234e7a6d2d8 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v00000234e7a4d170_0 .net/2u *"_ivl_4", 6 0, L_00000234e7a6d2d8;  1 drivers
v00000234e7a4d7b0_0 .net *"_ivl_40", 2 0, L_00000234e7ab84a0;  1 drivers
v00000234e7a4de90_0 .net *"_ivl_6", 0 0, L_00000234e7ab8360;  1 drivers
L_00000234e7a6d320 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000234e7a4e110_0 .net/2u *"_ivl_8", 2 0, L_00000234e7a6d320;  1 drivers
v00000234e7a4e1b0_0 .net "exception_flag", 0 0, L_00000234e7ab7aa0;  alias, 1 drivers
v00000234e7a4ebb0_0 .net "opcode", 6 0, v00000234e7a5cce0_0;  alias, 1 drivers
v00000234e7a4e250_0 .net "rst", 0 0, v00000234e7a67930_0;  alias, 1 drivers
L_00000234e7ab8360 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6d2d8;
L_00000234e7ab7b40 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6d368;
L_00000234e7ab8220 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6d3b0;
L_00000234e7ab7140 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6d3f8;
L_00000234e7ab7c80 .cmp/eq 7, v00000234e7a5cce0_0, L_00000234e7a6d440;
L_00000234e7ab7be0 .functor MUXZ 3, L_00000234e7a6d4d0, L_00000234e7a6d488, L_00000234e7ac9060, C4<>;
L_00000234e7ab7d20 .functor MUXZ 3, L_00000234e7ab7be0, L_00000234e7a6d320, L_00000234e7ab8360, C4<>;
L_00000234e7ab84a0 .functor MUXZ 3, L_00000234e7ab7d20, L_00000234e7a6d290, L_00000234e7ac8e30, C4<>;
L_00000234e7ab8540 .functor MUXZ 3, L_00000234e7ab84a0, L_00000234e7a6d248, L_00000234e7ab7aa0, C4<>;
S_00000234e784cfb0 .scope module, "SDU" "StallDetectionUnit" 14 44, 16 5 0, S_00000234e78c2370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 7 "if_id_opcode";
    .port_info 2 /INPUT 1 "EX_memread";
    .port_info 3 /INPUT 5 "if_id_rs1";
    .port_info 4 /INPUT 5 "if_id_rs2";
    .port_info 5 /INPUT 5 "id_ex_rd";
    .port_info 6 /OUTPUT 1 "PC_Write";
    .port_info 7 /OUTPUT 1 "if_id_Write";
    .port_info 8 /OUTPUT 1 "if_id_flush";
    .port_info 9 /OUTPUT 1 "id_ex_flush";
P_00000234e7a57ba0 .param/l "add" 0 5 6, C4<0100000>;
P_00000234e7a57bd8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000234e7a57c10 .param/l "addu" 0 5 6, C4<0100001>;
P_00000234e7a57c48 .param/l "and_" 0 5 6, C4<0100100>;
P_00000234e7a57c80 .param/l "andi" 0 5 10, C4<1001100>;
P_00000234e7a57cb8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000234e7a57cf0 .param/l "bne" 0 5 10, C4<1000101>;
P_00000234e7a57d28 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000234e7a57d60 .param/l "j" 0 5 12, C4<1000010>;
P_00000234e7a57d98 .param/l "jal" 0 5 12, C4<1000011>;
P_00000234e7a57dd0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000234e7a57e08 .param/l "lw" 0 5 10, C4<1100011>;
P_00000234e7a57e40 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000234e7a57e78 .param/l "or_" 0 5 6, C4<0100101>;
P_00000234e7a57eb0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000234e7a57ee8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000234e7a57f20 .param/l "sll" 0 5 7, C4<0000000>;
P_00000234e7a57f58 .param/l "slt" 0 5 8, C4<0101010>;
P_00000234e7a57f90 .param/l "slti" 0 5 10, C4<1101010>;
P_00000234e7a57fc8 .param/l "srl" 0 5 7, C4<0000010>;
P_00000234e7a58000 .param/l "sub" 0 5 6, C4<0100010>;
P_00000234e7a58038 .param/l "subu" 0 5 6, C4<0100011>;
P_00000234e7a58070 .param/l "sw" 0 5 10, C4<1101011>;
P_00000234e7a580a8 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000234e7a580e0 .param/l "xori" 0 5 10, C4<1001110>;
v00000234e7a4e2f0_0 .net "EX_memread", 0 0, v00000234e7a4bb60_0;  alias, 1 drivers
v00000234e7a4e390_0 .var "PC_Write", 0 0;
v00000234e7a4ed90_0 .net "Wrong_prediction", 0 0, L_00000234e7ac8e30;  alias, 1 drivers
v00000234e7a4e890_0 .var "id_ex_flush", 0 0;
v00000234e7a4e430_0 .net "id_ex_rd", 4 0, v00000234e7a4ba20_0;  alias, 1 drivers
v00000234e7a4ee30_0 .var "if_id_Write", 0 0;
v00000234e7a4d990_0 .var "if_id_flush", 0 0;
v00000234e7a4d0d0_0 .net "if_id_opcode", 6 0, v00000234e7a5cce0_0;  alias, 1 drivers
v00000234e7a4e4d0_0 .net "if_id_rs1", 4 0, v00000234e7a5d640_0;  alias, 1 drivers
v00000234e7a4d850_0 .net "if_id_rs2", 4 0, v00000234e7a5da00_0;  alias, 1 drivers
E_00000234e79df8e0/0 .event anyedge, v00000234e7a484a0_0, v00000234e7a474f0_0, v00000234e7a46ff0_0, v00000234e7a4dad0_0;
E_00000234e79df8e0/1 .event anyedge, v00000234e7a4dfd0_0, v00000234e79c8b60_0;
E_00000234e79df8e0 .event/or E_00000234e79df8e0/0, E_00000234e79df8e0/1;
S_00000234e7851ed0 .scope module, "cu" "control_unit" 14 43, 17 2 0, S_00000234e78c2370;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
P_00000234e7a58120 .param/l "add" 0 5 6, C4<0100000>;
P_00000234e7a58158 .param/l "addi" 0 5 10, C4<1001000>;
P_00000234e7a58190 .param/l "addu" 0 5 6, C4<0100001>;
P_00000234e7a581c8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000234e7a58200 .param/l "andi" 0 5 10, C4<1001100>;
P_00000234e7a58238 .param/l "beq" 0 5 10, C4<1000100>;
P_00000234e7a58270 .param/l "bne" 0 5 10, C4<1000101>;
P_00000234e7a582a8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000234e7a582e0 .param/l "j" 0 5 12, C4<1000010>;
P_00000234e7a58318 .param/l "jal" 0 5 12, C4<1000011>;
P_00000234e7a58350 .param/l "jr" 0 5 8, C4<0001000>;
P_00000234e7a58388 .param/l "lw" 0 5 10, C4<1100011>;
P_00000234e7a583c0 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000234e7a583f8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000234e7a58430 .param/l "ori" 0 5 10, C4<1001101>;
P_00000234e7a58468 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000234e7a584a0 .param/l "sll" 0 5 7, C4<0000000>;
P_00000234e7a584d8 .param/l "slt" 0 5 8, C4<0101010>;
P_00000234e7a58510 .param/l "slti" 0 5 10, C4<1101010>;
P_00000234e7a58548 .param/l "srl" 0 5 7, C4<0000010>;
P_00000234e7a58580 .param/l "sub" 0 5 6, C4<0100010>;
P_00000234e7a585b8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000234e7a585f0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000234e7a58628 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000234e7a58660 .param/l "xori" 0 5 10, C4<1001110>;
v00000234e7a4e750_0 .var "memread", 0 0;
v00000234e7a4e570_0 .var "memwrite", 0 0;
v00000234e7a4e7f0_0 .net "opcode", 6 0, v00000234e7a5cce0_0;  alias, 1 drivers
v00000234e7a4d8f0_0 .var "regwrite", 0 0;
E_00000234e79dfca0 .event anyedge, v00000234e79c8b60_0;
S_00000234e7a58d30 .scope module, "immed_gen" "Immed_Gen_unit" 14 27, 18 2 0, S_00000234e78c2370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000234e7a596b0 .param/l "add" 0 5 6, C4<0100000>;
P_00000234e7a596e8 .param/l "addi" 0 5 10, C4<1001000>;
P_00000234e7a59720 .param/l "addu" 0 5 6, C4<0100001>;
P_00000234e7a59758 .param/l "and_" 0 5 6, C4<0100100>;
P_00000234e7a59790 .param/l "andi" 0 5 10, C4<1001100>;
P_00000234e7a597c8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000234e7a59800 .param/l "bne" 0 5 10, C4<1000101>;
P_00000234e7a59838 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000234e7a59870 .param/l "j" 0 5 12, C4<1000010>;
P_00000234e7a598a8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000234e7a598e0 .param/l "jr" 0 5 8, C4<0001000>;
P_00000234e7a59918 .param/l "lw" 0 5 10, C4<1100011>;
P_00000234e7a59950 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000234e7a59988 .param/l "or_" 0 5 6, C4<0100101>;
P_00000234e7a599c0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000234e7a599f8 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000234e7a59a30 .param/l "sll" 0 5 7, C4<0000000>;
P_00000234e7a59a68 .param/l "slt" 0 5 8, C4<0101010>;
P_00000234e7a59aa0 .param/l "slti" 0 5 10, C4<1101010>;
P_00000234e7a59ad8 .param/l "srl" 0 5 7, C4<0000010>;
P_00000234e7a59b10 .param/l "sub" 0 5 6, C4<0100010>;
P_00000234e7a59b48 .param/l "subu" 0 5 6, C4<0100011>;
P_00000234e7a59b80 .param/l "sw" 0 5 10, C4<1101011>;
P_00000234e7a59bb8 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000234e7a59bf0 .param/l "xori" 0 5 10, C4<1001110>;
v00000234e7a4e930_0 .var "Immed", 31 0;
v00000234e7a4e9d0_0 .net "Inst", 31 0, v00000234e7a5c4c0_0;  alias, 1 drivers
v00000234e7a4ea70_0 .net "opcode", 6 0, v00000234e7a5cce0_0;  alias, 1 drivers
E_00000234e79dfc60 .event anyedge, v00000234e79c8b60_0, v00000234e7a4bc00_0;
S_00000234e7a58ec0 .scope module, "reg_file" "REG_FILE" 14 25, 19 2 0, S_00000234e78c2370;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_reg1";
    .port_info 1 /INPUT 5 "rd_reg2";
    .port_info 2 /INPUT 5 "wr_reg";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data1";
    .port_info 5 /OUTPUT 32 "rd_data2";
    .port_info 6 /INPUT 1 "reg_wr";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
P_00000234e79df360 .param/l "bit_width" 0 19 3, +C4<00000000000000000000000000100000>;
L_00000234e785e6e0 .functor BUFZ 32, L_00000234e7ab7e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000234e7ac88f0 .functor BUFZ 32, L_00000234e7ab8400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000234e7a5a540_0 .net *"_ivl_0", 31 0, L_00000234e7ab7e60;  1 drivers
v00000234e7a5ae00_0 .net *"_ivl_10", 6 0, L_00000234e7ab8180;  1 drivers
L_00000234e7a6d170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000234e7a5aae0_0 .net *"_ivl_13", 1 0, L_00000234e7a6d170;  1 drivers
v00000234e7a5b4e0_0 .net *"_ivl_2", 6 0, L_00000234e7ab7640;  1 drivers
L_00000234e7a6d128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000234e7a5b800_0 .net *"_ivl_5", 1 0, L_00000234e7a6d128;  1 drivers
v00000234e7a5a180_0 .net *"_ivl_8", 31 0, L_00000234e7ab8400;  1 drivers
v00000234e7a5a7c0_0 .net "clk", 0 0, L_00000234e79dcd30;  alias, 1 drivers
v00000234e7a5b8a0_0 .var/i "i", 31 0;
v00000234e7a59d20_0 .net "rd_data1", 31 0, L_00000234e785e6e0;  alias, 1 drivers
v00000234e7a5bb20_0 .net "rd_data2", 31 0, L_00000234e7ac88f0;  alias, 1 drivers
v00000234e7a5b940_0 .net "rd_reg1", 4 0, v00000234e7a5d640_0;  alias, 1 drivers
v00000234e7a5acc0_0 .net "rd_reg2", 4 0, v00000234e7a5da00_0;  alias, 1 drivers
v00000234e7a5a2c0 .array "reg_file", 0 31, 31 0;
v00000234e7a5b9e0_0 .net "reg_wr", 0 0, v00000234e7a5e860_0;  alias, 1 drivers
v00000234e7a5afe0_0 .net "rst", 0 0, v00000234e7a67930_0;  alias, 1 drivers
v00000234e7a5a400_0 .net "wr_data", 31 0, v00000234e7a66990_0;  alias, 1 drivers
v00000234e7a59e60_0 .net "wr_reg", 4 0, v00000234e7a5f800_0;  alias, 1 drivers
E_00000234e79df7e0 .event posedge, v00000234e7a45e70_0, v00000234e7a467d0_0;
L_00000234e7ab7e60 .array/port v00000234e7a5a2c0, L_00000234e7ab7640;
L_00000234e7ab7640 .concat [ 5 2 0 0], v00000234e7a5d640_0, L_00000234e7a6d128;
L_00000234e7ab8400 .array/port v00000234e7a5a2c0, L_00000234e7ab8180;
L_00000234e7ab8180 .concat [ 5 2 0 0], v00000234e7a5da00_0, L_00000234e7a6d170;
S_00000234e7a58ba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 19 44, 19 44 0, S_00000234e7a58ec0;
 .timescale 0 0;
v00000234e7a5b260_0 .var/i "i", 31 0;
S_00000234e7a58a10 .scope module, "if_id_buffer" "IF_ID_buffer" 3 52, 20 1 0, S_00000234e79f0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 7 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000234e7a5fc50 .param/l "add" 0 5 6, C4<0100000>;
P_00000234e7a5fc88 .param/l "addi" 0 5 10, C4<1001000>;
P_00000234e7a5fcc0 .param/l "addu" 0 5 6, C4<0100001>;
P_00000234e7a5fcf8 .param/l "and_" 0 5 6, C4<0100100>;
P_00000234e7a5fd30 .param/l "andi" 0 5 10, C4<1001100>;
P_00000234e7a5fd68 .param/l "beq" 0 5 10, C4<1000100>;
P_00000234e7a5fda0 .param/l "bne" 0 5 10, C4<1000101>;
P_00000234e7a5fdd8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000234e7a5fe10 .param/l "j" 0 5 12, C4<1000010>;
P_00000234e7a5fe48 .param/l "jal" 0 5 12, C4<1000011>;
P_00000234e7a5fe80 .param/l "jr" 0 5 8, C4<0001000>;
P_00000234e7a5feb8 .param/l "lw" 0 5 10, C4<1100011>;
P_00000234e7a5fef0 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000234e7a5ff28 .param/l "or_" 0 5 6, C4<0100101>;
P_00000234e7a5ff60 .param/l "ori" 0 5 10, C4<1001101>;
P_00000234e7a5ff98 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000234e7a5ffd0 .param/l "sll" 0 5 7, C4<0000000>;
P_00000234e7a60008 .param/l "slt" 0 5 8, C4<0101010>;
P_00000234e7a60040 .param/l "slti" 0 5 10, C4<1101010>;
P_00000234e7a60078 .param/l "srl" 0 5 7, C4<0000010>;
P_00000234e7a600b0 .param/l "sub" 0 5 6, C4<0100010>;
P_00000234e7a600e8 .param/l "subu" 0 5 6, C4<0100011>;
P_00000234e7a60120 .param/l "sw" 0 5 10, C4<1101011>;
P_00000234e7a60158 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000234e7a60190 .param/l "xori" 0 5 10, C4<1001110>;
v00000234e7a5c4c0_0 .var "ID_INST", 31 0;
v00000234e7a5df00_0 .var "ID_PC", 31 0;
v00000234e7a5cce0_0 .var "ID_opcode", 6 0;
v00000234e7a5dd20_0 .var "ID_rd_ind", 4 0;
v00000234e7a5d640_0 .var "ID_rs1_ind", 4 0;
v00000234e7a5da00_0 .var "ID_rs2_ind", 4 0;
v00000234e7a5e400_0 .net "IF_FLUSH", 0 0, v00000234e7a4d990_0;  alias, 1 drivers
v00000234e7a5d3c0_0 .net "IF_INST", 31 0, L_00000234e79a67d0;  alias, 1 drivers
v00000234e7a5d6e0_0 .net "IF_PC", 31 0, v00000234e7a5d460_0;  alias, 1 drivers
v00000234e7a5c740_0 .net "clk", 0 0, L_00000234e79dcd30;  alias, 1 drivers
v00000234e7a5daa0_0 .net "if_id_Write", 0 0, v00000234e7a4ee30_0;  alias, 1 drivers
v00000234e7a5ca60_0 .net "rst", 0 0, v00000234e7a67930_0;  alias, 1 drivers
S_00000234e7a591e0 .scope module, "if_stage" "IF_stage" 3 47, 21 1 0, S_00000234e79f0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /INPUT 3 "pc_src";
    .port_info 3 /INOUT 32 "inst_mem_in";
    .port_info 4 /INPUT 1 "pc_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "inst";
    .port_info 7 /INPUT 1 "rst";
P_00000234e79dfc20 .param/l "handler_addr" 0 21 2, C4<00000000000000000000001111101000>;
v00000234e7a5c420_0 .net "EX_PFC", 31 0, L_00000234e7ab5ac0;  alias, 1 drivers
v00000234e7a5cec0_0 .net "ID_PFC", 31 0, L_00000234e7ab7a00;  alias, 1 drivers
v00000234e7a5c2e0_0 .net "clk", 0 0, L_00000234e79dcd30;  alias, 1 drivers
v00000234e7a5be80_0 .net "inst", 31 0, L_00000234e79a67d0;  alias, 1 drivers
v00000234e7a5c1a0_0 .net "inst_mem_in", 31 0, v00000234e7a5d460_0;  alias, 1 drivers
v00000234e7a5c060_0 .net "pc_next", 31 0, L_00000234e7ab7780;  1 drivers
v00000234e7a5c100_0 .net "pc_reg_in", 31 0, v00000234e7a5c6a0_0;  1 drivers
v00000234e7a5d780_0 .net "pc_src", 2 0, L_00000234e7ab8540;  alias, 1 drivers
v00000234e7a5bf20_0 .net "pc_write", 0 0, v00000234e7a4e390_0;  alias, 1 drivers
v00000234e7a5cd80_0 .net "rst", 0 0, v00000234e7a67930_0;  alias, 1 drivers
S_00000234e7a58880 .scope module, "inst_mem" "IM" 21 20, 22 2 0, S_00000234e7a591e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000234e79df5e0 .param/l "bit_width" 0 22 4, +C4<00000000000000000000000000100000>;
L_00000234e79a67d0 .functor BUFZ 32, L_00000234e7ab82c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000234e7a5e220_0 .net "Data_Out", 31 0, L_00000234e79a67d0;  alias, 1 drivers
v00000234e7a5e2c0 .array "InstMem", 0 1023, 31 0;
v00000234e7a5db40_0 .net *"_ivl_0", 31 0, L_00000234e7ab82c0;  1 drivers
v00000234e7a5cba0_0 .net *"_ivl_3", 9 0, L_00000234e7ab78c0;  1 drivers
v00000234e7a5dc80_0 .net *"_ivl_4", 11 0, L_00000234e7ab7500;  1 drivers
L_00000234e7a6d098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000234e7a5dbe0_0 .net *"_ivl_7", 1 0, L_00000234e7a6d098;  1 drivers
v00000234e7a5e360_0 .net "addr", 31 0, v00000234e7a5d460_0;  alias, 1 drivers
L_00000234e7ab82c0 .array/port v00000234e7a5e2c0, L_00000234e7ab7500;
L_00000234e7ab78c0 .part v00000234e7a5d460_0, 0, 10;
L_00000234e7ab7500 .concat [ 10 2 0 0], L_00000234e7ab78c0, L_00000234e7a6d098;
S_00000234e7a59500 .scope module, "new_PC" "Branch_or_Jump_TargGen" 21 22, 23 2 0, S_00000234e7a591e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "Immed";
    .port_info 2 /OUTPUT 32 "targ_addr";
P_00000234e79df3e0 .param/l "bit_width" 0 23 3, +C4<00000000000000000000000000100000>;
L_00000234e7a6d0e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000234e7a5d280_0 .net "Immed", 31 0, L_00000234e7a6d0e0;  1 drivers
v00000234e7a5d320_0 .net "PC", 31 0, v00000234e7a5d460_0;  alias, 1 drivers
v00000234e7a5c600_0 .net "targ_addr", 31 0, L_00000234e7ab7780;  alias, 1 drivers
L_00000234e7ab7780 .arith/sum 32, v00000234e7a5d460_0, L_00000234e7a6d0e0;
S_00000234e7a586f0 .scope module, "pc_reg" "PC_register" 21 18, 24 2 0, S_00000234e7a591e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_in";
    .port_info 1 /OUTPUT 32 "addr_out";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000234e79df960 .param/l "initialaddr" 0 24 11, +C4<11111111111111111111111111111111>;
v00000234e7a5d1e0_0 .net "PC_Write", 0 0, v00000234e7a4e390_0;  alias, 1 drivers
v00000234e7a5c880_0 .net "addr_in", 31 0, v00000234e7a5c6a0_0;  alias, 1 drivers
v00000234e7a5d460_0 .var "addr_out", 31 0;
v00000234e7a5d0a0_0 .net "clk", 0 0, L_00000234e79dcd30;  alias, 1 drivers
v00000234e7a5d140_0 .net "rst", 0 0, v00000234e7a67930_0;  alias, 1 drivers
S_00000234e7a59050 .scope module, "pc_src_mux" "MUX_8x1" 21 16, 11 3 0, S_00000234e7a591e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000234e79dfa60 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v00000234e7a5d500_0 .net "ina", 31 0, L_00000234e7ab7780;  alias, 1 drivers
L_00000234e7a6cf78 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000234e7a5bca0_0 .net "inb", 31 0, L_00000234e7a6cf78;  1 drivers
v00000234e7a5d5a0_0 .net "inc", 31 0, L_00000234e7ab7a00;  alias, 1 drivers
v00000234e7a5c560_0 .net "ind", 31 0, v00000234e7a5d460_0;  alias, 1 drivers
v00000234e7a5ddc0_0 .net "ine", 31 0, L_00000234e7ab5ac0;  alias, 1 drivers
L_00000234e7a6cfc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000234e7a5bd40_0 .net "inf", 31 0, L_00000234e7a6cfc0;  1 drivers
L_00000234e7a6d008 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000234e7a5bde0_0 .net "ing", 31 0, L_00000234e7a6d008;  1 drivers
L_00000234e7a6d050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000234e7a5cc40_0 .net "inh", 31 0, L_00000234e7a6d050;  1 drivers
v00000234e7a5c6a0_0 .var "out", 31 0;
v00000234e7a5ce20_0 .net "sel", 2 0, L_00000234e7ab8540;  alias, 1 drivers
E_00000234e79df4a0/0 .event anyedge, v00000234e7a4d5d0_0, v00000234e7a5c600_0, v00000234e7a5bca0_0, v00000234e7a4bf20_0;
E_00000234e79df4a0/1 .event anyedge, v00000234e7a5d6e0_0, v00000234e7a49080_0, v00000234e7a5bd40_0, v00000234e7a5bde0_0;
E_00000234e79df4a0/2 .event anyedge, v00000234e7a5cc40_0;
E_00000234e79df4a0 .event/or E_00000234e79df4a0/0, E_00000234e79df4a0/1, E_00000234e79df4a0/2;
S_00000234e7a59370 .scope module, "mem_stage" "MEM_stage" 3 89, 25 3 0, S_00000234e79f0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wdata";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INOUT 1 "reg_write";
    .port_info 5 /INOUT 32 "mem_out";
    .port_info 6 /INPUT 1 "clk";
v00000234e7a5f760_0 .net "addr", 31 0, v00000234e7a476d0_0;  alias, 1 drivers
v00000234e7a5eae0_0 .net "clk", 0 0, L_00000234e79dcd30;  alias, 1 drivers
v00000234e7a5e900_0 .net "mem_out", 31 0, v00000234e7a5c7e0_0;  alias, 1 drivers
v00000234e7a5ea40_0 .net "mem_read", 0 0, v00000234e7a45970_0;  alias, 1 drivers
v00000234e7a5e9a0_0 .net "mem_write", 0 0, v00000234e7a45ab0_0;  alias, 1 drivers
v00000234e7a5f8a0_0 .net "reg_write", 0 0, v00000234e7a45d30_0;  alias, 1 drivers
v00000234e7a5f300_0 .net "wdata", 31 0, v00000234e7a45dd0_0;  alias, 1 drivers
S_00000234e7a614e0 .scope module, "data_mem" "DM" 25 13, 26 2 0, S_00000234e7a59370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "WR";
    .port_info 4 /INPUT 1 "clk";
P_00000234e79df6a0 .param/l "bit_width" 0 26 4, +C4<00000000000000000000000000100000>;
v00000234e7a5d820_0 .net "Data_In", 31 0, v00000234e7a45dd0_0;  alias, 1 drivers
v00000234e7a5c7e0_0 .var "Data_Out", 31 0;
v00000234e7a5d8c0_0 .net "WR", 0 0, v00000234e7a45ab0_0;  alias, 1 drivers
v00000234e7a5c380_0 .net "addr", 31 0, v00000234e7a476d0_0;  alias, 1 drivers
v00000234e7a5cb00_0 .net "clk", 0 0, L_00000234e79dcd30;  alias, 1 drivers
v00000234e7a5efe0 .array "data_mem", 0 1023, 31 0;
E_00000234e79df520 .event posedge, v00000234e7a467d0_0;
S_00000234e7a611c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 26 28, 26 28 0, S_00000234e7a614e0;
 .timescale 0 0;
v00000234e7a5c240_0 .var/i "i", 31 0;
S_00000234e7a61800 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 96, 27 2 0, S_00000234e79f0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MEM_ALU_OUT";
    .port_info 1 /INPUT 32 "MEM_rs2";
    .port_info 2 /INPUT 32 "MEM_Data_mem_out";
    .port_info 3 /INPUT 5 "MEM_rs1_ind";
    .port_info 4 /INPUT 5 "MEM_rs2_ind";
    .port_info 5 /INPUT 5 "MEM_rd_ind";
    .port_info 6 /INPUT 32 "MEM_PC";
    .port_info 7 /INPUT 32 "MEM_INST";
    .port_info 8 /INPUT 7 "MEM_opcode";
    .port_info 9 /INPUT 1 "MEM_memread";
    .port_info 10 /INPUT 1 "MEM_memwrite";
    .port_info 11 /INPUT 1 "MEM_regwrite";
    .port_info 12 /INPUT 1 "MEM_FLUSH";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 15 /OUTPUT 32 "WB_rs2";
    .port_info 16 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 17 /OUTPUT 5 "WB_rs1_ind";
    .port_info 18 /OUTPUT 5 "WB_rs2_ind";
    .port_info 19 /OUTPUT 5 "WB_rd_ind";
    .port_info 20 /OUTPUT 32 "WB_PC";
    .port_info 21 /OUTPUT 32 "WB_INST";
    .port_info 22 /OUTPUT 7 "WB_opcode";
    .port_info 23 /OUTPUT 1 "WB_memread";
    .port_info 24 /OUTPUT 1 "WB_memwrite";
    .port_info 25 /OUTPUT 1 "WB_regwrite";
    .port_info 26 /OUTPUT 1 "hlt";
    .port_info 27 /INPUT 1 "rst";
P_00000234e7a621e0 .param/l "add" 0 5 6, C4<0100000>;
P_00000234e7a62218 .param/l "addi" 0 5 10, C4<1001000>;
P_00000234e7a62250 .param/l "addu" 0 5 6, C4<0100001>;
P_00000234e7a62288 .param/l "and_" 0 5 6, C4<0100100>;
P_00000234e7a622c0 .param/l "andi" 0 5 10, C4<1001100>;
P_00000234e7a622f8 .param/l "beq" 0 5 10, C4<1000100>;
P_00000234e7a62330 .param/l "bne" 0 5 10, C4<1000101>;
P_00000234e7a62368 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_00000234e7a623a0 .param/l "j" 0 5 12, C4<1000010>;
P_00000234e7a623d8 .param/l "jal" 0 5 12, C4<1000011>;
P_00000234e7a62410 .param/l "jr" 0 5 8, C4<0001000>;
P_00000234e7a62448 .param/l "lw" 0 5 10, C4<1100011>;
P_00000234e7a62480 .param/l "nor_" 0 5 7, C4<0100111>;
P_00000234e7a624b8 .param/l "or_" 0 5 6, C4<0100101>;
P_00000234e7a624f0 .param/l "ori" 0 5 10, C4<1001101>;
P_00000234e7a62528 .param/l "sgt" 0 5 8, C4<0101011>;
P_00000234e7a62560 .param/l "sll" 0 5 7, C4<0000000>;
P_00000234e7a62598 .param/l "slt" 0 5 8, C4<0101010>;
P_00000234e7a625d0 .param/l "slti" 0 5 10, C4<1101010>;
P_00000234e7a62608 .param/l "srl" 0 5 7, C4<0000010>;
P_00000234e7a62640 .param/l "sub" 0 5 6, C4<0100010>;
P_00000234e7a62678 .param/l "subu" 0 5 6, C4<0100011>;
P_00000234e7a626b0 .param/l "sw" 0 5 10, C4<1101011>;
P_00000234e7a626e8 .param/l "xor_" 0 5 7, C4<0100110>;
P_00000234e7a62720 .param/l "xori" 0 5 10, C4<1001110>;
v00000234e7a5e4a0_0 .net "MEM_ALU_OUT", 31 0, v00000234e7a476d0_0;  alias, 1 drivers
v00000234e7a5fa80_0 .net "MEM_Data_mem_out", 31 0, v00000234e7a5c7e0_0;  alias, 1 drivers
v00000234e7a5f9e0_0 .net "MEM_FLUSH", 0 0, L_00000234e79a6760;  alias, 1 drivers
v00000234e7a5f120_0 .net "MEM_INST", 31 0, v00000234e7a46b90_0;  alias, 1 drivers
v00000234e7a5eb80_0 .net "MEM_PC", 31 0, v00000234e7a47130_0;  alias, 1 drivers
v00000234e7a5f3a0_0 .net "MEM_memread", 0 0, v00000234e7a45970_0;  alias, 1 drivers
v00000234e7a5ec20_0 .net "MEM_memwrite", 0 0, v00000234e7a45ab0_0;  alias, 1 drivers
v00000234e7a5f620_0 .net "MEM_opcode", 6 0, v00000234e7a45bf0_0;  alias, 1 drivers
v00000234e7a5f940_0 .net "MEM_rd_ind", 4 0, v00000234e7a45c90_0;  alias, 1 drivers
v00000234e7a5ecc0_0 .net "MEM_regwrite", 0 0, v00000234e7a45d30_0;  alias, 1 drivers
v00000234e7a5ed60_0 .net "MEM_rs1_ind", 4 0, v00000234e7a46190_0;  alias, 1 drivers
v00000234e7a5ee00_0 .net "MEM_rs2", 31 0, v00000234e7a45dd0_0;  alias, 1 drivers
v00000234e7a5f1c0_0 .net "MEM_rs2_ind", 4 0, v00000234e7a45f10_0;  alias, 1 drivers
v00000234e7a5e7c0_0 .var "WB_ALU_OUT", 31 0;
v00000234e7a5f6c0_0 .var "WB_Data_mem_out", 31 0;
v00000234e7a5fb20_0 .var "WB_INST", 31 0;
v00000234e7a5f080_0 .var "WB_PC", 31 0;
v00000234e7a5ef40_0 .var "WB_memread", 0 0;
v00000234e7a5f580_0 .var "WB_memwrite", 0 0;
v00000234e7a5eea0_0 .var "WB_opcode", 6 0;
v00000234e7a5f800_0 .var "WB_rd_ind", 4 0;
v00000234e7a5e860_0 .var "WB_regwrite", 0 0;
v00000234e7a5e540_0 .var "WB_rs1_ind", 4 0;
v00000234e7a5f260_0 .var "WB_rs2", 31 0;
v00000234e7a5f440_0 .var "WB_rs2_ind", 4 0;
v00000234e7a5e5e0_0 .net "clk", 0 0, L_00000234e79dcd30;  alias, 1 drivers
v00000234e7a5e680_0 .var "hlt", 0 0;
v00000234e7a5f4e0_0 .net "rst", 0 0, v00000234e7a67930_0;  alias, 1 drivers
S_00000234e7a60ea0 .scope module, "wb_stage" "WB_stage" 3 101, 28 3 0, S_00000234e79f0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "wdata_to_reg_file";
v00000234e7a65270_0 .net "alu_out", 31 0, v00000234e7a5e7c0_0;  alias, 1 drivers
v00000234e7a65a90_0 .net "mem_out", 31 0, v00000234e7a5f6c0_0;  alias, 1 drivers
v00000234e7a65810_0 .net "mem_read", 0 0, v00000234e7a5ef40_0;  alias, 1 drivers
v00000234e7a64f50_0 .net "wdata_to_reg_file", 31 0, v00000234e7a66990_0;  alias, 1 drivers
S_00000234e7a606d0 .scope module, "wb_mux" "MUX_2x1" 28 13, 29 1 0, S_00000234e7a60ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v00000234e7a5e720_0 .net "ina", 31 0, v00000234e7a5e7c0_0;  alias, 1 drivers
v00000234e7a662b0_0 .net "inb", 31 0, v00000234e7a5f6c0_0;  alias, 1 drivers
v00000234e7a66990_0 .var "out", 31 0;
v00000234e7a65ef0_0 .net "sel", 0 0, v00000234e7a5ef40_0;  alias, 1 drivers
E_00000234e79df4e0 .event anyedge, v00000234e7a5ef40_0, v00000234e7a5e7c0_0, v00000234e7a5f6c0_0;
    .scope S_00000234e7868510;
T_0 ;
    %wait E_00000234e79e00a0;
    %load/vec4 v00000234e7a4b8e0_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000234e7a4c380_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000234e7a4b7a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v00000234e7a4c2e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v00000234e7a4c2e0_0;
    %load/vec4 v00000234e7a4a580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000234e7a4c380_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000234e7a4b3e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.9, 10;
    %load/vec4 v00000234e7a4ada0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v00000234e7a4ada0_0;
    %load/vec4 v00000234e7a4a580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000234e7a4c380_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000234e7a4c380_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000234e7868510;
T_1 ;
    %wait E_00000234e79df6e0;
    %load/vec4 v00000234e7a4b8e0_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_1.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4b8e0_0;
    %cmpi/e 76, 0, 7;
    %flag_or 4, 8;
T_1.9;
    %jmp/1 T_1.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4b8e0_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_1.8;
    %jmp/1 T_1.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4b8e0_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_1.7;
    %jmp/1 T_1.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4b8e0_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_1.6;
    %jmp/1 T_1.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4b8e0_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_1.5;
    %jmp/1 T_1.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4b8e0_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
T_1.4;
    %jmp/1 T_1.3, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4b8e0_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_1.3;
    %jmp/1 T_1.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4b8e0_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_1.2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000234e7a4b840_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000234e7a4b8e0_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000234e7a4b840_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v00000234e7a4b7a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.15, 10;
    %load/vec4 v00000234e7a4c2e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v00000234e7a4c2e0_0;
    %load/vec4 v00000234e7a4b340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000234e7a4b840_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v00000234e7a4b3e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.19, 10;
    %load/vec4 v00000234e7a4ada0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.18, 9;
    %load/vec4 v00000234e7a4ada0_0;
    %load/vec4 v00000234e7a4b340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000234e7a4b840_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000234e7a4b840_0, 0;
T_1.17 ;
T_1.13 ;
T_1.11 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000234e7868510;
T_2 ;
    %wait E_00000234e79dffe0;
    %load/vec4 v00000234e7a4b7a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v00000234e7a4c2e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v00000234e7a4c2e0_0;
    %load/vec4 v00000234e7a4b340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000234e7a4bd40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000234e7a4b3e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v00000234e7a4ada0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v00000234e7a4ada0_0;
    %load/vec4 v00000234e7a4b340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000234e7a4bd40_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000234e7a4bd40_0, 0;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000234e7a59050;
T_3 ;
    %wait E_00000234e79df4a0;
    %load/vec4 v00000234e7a5ce20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v00000234e7a5d500_0;
    %assign/vec4 v00000234e7a5c6a0_0, 0;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v00000234e7a5bca0_0;
    %assign/vec4 v00000234e7a5c6a0_0, 0;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v00000234e7a5d5a0_0;
    %assign/vec4 v00000234e7a5c6a0_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v00000234e7a5c560_0;
    %assign/vec4 v00000234e7a5c6a0_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v00000234e7a5ddc0_0;
    %assign/vec4 v00000234e7a5c6a0_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v00000234e7a5bd40_0;
    %assign/vec4 v00000234e7a5c6a0_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v00000234e7a5bde0_0;
    %assign/vec4 v00000234e7a5c6a0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v00000234e7a5cc40_0;
    %assign/vec4 v00000234e7a5c6a0_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000234e7a586f0;
T_4 ;
    %wait E_00000234e79df7e0;
    %load/vec4 v00000234e7a5d140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000234e7a5d460_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000234e7a5d1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000234e7a5c880_0;
    %assign/vec4 v00000234e7a5d460_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000234e7a58880;
T_5 ;
    %pushi/vec4 536936548, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 2885746689, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 538968187, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 2890006530, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 2892234656, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 6430754, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 8527906, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 6432803, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 2240545, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 12726306, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 872920694, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 2886139908, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 14893092, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 822673440, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 961282047, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 896270402, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 963444802, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 684096, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 948354, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 2261034, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 4294698, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 17403946, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 19437610, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 38969383, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 41134119, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 538312726, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 2350252036, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 584515584, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 385220610, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 201326630, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 588840961, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 134217768, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 538443800, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5e2c0, 0, 4;
    %end;
    .thread T_5;
    .scope S_00000234e7a58a10;
T_6 ;
    %wait E_00000234e79df3a0;
    %load/vec4 v00000234e7a5ca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000234e7a5cce0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000234e7a5d640_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000234e7a5da00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000234e7a5dd20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000234e7a5c4c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000234e7a5df00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000234e7a5daa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000234e7a5e400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000234e7a5d3c0_0;
    %assign/vec4 v00000234e7a5c4c0_0, 0;
    %load/vec4 v00000234e7a5d6e0_0;
    %assign/vec4 v00000234e7a5df00_0, 0;
    %load/vec4 v00000234e7a5d3c0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000234e7a5d3c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000234e7a5cce0_0, 0;
    %load/vec4 v00000234e7a5d3c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000234e7a5da00_0, 0;
    %load/vec4 v00000234e7a5d3c0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000234e7a5dd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000234e7a5d3c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 7;
    %jmp/1 T_6.10, 4;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000234e7a5d3c0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_6.10;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v00000234e7a5d3c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000234e7a5d640_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v00000234e7a5d3c0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000234e7a5d640_0, 0;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000234e7a5d3c0_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000234e7a5cce0_0, 0;
    %load/vec4 v00000234e7a5d3c0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000234e7a5d640_0, 0;
    %load/vec4 v00000234e7a5d3c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000234e7a5da00_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000234e7a5d3c0_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000234e7a5dd20_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v00000234e7a5d3c0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000234e7a5dd20_0, 0;
T_6.12 ;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000234e7a5cce0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000234e7a5d640_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000234e7a5da00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000234e7a5dd20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000234e7a5c4c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000234e7a5df00_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000234e7a58ec0;
T_7 ;
    %wait E_00000234e79df7e0;
    %load/vec4 v00000234e7a5afe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000234e7a5b8a0_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000234e7a5b8a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000234e7a5b8a0_0;
    %store/vec4a v00000234e7a5a2c0, 4, 0;
    %load/vec4 v00000234e7a5b8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000234e7a5b8a0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000234e7a59e60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.6, 4;
    %load/vec4 v00000234e7a5b9e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v00000234e7a5a400_0;
    %load/vec4 v00000234e7a59e60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5a2c0, 0, 4;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5a2c0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000234e7a58ec0;
T_8 ;
    %delay 20004, 0;
    %vpi_call 19 43 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000234e7a58ba0;
    %jmp t_0;
    .scope S_00000234e7a58ba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000234e7a5b260_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000234e7a5b260_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v00000234e7a5b260_0;
    %load/vec4a v00000234e7a5a2c0, 4;
    %ix/getv/s 4, v00000234e7a5b260_0;
    %load/vec4a v00000234e7a5a2c0, 4;
    %vpi_call 19 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v00000234e7a5b260_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v00000234e7a5b260_0;
    %addi 1, 0, 32;
    %store/vec4 v00000234e7a5b260_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_00000234e7a58ec0;
t_0 %join;
    %end;
    .thread T_8;
    .scope S_00000234e7a58d30;
T_9 ;
    %wait E_00000234e79dfc60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000234e7a4e930_0, 0, 32;
    %load/vec4 v00000234e7a4ea70_0;
    %cmpi/e 0, 0, 7;
    %jmp/1 T_9.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4ea70_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_9.2;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000234e7a4e9d0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000234e7a4e930_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000234e7a4ea70_0;
    %parti/s 1, 6, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v00000234e7a4ea70_0;
    %cmpi/e 76, 0, 7;
    %jmp/1 T_9.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4ea70_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_9.8;
    %jmp/1 T_9.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4ea70_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_9.7;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000234e7a4e9d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000234e7a4e930_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v00000234e7a4ea70_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_9.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4ea70_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_9.11;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000234e7a4e9d0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000234e7a4e930_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v00000234e7a4ea70_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_9.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4ea70_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_9.18;
    %jmp/1 T_9.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4ea70_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_9.17;
    %jmp/1 T_9.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4ea70_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 8;
T_9.16;
    %jmp/1 T_9.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4ea70_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_9.15;
    %jmp/1 T_9.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4ea70_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_9.14;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v00000234e7a4e9d0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000234e7a4e9d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000234e7a4e930_0, 0;
T_9.12 ;
T_9.10 ;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000234e7851ed0;
T_10 ;
    %wait E_00000234e79dfca0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v00000234e7a4e570_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000234e7a4e750_0, 0;
    %assign/vec4 v00000234e7a4d8f0_0, 0;
    %load/vec4 v00000234e7a4e7f0_0;
    %cmpi/e 8, 0, 7;
    %jmp/1 T_10.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000234e7a4e7f0_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 9;
T_10.5;
    %jmp/1 T_10.4, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000234e7a4e7f0_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 9;
T_10.4;
    %jmp/1 T_10.3, 4;
    %flag_mov 9, 4;
    %load/vec4 v00000234e7a4e7f0_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 9;
T_10.3;
    %flag_get/vec4 4;
    %jmp/1 T_10.2, 4;
    %load/vec4 v00000234e7a4e7f0_0;
    %pushi/vec4 66, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000234e7a4d8f0_0, 0;
T_10.0 ;
    %load/vec4 v00000234e7a4e7f0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000234e7a4e750_0, 0;
T_10.6 ;
    %load/vec4 v00000234e7a4e7f0_0;
    %cmpi/e 107, 0, 7;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000234e7a4e570_0, 0;
T_10.8 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000234e784cfb0;
T_11 ;
    %wait E_00000234e79df8e0;
    %load/vec4 v00000234e7a4ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000234e7a4e390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000234e7a4ee30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234e7a4d990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000234e7a4e890_0, 0;
T_11.0 ;
    %load/vec4 v00000234e7a4e2f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.5, 10;
    %load/vec4 v00000234e7a4e430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v00000234e7a4e4d0_0;
    %load/vec4 v00000234e7a4e430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_11.6, 4;
    %load/vec4 v00000234e7a4d850_0;
    %load/vec4 v00000234e7a4e430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_11.6;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234e7a4e390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234e7a4ee30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234e7a4d990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000234e7a4e890_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v00000234e7a4d0d0_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_11.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234e7a4e390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000234e7a4ee30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000234e7a4d990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234e7a4e890_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v00000234e7a4d0d0_0;
    %cmpi/e 68, 0, 7;
    %jmp/1 T_11.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234e7a4d0d0_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_11.11;
    %jmp/0xz  T_11.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000234e7a4e390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000234e7a4ee30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234e7a4d990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234e7a4e890_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000234e7a4e390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000234e7a4ee30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234e7a4d990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234e7a4e890_0, 0;
T_11.10 ;
T_11.8 ;
T_11.3 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000234e788d6f0;
T_12 ;
    %wait E_00000234e79df3a0;
    %load/vec4 v00000234e7a4da30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v00000234e7a4a940_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000234e7a4bb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000234e7a4a9e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a4bac0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a4ab20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a4a760_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a4bde0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a4a8a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a4ba20_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a4ac60_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a4abc0_0, 0;
    %assign/vec4 v00000234e7a4b660_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000234e7a4ad00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000234e7a4b020_0;
    %assign/vec4 v00000234e7a4b660_0, 0;
    %load/vec4 v00000234e7a4dad0_0;
    %assign/vec4 v00000234e7a4abc0_0, 0;
    %load/vec4 v00000234e7a4dfd0_0;
    %assign/vec4 v00000234e7a4ac60_0, 0;
    %load/vec4 v00000234e7a4c060_0;
    %assign/vec4 v00000234e7a4ba20_0, 0;
    %load/vec4 v00000234e7a4be80_0;
    %assign/vec4 v00000234e7a4a8a0_0, 0;
    %load/vec4 v00000234e7a4bc00_0;
    %assign/vec4 v00000234e7a4bde0_0, 0;
    %load/vec4 v00000234e7a4ae40_0;
    %assign/vec4 v00000234e7a4a760_0, 0;
    %load/vec4 v00000234e7a4e070_0;
    %assign/vec4 v00000234e7a4ab20_0, 0;
    %load/vec4 v00000234e7a4ef70_0;
    %assign/vec4 v00000234e7a4bac0_0, 0;
    %load/vec4 v00000234e7a4b0c0_0;
    %assign/vec4 v00000234e7a4a9e0_0, 0;
    %load/vec4 v00000234e7a4bca0_0;
    %assign/vec4 v00000234e7a4bb60_0, 0;
    %load/vec4 v00000234e7a4b160_0;
    %assign/vec4 v00000234e7a4a940_0, 0;
    %load/vec4 v00000234e7a4be80_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000234e7a4b480_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 217;
    %split/vec4 32;
    %assign/vec4 v00000234e7a4b480_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000234e7a4a940_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000234e7a4bb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000234e7a4a9e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a4bac0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a4ab20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a4a760_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a4bde0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a4a8a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a4ba20_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a4ac60_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a4abc0_0, 0;
    %assign/vec4 v00000234e7a4b660_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000234e789ec00;
T_13 ;
    %wait E_00000234e79dff20;
    %load/vec4 v00000234e7a480e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v00000234e7a499e0_0;
    %assign/vec4 v00000234e7a48f40_0, 0;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v00000234e7a49d00_0;
    %assign/vec4 v00000234e7a48f40_0, 0;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v00000234e7a48040_0;
    %assign/vec4 v00000234e7a48f40_0, 0;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v00000234e7a49bc0_0;
    %assign/vec4 v00000234e7a48f40_0, 0;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000234e789b550;
T_14 ;
    %wait E_00000234e79e00e0;
    %load/vec4 v00000234e7a47fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.8;
T_14.0 ;
    %load/vec4 v00000234e7a48ea0_0;
    %assign/vec4 v00000234e7a48e00_0, 0;
    %jmp T_14.8;
T_14.1 ;
    %load/vec4 v00000234e7a48fe0_0;
    %assign/vec4 v00000234e7a48e00_0, 0;
    %jmp T_14.8;
T_14.2 ;
    %load/vec4 v00000234e7a489a0_0;
    %assign/vec4 v00000234e7a48e00_0, 0;
    %jmp T_14.8;
T_14.3 ;
    %load/vec4 v00000234e7a49b20_0;
    %assign/vec4 v00000234e7a48e00_0, 0;
    %jmp T_14.8;
T_14.4 ;
    %load/vec4 v00000234e7a49260_0;
    %assign/vec4 v00000234e7a48e00_0, 0;
    %jmp T_14.8;
T_14.5 ;
    %load/vec4 v00000234e7a49580_0;
    %assign/vec4 v00000234e7a48e00_0, 0;
    %jmp T_14.8;
T_14.6 ;
    %load/vec4 v00000234e7a482c0_0;
    %assign/vec4 v00000234e7a48e00_0, 0;
    %jmp T_14.8;
T_14.7 ;
    %load/vec4 v00000234e7a49440_0;
    %assign/vec4 v00000234e7a48e00_0, 0;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000234e789ea70;
T_15 ;
    %wait E_00000234e79df9e0;
    %load/vec4 v00000234e7a464b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %jmp T_15.10;
T_15.0 ;
    %load/vec4 v00000234e7a46410_0;
    %pad/u 33;
    %load/vec4 v00000234e7a47e60_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000234e7a48ae0_0, 0;
    %assign/vec4 v00000234e7a48220_0, 0;
    %jmp T_15.10;
T_15.1 ;
    %load/vec4 v00000234e7a46410_0;
    %pad/u 33;
    %load/vec4 v00000234e7a47e60_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000234e7a48ae0_0, 0;
    %assign/vec4 v00000234e7a48220_0, 0;
    %jmp T_15.10;
T_15.2 ;
    %load/vec4 v00000234e7a46410_0;
    %pad/u 33;
    %load/vec4 v00000234e7a47e60_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000234e7a48ae0_0, 0;
    %assign/vec4 v00000234e7a48220_0, 0;
    %jmp T_15.10;
T_15.3 ;
    %load/vec4 v00000234e7a46410_0;
    %pad/u 33;
    %load/vec4 v00000234e7a47e60_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000234e7a48ae0_0, 0;
    %assign/vec4 v00000234e7a48220_0, 0;
    %jmp T_15.10;
T_15.4 ;
    %load/vec4 v00000234e7a46410_0;
    %pad/u 33;
    %load/vec4 v00000234e7a47e60_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000234e7a48ae0_0, 0;
    %assign/vec4 v00000234e7a48220_0, 0;
    %jmp T_15.10;
T_15.5 ;
    %load/vec4 v00000234e7a46410_0;
    %pad/u 33;
    %load/vec4 v00000234e7a47e60_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000234e7a48ae0_0, 0;
    %assign/vec4 v00000234e7a48220_0, 0;
    %jmp T_15.10;
T_15.6 ;
    %load/vec4 v00000234e7a47e60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_15.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.12, 8;
T_15.11 ; End of true expr.
    %load/vec4 v00000234e7a48220_0;
    %load/vec4 v00000234e7a47e60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000234e7a46410_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000234e7a47e60_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000234e7a47e60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_15.12, 8;
 ; End of false expr.
    %blend;
T_15.12;
    %assign/vec4 v00000234e7a48220_0, 0;
    %load/vec4 v00000234e7a46410_0;
    %ix/getv 4, v00000234e7a47e60_0;
    %shiftl 4;
    %assign/vec4 v00000234e7a48ae0_0, 0;
    %jmp T_15.10;
T_15.7 ;
    %load/vec4 v00000234e7a47e60_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_15.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.14, 8;
T_15.13 ; End of true expr.
    %load/vec4 v00000234e7a48220_0;
    %load/vec4 v00000234e7a47e60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000234e7a46410_0;
    %load/vec4 v00000234e7a47e60_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000234e7a47e60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_15.14, 8;
 ; End of false expr.
    %blend;
T_15.14;
    %assign/vec4 v00000234e7a48220_0, 0;
    %load/vec4 v00000234e7a46410_0;
    %ix/getv 4, v00000234e7a47e60_0;
    %shiftr 4;
    %assign/vec4 v00000234e7a48ae0_0, 0;
    %jmp T_15.10;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234e7a48220_0, 0;
    %load/vec4 v00000234e7a46410_0;
    %load/vec4 v00000234e7a47e60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.16, 8;
T_15.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.16, 8;
 ; End of false expr.
    %blend;
T_15.16;
    %assign/vec4 v00000234e7a48ae0_0, 0;
    %jmp T_15.10;
T_15.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234e7a48220_0, 0;
    %load/vec4 v00000234e7a47e60_0;
    %load/vec4 v00000234e7a46410_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.18, 8;
T_15.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.18, 8;
 ; End of false expr.
    %blend;
T_15.18;
    %assign/vec4 v00000234e7a48ae0_0, 0;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000234e7a49e20;
T_16 ;
    %wait E_00000234e79df320;
    %load/vec4 v00000234e7a49760_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 7;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 106, 0, 7;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 7;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %jmp T_16.22;
T_16.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000234e7a48180_0, 0;
    %jmp T_16.22;
T_16.22 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000234e789b6e0;
T_17 ;
    %wait E_00000234e79dff60;
    %load/vec4 v00000234e7a48400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v00000234e7a48a40_0;
    %assign/vec4 v00000234e7a49300_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v00000234e7a48360_0;
    %assign/vec4 v00000234e7a49300_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v00000234e7a48680_0;
    %assign/vec4 v00000234e7a49300_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v00000234e7a48cc0_0;
    %assign/vec4 v00000234e7a49300_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000234e786bd90;
T_18 ;
    %wait E_00000234e79df3a0;
    %load/vec4 v00000234e7a46370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v00000234e7a45d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000234e7a45ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000234e7a45970_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000234e7a45bf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a45c90_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a45f10_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a46190_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a45dd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a46b90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a47130_0, 0;
    %assign/vec4 v00000234e7a476d0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000234e7a46730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v00000234e7a47310_0;
    %assign/vec4 v00000234e7a476d0_0, 0;
    %load/vec4 v00000234e7a469b0_0;
    %assign/vec4 v00000234e7a45dd0_0, 0;
    %load/vec4 v00000234e7a460f0_0;
    %assign/vec4 v00000234e7a46190_0, 0;
    %load/vec4 v00000234e7a46050_0;
    %assign/vec4 v00000234e7a45f10_0, 0;
    %load/vec4 v00000234e7a46ff0_0;
    %assign/vec4 v00000234e7a45c90_0, 0;
    %load/vec4 v00000234e7a45b50_0;
    %assign/vec4 v00000234e7a45bf0_0, 0;
    %load/vec4 v00000234e7a474f0_0;
    %assign/vec4 v00000234e7a45970_0, 0;
    %load/vec4 v00000234e7a47590_0;
    %assign/vec4 v00000234e7a45ab0_0, 0;
    %load/vec4 v00000234e7a45a10_0;
    %assign/vec4 v00000234e7a45d30_0, 0;
    %load/vec4 v00000234e7a46eb0_0;
    %assign/vec4 v00000234e7a47130_0, 0;
    %load/vec4 v00000234e7a47450_0;
    %assign/vec4 v00000234e7a46b90_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v00000234e7a45d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000234e7a45ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000234e7a45970_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000234e7a45bf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a45c90_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a45f10_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a46190_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a45dd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a46b90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a47130_0, 0;
    %assign/vec4 v00000234e7a476d0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000234e7a614e0;
T_19 ;
    %wait E_00000234e79df520;
    %load/vec4 v00000234e7a5d8c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v00000234e7a5d820_0;
    %ix/getv 3, v00000234e7a5c380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000234e7a5efe0, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_00000234e7a614e0;
T_20 ;
    %wait E_00000234e79df520;
    %ix/getv 4, v00000234e7a5c380_0;
    %load/vec4a v00000234e7a5efe0, 4;
    %assign/vec4 v00000234e7a5c7e0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_00000234e7a614e0;
T_21 ;
    %delay 20004, 0;
    %vpi_call 26 27 "$display", "Data Memory Content : " {0 0 0};
    %fork t_3, S_00000234e7a611c0;
    %jmp t_2;
    .scope S_00000234e7a611c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000234e7a5c240_0, 0, 32;
T_21.0 ;
    %load/vec4 v00000234e7a5c240_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_21.1, 5;
    %ix/getv/s 4, v00000234e7a5c240_0;
    %load/vec4a v00000234e7a5efe0, 4;
    %vpi_call 26 29 "$display", "Mem[%d] = %d", &PV<v00000234e7a5c240_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000234e7a5c240_0;
    %addi 1, 0, 32;
    %store/vec4 v00000234e7a5c240_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .scope S_00000234e7a614e0;
t_2 %join;
    %end;
    .thread T_21;
    .scope S_00000234e7a61800;
T_22 ;
    %wait E_00000234e79df3a0;
    %load/vec4 v00000234e7a5f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v00000234e7a5e680_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000234e7a5e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000234e7a5f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000234e7a5ef40_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000234e7a5eea0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a5f800_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a5f440_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a5e540_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a5f6c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a5f260_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a5fb20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a5f080_0, 0;
    %assign/vec4 v00000234e7a5e7c0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000234e7a5f9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v00000234e7a5e4a0_0;
    %assign/vec4 v00000234e7a5e7c0_0, 0;
    %load/vec4 v00000234e7a5ee00_0;
    %assign/vec4 v00000234e7a5f260_0, 0;
    %load/vec4 v00000234e7a5fa80_0;
    %assign/vec4 v00000234e7a5f6c0_0, 0;
    %load/vec4 v00000234e7a5ed60_0;
    %assign/vec4 v00000234e7a5e540_0, 0;
    %load/vec4 v00000234e7a5f1c0_0;
    %assign/vec4 v00000234e7a5f440_0, 0;
    %load/vec4 v00000234e7a5f940_0;
    %assign/vec4 v00000234e7a5f800_0, 0;
    %load/vec4 v00000234e7a5f620_0;
    %assign/vec4 v00000234e7a5eea0_0, 0;
    %load/vec4 v00000234e7a5f3a0_0;
    %assign/vec4 v00000234e7a5ef40_0, 0;
    %load/vec4 v00000234e7a5ec20_0;
    %assign/vec4 v00000234e7a5f580_0, 0;
    %load/vec4 v00000234e7a5ecc0_0;
    %assign/vec4 v00000234e7a5e860_0, 0;
    %load/vec4 v00000234e7a5eb80_0;
    %assign/vec4 v00000234e7a5f080_0, 0;
    %load/vec4 v00000234e7a5f120_0;
    %assign/vec4 v00000234e7a5fb20_0, 0;
    %load/vec4 v00000234e7a5f620_0;
    %cmpi/e 127, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_22.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_22.5, 8;
T_22.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.5, 8;
 ; End of false expr.
    %blend;
T_22.5;
    %assign/vec4 v00000234e7a5e680_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v00000234e7a5e680_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000234e7a5e860_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000234e7a5f580_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000234e7a5ef40_0, 0;
    %split/vec4 7;
    %assign/vec4 v00000234e7a5eea0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a5f800_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a5f440_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000234e7a5e540_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a5f6c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a5f260_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a5fb20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000234e7a5f080_0, 0;
    %assign/vec4 v00000234e7a5e7c0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000234e7a606d0;
T_23 ;
    %wait E_00000234e79df4e0;
    %load/vec4 v00000234e7a65ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %jmp T_23.2;
T_23.0 ;
    %load/vec4 v00000234e7a5e720_0;
    %assign/vec4 v00000234e7a66990_0, 0;
    %jmp T_23.2;
T_23.1 ;
    %load/vec4 v00000234e7a662b0_0;
    %assign/vec4 v00000234e7a66990_0, 0;
    %jmp T_23.2;
T_23.2 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000234e79f0c60;
T_24 ;
    %wait E_00000234e79df3a0;
    %load/vec4 v00000234e7a68290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000234e7a68510_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000234e7a68510_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000234e7a68510_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00000234e79ee060;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000234e7a67930_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_00000234e79ee060;
T_26 ;
    %delay 1, 0;
    %load/vec4 v00000234e7a679d0_0;
    %inv;
    %assign/vec4 v00000234e7a679d0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_00000234e79ee060;
T_27 ;
    %vpi_call 2 46 "$dumpfile", "./Program/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234e7a679d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000234e7a67930_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000234e7a67930_0, 0, 1;
    %delay 20001, 0;
    %load/vec4 v00000234e7a68470_0;
    %addi 1, 0, 32;
    %vpi_call 2 55 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    "../PL_CPU_FPGA/PL_CPU_FPGA/PL_CPU_sim.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//CPU5STAGE.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//exception_detect_unit.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//opcodes.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//EX_MEM_buffer.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//EX_stage.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//ALU.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//ALU_OPER.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//MUX_4x1.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//MUX_8x1.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//forward_unit.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//ID_EX_buffer.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//ID_stage.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//BranchResolver.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//StallDetectionUnit.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//control_unit.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//Immed_Gen_unit.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//REG_FILE.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//IF_ID_buffer.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//IF_stage.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//IM.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//Branch_or_Jump_TargGen.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//PC_register.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//MEM_stage.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//DM.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//MEM_WB_buffer.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//WB_stage.v";
    "../PL_CPU_FPGA/PL_CPU_FPGA//MUX_2x1.v";
