$date
	Tue Nov  4 20:47:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_0_to_999_tb $end
$var wire 10 ! count [9:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 10 $ count [9:0] $end
$upscope $end
$upscope $end
$scope module shift_count_reg_tb $end
$var wire 4 % q [3:0] $end
$var reg 1 & clk $end
$var reg 1 ' count_ena $end
$var reg 1 ( data $end
$var reg 1 ) shift_ena $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 1 ' count_ena $end
$var wire 1 ( data $end
$var wire 1 ) shift_ena $end
$var reg 4 * q [3:0] $end
$upscope $end
$upscope $end
$scope module tb_sequence_detector_1101 $end
$var wire 1 + start_shifting $end
$var reg 1 , clk $end
$var reg 1 - data $end
$var reg 1 . reset $end
$scope module fsm $end
$var wire 1 , clk $end
$var wire 1 - data $end
$var wire 1 . reset $end
$var parameter 3 / S0 $end
$var parameter 3 0 S1 $end
$var parameter 3 1 S2 $end
$var parameter 3 2 S3 $end
$var parameter 3 3 S4 $end
$var reg 3 4 next_state [2:0] $end
$var reg 1 + start_shifting $end
$var reg 3 5 state [2:0] $end
$upscope $end
$upscope $end
$scope module top_fsm_tb $end
$var wire 1 6 done $end
$var wire 1 7 counting $end
$var reg 1 8 ack $end
$var reg 1 9 clk $end
$var reg 1 : data $end
$var reg 1 ; reset $end
$scope module FSM $end
$var wire 1 8 ack $end
$var wire 1 9 clk $end
$var wire 1 < counter_done $end
$var wire 1 : data $end
$var wire 1 ; reset $end
$var wire 1 = start_shifting $end
$var wire 1 6 done $end
$var wire 4 > delay [3:0] $end
$var wire 1 7 counting $end
$var parameter 2 ? S_COUNT $end
$var parameter 2 @ S_DONE $end
$var parameter 2 A S_IDLE $end
$var parameter 2 B S_SHIFT $end
$var reg 1 C count_ena $end
$var reg 4 D delay_reg [3:0] $end
$var reg 2 E next_state [1:0] $end
$var reg 4 F repeat_cnt [3:0] $end
$var reg 2 G shift_counter [1:0] $end
$var reg 1 H shift_ena $end
$var reg 2 I state [1:0] $end
$scope module cnt_1k $end
$var wire 1 9 clk $end
$var wire 1 J reset $end
$var reg 10 K count [9:0] $end
$upscope $end
$scope module seq_det $end
$var wire 1 9 clk $end
$var wire 1 : data $end
$var wire 1 ; reset $end
$var parameter 3 L S0 $end
$var parameter 3 M S1 $end
$var parameter 3 N S2 $end
$var parameter 3 O S3 $end
$var parameter 3 P S4 $end
$var reg 3 Q next_state [2:0] $end
$var reg 1 = start_shifting $end
$var reg 3 R state [2:0] $end
$upscope $end
$scope module shift_reg $end
$var wire 1 9 clk $end
$var wire 1 C count_ena $end
$var wire 1 : data $end
$var wire 1 H shift_ena $end
$var reg 4 S q [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 P
b11 O
b10 N
b1 M
b0 L
b1 B
b0 A
b11 @
b10 ?
b100 3
b11 2
b10 1
b1 0
b0 /
$end
#0
$dumpvars
bx S
bx R
bx Q
b0 K
1J
bx I
0H
bx G
bx F
b0 E
bx D
0C
bx >
x=
0<
1;
0:
19
08
x7
x6
bx 5
b0 4
1.
0-
0,
x+
bx *
1)
1(
0'
0&
bx %
b0 $
0#
0"
b0 !
$end
#5000
0+
b0 5
bx1 %
bx1 *
b1 !
b1 $
09
1,
1&
1"
#10000
b0 R
07
06
b0 I
b1 Q
19
0,
0&
0"
1:
0;
0.
0(
#15000
bx10 %
bx10 *
b10 !
b10 $
09
1,
1&
1"
#20000
b0 Q
b1 4
19
0,
0&
0"
0:
1-
1(
#25000
b10 4
b1 5
bx101 %
bx101 *
b11 !
b11 $
09
1,
1&
1"
#30000
b0 4
19
0,
0&
0"
0-
#35000
b0 5
b1011 %
b1011 *
b100 !
b100 $
09
1,
1&
1"
#40000
b1 R
b1 4
b10 Q
19
0,
0&
0"
1-
0)
1:
#45000
b10 4
b1 5
b101 !
b101 $
09
1,
1&
1"
#50000
b10 R
19
0,
0&
0"
#55000
b10 5
b110 !
b110 $
09
1,
1&
1"
#60000
b11 R
b0 Q
19
0,
0&
0"
0:
#65000
b111 !
b111 $
09
1,
1&
1"
#70000
b1 E
1=
b0 R
b1 Q
19
0,
0&
0"
1:
#75000
b1000 !
b1000 $
09
1,
1&
1"
#80000
1H
b1 I
b0 Q
19
0,
0&
0"
0:
#85000
b1001 !
b1001 $
09
1,
1&
1"
#90000
1H
bx0 >
bx0 S
b0 G
b11 4
19
0,
0&
0"
0-
1'
#95000
b0 4
b11 5
b1010 %
b1010 *
b1010 !
b1010 $
09
1,
1&
1"
#100000
1H
b1 G
bx00 >
bx00 S
b100 4
19
0,
0&
0"
1-
#105000
b1 4
1+
b0 5
b1001 %
b1001 *
b1011 !
b1011 $
09
1,
1&
1"
#110000
1H
b1 R
bx001 >
bx001 S
b10 G
b10 Q
19
0,
0&
0"
1:
#115000
b10 4
b1 5
b1000 %
b1000 *
b1100 !
b1100 $
09
1,
1&
1"
#120000
b10 E
1H
b11 G
b11 >
b11 S
b10 R
b0 4
19
0,
0&
0"
0-
#125000
b0 5
b111 %
b111 *
b1101 !
b1101 $
09
1,
1&
1"
#130000
0J
1C
0H
b111 >
b111 S
b11 D
17
b10 I
19
0,
0&
0"
1#
#135000
b110 %
b110 *
b0 !
b0 $
09
1,
1&
1"
#140000
b1 K
b110 >
b110 S
b1 4
19
0,
0&
0"
0#
1.
1-
