module blah(a, b, c);

input a;
output b;
output c;

wire [7:0] q;

endmodule
