# Emma Stensland's Portfolio

Welcome! This portfolio highlights my favorite projects, with links to repositories and detailed reports.

---

## ğŸ“š Table of Contents

- [ğŸ›¡ï¸ Security Projects](#-security-projects)  
- [âš¡ Hardware Systems](#-hardware-systems)
- [ğŸ’¥ Other Projects & Media](#-other-projects--media)
- [ğŸ“¬ Contact](#-contact)

---

## ğŸ›¡ï¸ Security Projects

### ğŸ”€ [TRNG on FPGA](https://github.com/stenslae/FPGA_TRNG)

Custom True Random Number Generator implemented on an SoC FPGA.

- **Technologies:** VHDL, MURO ring oscillators, Von Neumann correction, LFSR whitening, Linux userspace & kernel drivers, NIST STS validation
- **Skills:** hardware entropy extraction, cryptographically secure design, statistical validation
- **Results:** Produced a fully validated TRNG IP core with provable statistical randomness
- **[Full Report](https://github.com/stenslae/FPGA_TRNG/blob/main/docs/trng.md)**

**System Diagram:**

![TRNG System Diagram](assets/TRNG_DIAGRAM.png)

### ğŸŒŒ [Pulsar Side-Channel Analysis](https://github.com/stenslae/PulsarSideChannel)

Simulated EM side-channel attacks on pulsar-like signals, including scrambling, leakage analysis, & seed recovery.

- **Technologies:** MATLAB/Octave, Fourier & Hilbert transforms, PRNG-based scrambling, signal processing
- **Skills:** side-channel analysis, spectral fingerprinting, envelope detection, brute-force seed recovery, SNR/noise handling
- **Results:** Demonstrated effective seed recovery under varied noise conditions and analyzed leakage metrics
- **[Full Report](https://github.com/stenslae/PulsarSideChannel/blob/main/pulsar_report.md)**
  
---

## ğŸ”Œ Hardware Systems

### â˜¢ï¸ [3 Input Test Board](https://github.com/stenslae/3InputTestBoard)

Analog PCB for silicon strip detector readout and characterization.

- **Technologies:** Altium, LTSpice, Analog Circuit Design, Soldering
- **Skills:** analog filtering, shielding
- **Impact:** Successfully routed 3-channel analog front-end and made a usage guide for live radiation testing
- **[Full Report](https://github.com/stenslae/3InputTestBoard/blob/main/Docs/quackems_test_board_operation.pdf)**

**Board Image:**

![Test Altium Layout](assets/QUACK_TEST.png)

### ğŸ› ï¸ [Instrument Simulator for REAL Flatsat](https://github.com/stenslae/InstrumentSim)  
- Teensy 4.1 simulator for cubesat instrument telemetry.  
- **Technologies**: C/C++, Teensy, UART  
- **Key Features**: command packet processing (CCSDS), CRC-16, telemetry output, robust OBC testing
- **Results:** Enables hardware-in-the-loop testing

### âš¡ Detector Data Acquisition *(Coming Soon)*

Multi-board DAQ system for silicon strip detectors on a potential cubesat instrument.

- **Technologies:** FPGA, 8-channel 16-bit ADCs, custom differential ZCD & peak follower
- **Skills:** high-speed analog design, synchronized data acquisition
- **Results:** 200 kHz bandwidth, 20 mVâ€“5 V dynamic range

**Top Level Analog Schematic:**

![Top Level](assets/QUACK_DAQ.png)

**Analog Signal Processing Schematic:**

![Analog Signal Processing](assets/QUACK_DAQ_B.png)

---

## ğŸ’¥ Other Projects & Media

### ğŸ¥ [Firmware & Embedded Security Video](https://youtu.be/J5bsz8OYWcQ)

Video essay explaining firmware/embedded security topics.

- **Skills:** hardware root of trust, multi-stage boot verification, local & remote attestation, OTA security practices

---

## ğŸ“¬ Contact

Feel free to reach out:  

- ğŸ“§ **Email**: [emma@stensland.com](mailto:emma@stensland.com)
