// Seed: 1879921306
module module_0 (
    output wire id_0,
    input wor id_1,
    output wand id_2,
    output supply0 id_3,
    input supply1 id_4
);
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    output supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input wor id_6,
    input wor id_7,
    input tri0 id_8,
    output wand id_9,
    output tri0 id_10,
    input wand id_11
    , id_13
);
  logic id_14;
  wire  id_15;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_9,
      id_5,
      id_4
  );
  assign modCall_1.id_3 = 0;
  assign id_2 = 1'b0;
  assign id_13 = id_8 - id_15;
  xor primCall (id_9, id_4, id_13, id_8, id_14, id_11, id_7, id_6, id_15, id_3);
endmodule
