{"vcs1":{"timestamp_begin":1769429538.874663086, "rt":7.34, "ut":7.09, "st":0.18}}
{"vcselab":{"timestamp_begin":1769429546.268745194, "rt":0.31, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769429546.613027665, "rt":0.22, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769429538.619929892}
{"VCS_COMP_START_TIME": 1769429538.619929892}
{"VCS_COMP_END_TIME": 1769429546.881004347}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 351688}}
{"vcselab": {"peak_mem": 173708}}
