// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _to_double_HH_
#define _to_double_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "astroSim_dmul_64ndEe.h"
#include "astroSim_sitodp_6eOg.h"
#include "astroSim_mux_164_cud.h"

namespace ap_rtl {

struct to_double : public sc_module {
    // Port declarations 168
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > p_int_0_x_read;
    sc_in< sc_lv<64> > p_int_1_x_read;
    sc_in< sc_lv<64> > p_int_2_x_read;
    sc_in< sc_lv<64> > p_int_3_x_read;
    sc_in< sc_lv<64> > p_int_4_x_read;
    sc_in< sc_lv<64> > p_int_5_x_read;
    sc_in< sc_lv<64> > p_int_6_x_read;
    sc_in< sc_lv<64> > p_int_7_x_read;
    sc_in< sc_lv<64> > p_int_8_x_read;
    sc_in< sc_lv<64> > p_int_0_y_read;
    sc_in< sc_lv<64> > p_int_1_y_read;
    sc_in< sc_lv<64> > p_int_2_y_read;
    sc_in< sc_lv<64> > p_int_3_y_read;
    sc_in< sc_lv<64> > p_int_4_y_read;
    sc_in< sc_lv<64> > p_int_5_y_read;
    sc_in< sc_lv<64> > p_int_6_y_read;
    sc_in< sc_lv<64> > p_int_7_y_read;
    sc_in< sc_lv<64> > p_int_8_y_read;
    sc_in< sc_lv<64> > p_int_0_z_read;
    sc_in< sc_lv<64> > p_int_1_z_read;
    sc_in< sc_lv<64> > p_int_2_z_read;
    sc_in< sc_lv<64> > p_int_3_z_read;
    sc_in< sc_lv<64> > p_int_4_z_read;
    sc_in< sc_lv<64> > p_int_5_z_read;
    sc_in< sc_lv<64> > p_int_6_z_read;
    sc_in< sc_lv<64> > p_int_7_z_read;
    sc_in< sc_lv<64> > p_int_8_z_read;
    sc_in< sc_lv<64> > p_int_0_vx_read;
    sc_in< sc_lv<64> > p_int_1_vx_read;
    sc_in< sc_lv<64> > p_int_2_vx_read;
    sc_in< sc_lv<64> > p_int_3_vx_read;
    sc_in< sc_lv<64> > p_int_4_vx_read;
    sc_in< sc_lv<64> > p_int_5_vx_read;
    sc_in< sc_lv<64> > p_int_6_vx_read;
    sc_in< sc_lv<64> > p_int_7_vx_read;
    sc_in< sc_lv<64> > p_int_8_vx_read;
    sc_in< sc_lv<64> > p_int_0_vy_read;
    sc_in< sc_lv<64> > p_int_1_vy_read;
    sc_in< sc_lv<64> > p_int_2_vy_read;
    sc_in< sc_lv<64> > p_int_3_vy_read;
    sc_in< sc_lv<64> > p_int_4_vy_read;
    sc_in< sc_lv<64> > p_int_5_vy_read;
    sc_in< sc_lv<64> > p_int_6_vy_read;
    sc_in< sc_lv<64> > p_int_7_vy_read;
    sc_in< sc_lv<64> > p_int_8_vy_read;
    sc_in< sc_lv<64> > p_int_0_vz_read;
    sc_in< sc_lv<64> > p_int_1_vz_read;
    sc_in< sc_lv<64> > p_int_2_vz_read;
    sc_in< sc_lv<64> > p_int_3_vz_read;
    sc_in< sc_lv<64> > p_int_4_vz_read;
    sc_in< sc_lv<64> > p_int_5_vz_read;
    sc_in< sc_lv<64> > p_int_6_vz_read;
    sc_in< sc_lv<64> > p_int_7_vz_read;
    sc_in< sc_lv<64> > p_int_8_vz_read;
    sc_out< sc_lv<64> > p_x_0;
    sc_out< sc_logic > p_x_0_ap_vld;
    sc_out< sc_lv<64> > p_y_0;
    sc_out< sc_logic > p_y_0_ap_vld;
    sc_out< sc_lv<64> > p_z_0;
    sc_out< sc_logic > p_z_0_ap_vld;
    sc_out< sc_lv<64> > p_vx_0;
    sc_out< sc_logic > p_vx_0_ap_vld;
    sc_out< sc_lv<64> > p_vy_0;
    sc_out< sc_logic > p_vy_0_ap_vld;
    sc_out< sc_lv<64> > p_vz_0;
    sc_out< sc_logic > p_vz_0_ap_vld;
    sc_out< sc_lv<64> > p_x_1;
    sc_out< sc_logic > p_x_1_ap_vld;
    sc_out< sc_lv<64> > p_y_1;
    sc_out< sc_logic > p_y_1_ap_vld;
    sc_out< sc_lv<64> > p_z_1;
    sc_out< sc_logic > p_z_1_ap_vld;
    sc_out< sc_lv<64> > p_vx_1;
    sc_out< sc_logic > p_vx_1_ap_vld;
    sc_out< sc_lv<64> > p_vy_1;
    sc_out< sc_logic > p_vy_1_ap_vld;
    sc_out< sc_lv<64> > p_vz_1;
    sc_out< sc_logic > p_vz_1_ap_vld;
    sc_out< sc_lv<64> > p_x_2;
    sc_out< sc_logic > p_x_2_ap_vld;
    sc_out< sc_lv<64> > p_y_2;
    sc_out< sc_logic > p_y_2_ap_vld;
    sc_out< sc_lv<64> > p_z_2;
    sc_out< sc_logic > p_z_2_ap_vld;
    sc_out< sc_lv<64> > p_vx_2;
    sc_out< sc_logic > p_vx_2_ap_vld;
    sc_out< sc_lv<64> > p_vy_2;
    sc_out< sc_logic > p_vy_2_ap_vld;
    sc_out< sc_lv<64> > p_vz_2;
    sc_out< sc_logic > p_vz_2_ap_vld;
    sc_out< sc_lv<64> > p_x_3;
    sc_out< sc_logic > p_x_3_ap_vld;
    sc_out< sc_lv<64> > p_y_3;
    sc_out< sc_logic > p_y_3_ap_vld;
    sc_out< sc_lv<64> > p_z_3;
    sc_out< sc_logic > p_z_3_ap_vld;
    sc_out< sc_lv<64> > p_vx_3;
    sc_out< sc_logic > p_vx_3_ap_vld;
    sc_out< sc_lv<64> > p_vy_3;
    sc_out< sc_logic > p_vy_3_ap_vld;
    sc_out< sc_lv<64> > p_vz_3;
    sc_out< sc_logic > p_vz_3_ap_vld;
    sc_out< sc_lv<64> > p_x_4;
    sc_out< sc_logic > p_x_4_ap_vld;
    sc_out< sc_lv<64> > p_y_4;
    sc_out< sc_logic > p_y_4_ap_vld;
    sc_out< sc_lv<64> > p_z_4;
    sc_out< sc_logic > p_z_4_ap_vld;
    sc_out< sc_lv<64> > p_vx_4;
    sc_out< sc_logic > p_vx_4_ap_vld;
    sc_out< sc_lv<64> > p_vy_4;
    sc_out< sc_logic > p_vy_4_ap_vld;
    sc_out< sc_lv<64> > p_vz_4;
    sc_out< sc_logic > p_vz_4_ap_vld;
    sc_out< sc_lv<64> > p_x_5;
    sc_out< sc_logic > p_x_5_ap_vld;
    sc_out< sc_lv<64> > p_y_5;
    sc_out< sc_logic > p_y_5_ap_vld;
    sc_out< sc_lv<64> > p_z_5;
    sc_out< sc_logic > p_z_5_ap_vld;
    sc_out< sc_lv<64> > p_vx_5;
    sc_out< sc_logic > p_vx_5_ap_vld;
    sc_out< sc_lv<64> > p_vy_5;
    sc_out< sc_logic > p_vy_5_ap_vld;
    sc_out< sc_lv<64> > p_vz_5;
    sc_out< sc_logic > p_vz_5_ap_vld;
    sc_out< sc_lv<64> > p_x_6;
    sc_out< sc_logic > p_x_6_ap_vld;
    sc_out< sc_lv<64> > p_y_6;
    sc_out< sc_logic > p_y_6_ap_vld;
    sc_out< sc_lv<64> > p_z_6;
    sc_out< sc_logic > p_z_6_ap_vld;
    sc_out< sc_lv<64> > p_vx_6;
    sc_out< sc_logic > p_vx_6_ap_vld;
    sc_out< sc_lv<64> > p_vy_6;
    sc_out< sc_logic > p_vy_6_ap_vld;
    sc_out< sc_lv<64> > p_vz_6;
    sc_out< sc_logic > p_vz_6_ap_vld;
    sc_out< sc_lv<64> > p_x_7;
    sc_out< sc_logic > p_x_7_ap_vld;
    sc_out< sc_lv<64> > p_y_7;
    sc_out< sc_logic > p_y_7_ap_vld;
    sc_out< sc_lv<64> > p_z_7;
    sc_out< sc_logic > p_z_7_ap_vld;
    sc_out< sc_lv<64> > p_vx_7;
    sc_out< sc_logic > p_vx_7_ap_vld;
    sc_out< sc_lv<64> > p_vy_7;
    sc_out< sc_logic > p_vy_7_ap_vld;
    sc_out< sc_lv<64> > p_vz_7;
    sc_out< sc_logic > p_vz_7_ap_vld;
    sc_out< sc_lv<64> > p_x_8;
    sc_out< sc_logic > p_x_8_ap_vld;
    sc_out< sc_lv<64> > p_y_8;
    sc_out< sc_logic > p_y_8_ap_vld;
    sc_out< sc_lv<64> > p_z_8;
    sc_out< sc_logic > p_z_8_ap_vld;
    sc_out< sc_lv<64> > p_vx_8;
    sc_out< sc_logic > p_vx_8_ap_vld;
    sc_out< sc_lv<64> > p_vy_8;
    sc_out< sc_logic > p_vy_8_ap_vld;
    sc_out< sc_lv<64> > p_vz_8;
    sc_out< sc_logic > p_vz_8_ap_vld;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const0;


    // Module declarations
    to_double(sc_module_name name);
    SC_HAS_PROCESS(to_double);

    ~to_double();

    sc_trace_file* mVcdFile;

    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U262;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U263;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U264;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U265;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U266;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U267;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U268;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U269;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U270;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U271;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U272;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U273;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U274;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U275;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U276;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U277;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U278;
    astroSim_dmul_64ndEe<1,4,64,64,64>* astroSim_dmul_64ndEe_x_U279;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U280;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U281;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U282;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U283;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U284;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U285;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U286;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U287;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U288;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U289;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U290;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U291;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U292;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U293;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U294;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U295;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U296;
    astroSim_sitodp_6eOg<1,3,64,64>* astroSim_sitodp_6eOg_x_U297;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U298;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U299;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U300;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U301;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U302;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U303;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U304;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U305;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U306;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U307;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U308;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U309;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U310;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U311;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U312;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U313;
    astroSim_mux_164_cud<1,1,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,64,4,64>* astroSim_mux_164_cud_x_U314;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > i_reg_576;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter1_i_reg_576;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter2_i_reg_576;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter3_i_reg_576;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter4_i_reg_576;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter5_i_reg_576;
    sc_signal< sc_lv<4> > ap_reg_pp0_iter6_i_reg_576;
    sc_signal< sc_lv<1> > tmp_fu_732_p2;
    sc_signal< sc_lv<1> > tmp_reg_1976;
    sc_signal< sc_lv<64> > p_int_y_load_0_phi_fu_764_p18;
    sc_signal< sc_lv<64> > p_int_z_load_0_phi_fu_787_p18;
    sc_signal< sc_lv<64> > p_int_vx_load_0_phi_fu_810_p18;
    sc_signal< sc_lv<64> > p_int_vy_load_0_phi_fu_833_p18;
    sc_signal< sc_lv<64> > p_int_vz_load_0_phi_fu_856_p18;
    sc_signal< sc_lv<4> > i_2_0_t_fu_879_p2;
    sc_signal< sc_lv<4> > i_2_0_t_reg_2010;
    sc_signal< sc_lv<4> > i_2_1_t_fu_885_p2;
    sc_signal< sc_lv<4> > i_2_1_t_reg_2020;
    sc_signal< sc_lv<4> > i_2_2_fu_891_p2;
    sc_signal< sc_lv<4> > i_2_2_reg_2030;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > p_int_x_load_1_phi_fu_897_p18;
    sc_signal< sc_lv<64> > p_int_y_load_1_phi_fu_919_p18;
    sc_signal< sc_lv<64> > p_int_z_load_1_phi_fu_941_p18;
    sc_signal< sc_lv<64> > p_int_vx_load_1_phi_fu_963_p18;
    sc_signal< sc_lv<64> > p_int_vy_load_1_phi_fu_985_p18;
    sc_signal< sc_lv<64> > p_int_vz_load_1_phi_fu_1007_p18;
    sc_signal< sc_lv<64> > p_int_x_load_2_phi_fu_1029_p18;
    sc_signal< sc_lv<64> > p_int_y_load_2_phi_fu_1051_p18;
    sc_signal< sc_lv<64> > p_int_z_load_2_phi_fu_1073_p18;
    sc_signal< sc_lv<64> > p_int_vx_load_2_phi_fu_1095_p18;
    sc_signal< sc_lv<64> > p_int_vy_load_2_phi_fu_1117_p18;
    sc_signal< sc_lv<64> > p_int_vz_load_2_phi_fu_1139_p18;
    sc_signal< sc_lv<64> > grp_fu_678_p1;
    sc_signal< sc_lv<64> > tmp_s_reg_2095;
    sc_signal< sc_lv<64> > grp_fu_681_p1;
    sc_signal< sc_lv<64> > tmp_3_reg_2100;
    sc_signal< sc_lv<64> > grp_fu_684_p1;
    sc_signal< sc_lv<64> > tmp_6_reg_2105;
    sc_signal< sc_lv<64> > grp_fu_687_p1;
    sc_signal< sc_lv<64> > tmp_8_reg_2110;
    sc_signal< sc_lv<64> > grp_fu_690_p1;
    sc_signal< sc_lv<64> > tmp_1_reg_2115;
    sc_signal< sc_lv<64> > grp_fu_693_p1;
    sc_signal< sc_lv<64> > tmp_11_reg_2120;
    sc_signal< sc_lv<64> > grp_fu_696_p1;
    sc_signal< sc_lv<64> > tmp_13_1_reg_2125;
    sc_signal< sc_lv<64> > grp_fu_699_p1;
    sc_signal< sc_lv<64> > tmp_15_1_reg_2130;
    sc_signal< sc_lv<64> > grp_fu_702_p1;
    sc_signal< sc_lv<64> > tmp_17_1_reg_2135;
    sc_signal< sc_lv<64> > grp_fu_705_p1;
    sc_signal< sc_lv<64> > tmp_19_1_reg_2140;
    sc_signal< sc_lv<64> > grp_fu_708_p1;
    sc_signal< sc_lv<64> > tmp_21_1_reg_2145;
    sc_signal< sc_lv<64> > grp_fu_711_p1;
    sc_signal< sc_lv<64> > tmp_23_1_reg_2150;
    sc_signal< sc_lv<64> > grp_fu_714_p1;
    sc_signal< sc_lv<64> > tmp_13_2_reg_2155;
    sc_signal< sc_lv<64> > grp_fu_717_p1;
    sc_signal< sc_lv<64> > tmp_15_2_reg_2160;
    sc_signal< sc_lv<64> > grp_fu_720_p1;
    sc_signal< sc_lv<64> > tmp_17_2_reg_2165;
    sc_signal< sc_lv<64> > grp_fu_723_p1;
    sc_signal< sc_lv<64> > tmp_19_2_reg_2170;
    sc_signal< sc_lv<64> > grp_fu_726_p1;
    sc_signal< sc_lv<64> > tmp_21_2_reg_2175;
    sc_signal< sc_lv<64> > grp_fu_729_p1;
    sc_signal< sc_lv<64> > tmp_23_2_reg_2180;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<4> > i_phi_fu_580_p4;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<64> > grp_fu_588_p2;
    sc_signal< bool > ap_block_pp0_stage0_flag00001001;
    sc_signal< sc_lv<64> > grp_fu_593_p2;
    sc_signal< sc_lv<64> > grp_fu_598_p2;
    sc_signal< sc_lv<64> > grp_fu_603_p2;
    sc_signal< sc_lv<64> > grp_fu_608_p2;
    sc_signal< sc_lv<64> > grp_fu_613_p2;
    sc_signal< sc_lv<64> > grp_fu_618_p2;
    sc_signal< sc_lv<64> > grp_fu_623_p2;
    sc_signal< sc_lv<64> > grp_fu_628_p2;
    sc_signal< sc_lv<64> > grp_fu_633_p2;
    sc_signal< sc_lv<64> > grp_fu_638_p2;
    sc_signal< sc_lv<64> > grp_fu_643_p2;
    sc_signal< sc_lv<64> > grp_fu_648_p2;
    sc_signal< sc_lv<64> > grp_fu_653_p2;
    sc_signal< sc_lv<64> > grp_fu_658_p2;
    sc_signal< sc_lv<64> > grp_fu_663_p2;
    sc_signal< sc_lv<64> > grp_fu_668_p2;
    sc_signal< sc_lv<64> > grp_fu_673_p2;
    sc_signal< sc_lv<64> > grp_fu_678_p0;
    sc_signal< sc_lv<1> > sel_tmp_fu_738_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_750_p2;
    sc_signal< sc_lv<64> > sel_tmp1_fu_744_p3;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state10;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<64> ap_const_lv64_3C9CD2B297D889BC;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00001001();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_grp_fu_678_p0();
    void thread_i_2_0_t_fu_879_p2();
    void thread_i_2_1_t_fu_885_p2();
    void thread_i_2_2_fu_891_p2();
    void thread_i_phi_fu_580_p4();
    void thread_p_vx_0();
    void thread_p_vx_0_ap_vld();
    void thread_p_vx_1();
    void thread_p_vx_1_ap_vld();
    void thread_p_vx_2();
    void thread_p_vx_2_ap_vld();
    void thread_p_vx_3();
    void thread_p_vx_3_ap_vld();
    void thread_p_vx_4();
    void thread_p_vx_4_ap_vld();
    void thread_p_vx_5();
    void thread_p_vx_5_ap_vld();
    void thread_p_vx_6();
    void thread_p_vx_6_ap_vld();
    void thread_p_vx_7();
    void thread_p_vx_7_ap_vld();
    void thread_p_vx_8();
    void thread_p_vx_8_ap_vld();
    void thread_p_vy_0();
    void thread_p_vy_0_ap_vld();
    void thread_p_vy_1();
    void thread_p_vy_1_ap_vld();
    void thread_p_vy_2();
    void thread_p_vy_2_ap_vld();
    void thread_p_vy_3();
    void thread_p_vy_3_ap_vld();
    void thread_p_vy_4();
    void thread_p_vy_4_ap_vld();
    void thread_p_vy_5();
    void thread_p_vy_5_ap_vld();
    void thread_p_vy_6();
    void thread_p_vy_6_ap_vld();
    void thread_p_vy_7();
    void thread_p_vy_7_ap_vld();
    void thread_p_vy_8();
    void thread_p_vy_8_ap_vld();
    void thread_p_vz_0();
    void thread_p_vz_0_ap_vld();
    void thread_p_vz_1();
    void thread_p_vz_1_ap_vld();
    void thread_p_vz_2();
    void thread_p_vz_2_ap_vld();
    void thread_p_vz_3();
    void thread_p_vz_3_ap_vld();
    void thread_p_vz_4();
    void thread_p_vz_4_ap_vld();
    void thread_p_vz_5();
    void thread_p_vz_5_ap_vld();
    void thread_p_vz_6();
    void thread_p_vz_6_ap_vld();
    void thread_p_vz_7();
    void thread_p_vz_7_ap_vld();
    void thread_p_vz_8();
    void thread_p_vz_8_ap_vld();
    void thread_p_x_0();
    void thread_p_x_0_ap_vld();
    void thread_p_x_1();
    void thread_p_x_1_ap_vld();
    void thread_p_x_2();
    void thread_p_x_2_ap_vld();
    void thread_p_x_3();
    void thread_p_x_3_ap_vld();
    void thread_p_x_4();
    void thread_p_x_4_ap_vld();
    void thread_p_x_5();
    void thread_p_x_5_ap_vld();
    void thread_p_x_6();
    void thread_p_x_6_ap_vld();
    void thread_p_x_7();
    void thread_p_x_7_ap_vld();
    void thread_p_x_8();
    void thread_p_x_8_ap_vld();
    void thread_p_y_0();
    void thread_p_y_0_ap_vld();
    void thread_p_y_1();
    void thread_p_y_1_ap_vld();
    void thread_p_y_2();
    void thread_p_y_2_ap_vld();
    void thread_p_y_3();
    void thread_p_y_3_ap_vld();
    void thread_p_y_4();
    void thread_p_y_4_ap_vld();
    void thread_p_y_5();
    void thread_p_y_5_ap_vld();
    void thread_p_y_6();
    void thread_p_y_6_ap_vld();
    void thread_p_y_7();
    void thread_p_y_7_ap_vld();
    void thread_p_y_8();
    void thread_p_y_8_ap_vld();
    void thread_p_z_0();
    void thread_p_z_0_ap_vld();
    void thread_p_z_1();
    void thread_p_z_1_ap_vld();
    void thread_p_z_2();
    void thread_p_z_2_ap_vld();
    void thread_p_z_3();
    void thread_p_z_3_ap_vld();
    void thread_p_z_4();
    void thread_p_z_4_ap_vld();
    void thread_p_z_5();
    void thread_p_z_5_ap_vld();
    void thread_p_z_6();
    void thread_p_z_6_ap_vld();
    void thread_p_z_7();
    void thread_p_z_7_ap_vld();
    void thread_p_z_8();
    void thread_p_z_8_ap_vld();
    void thread_sel_tmp1_fu_744_p3();
    void thread_sel_tmp2_fu_750_p2();
    void thread_sel_tmp_fu_738_p2();
    void thread_tmp_fu_732_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
