
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /data/tools/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'htsoi' on host 'uwlogin.cern.ch' (Linux_x86_64 version 3.10.0-1160.36.2.el7.x86_64) on Sun Feb 26 16:01:08 EST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core) "
INFO: [HLS 200-10] In directory '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Creating and opening project '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Creating and opening solution '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2577-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37476 ; free virtual = 84133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37476 ; free virtual = 84133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::sincos_lut<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'nnet::cos_lut<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_math.h:195).
INFO: [XFORM 203-603] Inlining function 'nnet::sincos_lut<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'nnet::sin_lut<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_math.h:187).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37257 ; free virtual = 83951
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] firmware/nnet_utils/nnet_math.h:151: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37148 ; free virtual = 83865
INFO: [XFORM 203-102] Partitioning array 'sincos1' in dimension 2 automatically.
INFO: [XFORM 203-131] Reshaping array 'x.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_math.h:186:22) to (firmware/nnet_utils/nnet_math.h:155:43) in function 'nnet::sin_lut<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 52 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_math.h:194:22) to (firmware/nnet_utils/nnet_math.h:196:5) in function 'nnet::cos_lut<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 52 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::cos_lut<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' (firmware/nnet_utils/nnet_math.h:93:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 37013 ; free virtual = 83736
WARNING: [XFORM 203-631] Renaming function 'nnet::sin_lut<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'sin_lut<ap_fixed<16, 6, 5, 3, 0> >' (firmware/nnet_utils/nnet_math.h:93:43)
WARNING: [XFORM 203-631] Renaming function 'nnet::cos_lut<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'cos_lut<ap_fixed<16, 6, 5, 3, 0> >' (firmware/nnet_utils/nnet_math.h:93:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 36957 ; free virtual = 83693
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'sin_lut<ap_fixed<16, 6, 5, 3, 0> >' to 'sin_lut_ap_fixed_16_6_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cos_lut<ap_fixed<16, 6, 5, 3, 0> >' to 'cos_lut_ap_fixed_16_6_5_3_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_lut_ap_fixed_16_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sin_lut<ap_fixed<16, 6, 5, 3, 0> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 87.46 seconds; current allocated memory: 561.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 562.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cos_lut_ap_fixed_16_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cos_lut<ap_fixed<16, 6, 5, 3, 0> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 562.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 562.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 563.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 565.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_lut_ap_fixed_16_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_dcmp_64ns_64ns_1_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_15ns_16s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_lut_ap_fixed_16_6_5_3_0_s'.
INFO: [HLS 200-111]  Elapsed time: 2.25 seconds; current allocated memory: 567.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cos_lut_ap_fixed_16_6_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_dcmp_64ns_64ns_1_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_15ns_16s_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cos_lut_ap_fixed_16_6_5_3_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 570.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_mul_sub_12s_17s_22s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_11s_16s_26s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_11s_26s_36s_37_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_13ns_16s_19ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_13ns_16s_21ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_13ns_16s_24ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_14ns_16s_26ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_muladd_16s_12s_26s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mac_mulsub_18s_18s_26ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_12s_73s_76_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_24s_68s_86_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_24s_69s_76_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_24s_81s_96_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_10ns_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_11ns_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_11s_16s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_12s_12s_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_13s_13s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_28s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_18s_18s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_7ns_16s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_8ns_12s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_9ns_17s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 575.322 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 229.97 MHz
INFO: [RTMG 210-279] Implementing memory 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_24s_69s_76_2_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_12s_73s_76_2_1_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_24s_81s_96_2_1_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_24s_68s_86_2_1_MulnS_3'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:28 ; elapsed = 00:01:59 . Memory (MB): peak = 1653.012 ; gain = 1227.961 ; free physical = 36914 ; free virtual = 83669
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
***** C/RTL SYNTHESIS COMPLETED IN 0h1m56s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xcvu9p-flga2577-2-e"
## variable clock_period
## set clock_period 5
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xcvu9p-flga2577-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2021.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1848659
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.441 ; gain = 0.000 ; free physical = 36272 ; free virtual = 83026
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:35]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237' of component 'cos_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'cos_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:26]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1.vhd:188' bound to instance 'sincos1_1_U' of component 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:279]
INFO: [Synth 8-638] synthesizing module 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1.vhd:201]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1.vhd:9' bound to instance 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U' of component 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1.vhd:213]
INFO: [Synth 8-638] synthesizing module 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1.vhd:24]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom' (1#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1' (2#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1.vhd:201]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0.vhd:159' bound to instance 'sincos1_0_U' of component 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:291]
INFO: [Synth 8-638] synthesizing module 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0.vhd:172]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0.vhd:9' bound to instance 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U' of component 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0.vhd:24]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom' (3#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0' (4#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0.vhd:172]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U11' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:303]
INFO: [Synth 8-638] synthesizing module 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'myproject_ap_dcmp_0_no_dsp_64_u' of component 'myproject_ap_dcmp_0_no_dsp_64' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'myproject_dcmp_64ns_64ns_1_2_1' (5#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U12' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:319]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U13' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:335]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U14' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:351]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_15ns_16s_31_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_16s_31_1_1.vhd:31' bound to instance 'myproject_mul_mul_15ns_16s_31_1_1_U15' of component 'myproject_mul_mul_15ns_16s_31_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:367]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_15ns_16s_31_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_16s_31_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_15ns_16s_31_1_1_DSP48_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_16s_31_1_1.vhd:6' bound to instance 'myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U' of component 'myproject_mul_mul_15ns_16s_31_1_1_DSP48_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_16s_31_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_15ns_16s_31_1_1_DSP48_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_16s_31_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_15ns_16s_31_1_1_DSP48_0' (6#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_16s_31_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_15ns_16s_31_1_1' (7#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_16s_31_1_1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'cos_lut_ap_fixed_16_6_5_3_0_s' (8#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:26]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246' of component 'cos_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1287]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255' of component 'cos_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1299]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264' of component 'cos_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1311]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273' of component 'cos_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1323]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282' of component 'cos_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1335]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291' of component 'cos_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1347]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300' of component 'cos_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1359]
INFO: [Synth 8-3491] module 'cos_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/cos_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309' of component 'cos_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1371]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318' of component 'sin_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1383]
INFO: [Synth 8-638] synthesizing module 'sin_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:26]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1.vhd:188' bound to instance 'sincos1_1_U' of component 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:274]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0.vhd:159' bound to instance 'sincos1_0_U' of component 'sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:286]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U1' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:298]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U2' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:314]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U3' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:330]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'myproject_dcmp_64ns_64ns_1_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:8' bound to instance 'myproject_dcmp_64ns_64ns_1_2_1_U4' of component 'myproject_dcmp_64ns_64ns_1_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:346]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_15ns_16s_31_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_15ns_16s_31_1_1.vhd:31' bound to instance 'myproject_mul_mul_15ns_16s_31_1_1_U5' of component 'myproject_mul_mul_15ns_16s_31_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'sin_lut_ap_fixed_16_6_5_3_0_s' (9#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:26]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327' of component 'sin_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1395]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336' of component 'sin_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1407]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345' of component 'sin_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1419]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354' of component 'sin_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1431]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363' of component 'sin_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1443]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372' of component 'sin_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1455]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381' of component 'sin_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1467]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390' of component 'sin_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1479]
INFO: [Synth 8-3491] module 'sin_lut_ap_fixed_16_6_5_3_0_s' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/sin_lut_ap_fixed_16_6_5_3_0_s.vhd:12' bound to instance 'grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399' of component 'sin_lut_ap_fixed_16_6_5_3_0_s' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1491]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 69 - type: integer 
	Parameter dout_WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_24s_69s_76_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_69s_76_2_1.vhd:43' bound to instance 'myproject_mul_24s_69s_76_2_1_U17' of component 'myproject_mul_24s_69s_76_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1503]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_24s_69s_76_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_69s_76_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 69 - type: integer 
	Parameter dout_WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_24s_69s_76_2_1_MulnS_0' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_69s_76_2_1.vhd:9' bound to instance 'myproject_mul_24s_69s_76_2_1_MulnS_0_U' of component 'myproject_mul_24s_69s_76_2_1_MulnS_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_69s_76_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_24s_69s_76_2_1_MulnS_0' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_69s_76_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_24s_69s_76_2_1_MulnS_0' (10#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_69s_76_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_24s_69s_76_2_1' (11#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_69s_76_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 73 - type: integer 
	Parameter dout_WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_12s_73s_76_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_12s_73s_76_2_1.vhd:43' bound to instance 'myproject_mul_12s_73s_76_2_1_U18' of component 'myproject_mul_12s_73s_76_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1518]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_12s_73s_76_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_12s_73s_76_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 73 - type: integer 
	Parameter dout_WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_12s_73s_76_2_1_MulnS_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_12s_73s_76_2_1.vhd:9' bound to instance 'myproject_mul_12s_73s_76_2_1_MulnS_1_U' of component 'myproject_mul_12s_73s_76_2_1_MulnS_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_12s_73s_76_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_12s_73s_76_2_1_MulnS_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_12s_73s_76_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_12s_73s_76_2_1_MulnS_1' (12#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_12s_73s_76_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_12s_73s_76_2_1' (13#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_12s_73s_76_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 81 - type: integer 
	Parameter dout_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_24s_81s_96_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_81s_96_2_1.vhd:43' bound to instance 'myproject_mul_24s_81s_96_2_1_U19' of component 'myproject_mul_24s_81s_96_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1533]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_24s_81s_96_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_81s_96_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 81 - type: integer 
	Parameter dout_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_24s_81s_96_2_1_MulnS_2' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_81s_96_2_1.vhd:9' bound to instance 'myproject_mul_24s_81s_96_2_1_MulnS_2_U' of component 'myproject_mul_24s_81s_96_2_1_MulnS_2' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_81s_96_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_24s_81s_96_2_1_MulnS_2' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_81s_96_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_24s_81s_96_2_1_MulnS_2' (14#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_81s_96_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_24s_81s_96_2_1' (15#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_81s_96_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 68 - type: integer 
	Parameter dout_WIDTH bound to: 86 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_24s_68s_86_2_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_68s_86_2_1.vhd:43' bound to instance 'myproject_mul_24s_68s_86_2_1_U20' of component 'myproject_mul_24s_68s_86_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1548]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_24s_68s_86_2_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_68s_86_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 68 - type: integer 
	Parameter dout_WIDTH bound to: 86 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_24s_68s_86_2_1_MulnS_3' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_68s_86_2_1.vhd:9' bound to instance 'myproject_mul_24s_68s_86_2_1_MulnS_3_U' of component 'myproject_mul_24s_68s_86_2_1_MulnS_3' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_68s_86_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_24s_68s_86_2_1_MulnS_3' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_68s_86_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_24s_68s_86_2_1_MulnS_3' (16#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_68s_86_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_24s_68s_86_2_1' (17#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_24s_68s_86_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_11ns_16s_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11ns_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_11ns_16s_26_1_1_U21' of component 'myproject_mul_mul_11ns_16s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1563]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_11ns_16s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11ns_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_11ns_16s_26_1_1_DSP48_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11ns_16s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_11ns_16s_26_1_1_DSP48_1_U' of component 'myproject_mul_mul_11ns_16s_26_1_1_DSP48_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11ns_16s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_11ns_16s_26_1_1_DSP48_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11ns_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_11ns_16s_26_1_1_DSP48_1' (18#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11ns_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_11ns_16s_26_1_1' (19#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11ns_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_10ns_16s_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10ns_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_10ns_16s_26_1_1_U22' of component 'myproject_mul_mul_10ns_16s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1575]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_10ns_16s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10ns_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_10ns_16s_26_1_1_DSP48_2' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10ns_16s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_10ns_16s_26_1_1_DSP48_2_U' of component 'myproject_mul_mul_10ns_16s_26_1_1_DSP48_2' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10ns_16s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_10ns_16s_26_1_1_DSP48_2' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10ns_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_10ns_16s_26_1_1_DSP48_2' (20#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10ns_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_10ns_16s_26_1_1' (21#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_10ns_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_14ns_16s_26ns_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14ns_16s_26ns_26_1_1.vhd:38' bound to instance 'myproject_mac_muladd_14ns_16s_26ns_26_1_1_U23' of component 'myproject_mac_muladd_14ns_16s_26ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1587]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_14ns_16s_26ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14ns_16s_26ns_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_3' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14ns_16s_26ns_26_1_1.vhd:9' bound to instance 'myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_3_U' of component 'myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_3' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14ns_16s_26ns_26_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_3' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14ns_16s_26ns_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_3' (22#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14ns_16s_26ns_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_14ns_16s_26ns_26_1_1' (23#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_14ns_16s_26ns_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_11s_16s_26s_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_16s_26s_26_1_1.vhd:38' bound to instance 'myproject_mac_muladd_11s_16s_26s_26_1_1_U24' of component 'myproject_mac_muladd_11s_16s_26s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1601]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_11s_16s_26s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_16s_26s_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_11s_16s_26s_26_1_1_DSP48_4' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_16s_26s_26_1_1.vhd:9' bound to instance 'myproject_mac_muladd_11s_16s_26s_26_1_1_DSP48_4_U' of component 'myproject_mac_muladd_11s_16s_26s_26_1_1_DSP48_4' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_16s_26s_26_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_11s_16s_26s_26_1_1_DSP48_4' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_16s_26s_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_11s_16s_26s_26_1_1_DSP48_4' (24#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_16s_26s_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_11s_16s_26s_26_1_1' (25#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_16s_26s_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_13ns_16s_21ns_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_21ns_26_1_1.vhd:38' bound to instance 'myproject_mac_muladd_13ns_16s_21ns_26_1_1_U25' of component 'myproject_mac_muladd_13ns_16s_21ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1615]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_13ns_16s_21ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_21ns_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_5' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_21ns_26_1_1.vhd:9' bound to instance 'myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_5_U' of component 'myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_5' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_21ns_26_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_5' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_21ns_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_5' (26#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_21ns_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_13ns_16s_21ns_26_1_1' (27#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_21ns_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_13ns_16s_24ns_28_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_24ns_28_1_1.vhd:38' bound to instance 'myproject_mac_muladd_13ns_16s_24ns_28_1_1_U26' of component 'myproject_mac_muladd_13ns_16s_24ns_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1629]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_13ns_16s_24ns_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_24ns_28_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_13ns_16s_24ns_28_1_1_DSP48_6' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_24ns_28_1_1.vhd:9' bound to instance 'myproject_mac_muladd_13ns_16s_24ns_28_1_1_DSP48_6_U' of component 'myproject_mac_muladd_13ns_16s_24ns_28_1_1_DSP48_6' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_24ns_28_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_13ns_16s_24ns_28_1_1_DSP48_6' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_24ns_28_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_13ns_16s_24ns_28_1_1_DSP48_6' (28#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_24ns_28_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_13ns_16s_24ns_28_1_1' (29#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_24ns_28_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_13ns_16s_19ns_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_19ns_26_1_1.vhd:38' bound to instance 'myproject_mac_muladd_13ns_16s_19ns_26_1_1_U27' of component 'myproject_mac_muladd_13ns_16s_19ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1643]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_13ns_16s_19ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_19ns_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_7' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_19ns_26_1_1.vhd:9' bound to instance 'myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_7_U' of component 'myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_7' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_19ns_26_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_7' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_19ns_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_7' (30#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_19ns_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_13ns_16s_19ns_26_1_1' (31#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_13ns_16s_19ns_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_32_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_32_1_1_U28' of component 'myproject_mul_mul_16s_16s_32_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1657]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_16s_32_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_32_1_1_DSP48_8' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_16s_32_1_1_DSP48_8_U' of component 'myproject_mul_mul_16s_16s_32_1_1_DSP48_8' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_16s_32_1_1_DSP48_8' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_16s_32_1_1_DSP48_8' (32#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_16s_32_1_1' (33#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_18s_18s_26ns_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_18s_18s_26ns_26_1_1.vhd:38' bound to instance 'myproject_mac_mulsub_18s_18s_26ns_26_1_1_U29' of component 'myproject_mac_mulsub_18s_18s_26ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1669]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_18s_18s_26ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_18s_18s_26ns_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_18s_18s_26ns_26_1_1.vhd:9' bound to instance 'myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U' of component 'myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_18s_18s_26ns_26_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_18s_18s_26ns_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9' (34#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_18s_18s_26ns_26_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mulsub_18s_18s_26ns_26_1_1' (35#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mulsub_18s_18s_26ns_26_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_28s_36_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_28s_36_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_28s_36_1_1_U30' of component 'myproject_mul_mul_16s_28s_36_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1683]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_28s_36_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_28s_36_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_28s_36_1_1_DSP48_10' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_28s_36_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_28s_36_1_1_DSP48_10_U' of component 'myproject_mul_mul_16s_28s_36_1_1_DSP48_10' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_28s_36_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_28s_36_1_1_DSP48_10' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_28s_36_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_28s_36_1_1_DSP48_10' (36#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_28s_36_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_28s_36_1_1' (37#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_28s_36_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1.vhd:43' bound to instance 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U31' of component 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1695]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1.vhd:9' bound to instance 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U' of component 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11' (38#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1' (39#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_18s_18s_36_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_18s_36_1_1.vhd:31' bound to instance 'myproject_mul_mul_18s_18s_36_1_1_U32' of component 'myproject_mul_mul_18s_18s_36_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1711]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_18s_18s_36_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_18s_36_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_18s_18s_36_1_1_DSP48_12' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_18s_36_1_1.vhd:6' bound to instance 'myproject_mul_mul_18s_18s_36_1_1_DSP48_12_U' of component 'myproject_mul_mul_18s_18s_36_1_1_DSP48_12' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_18s_36_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_18s_18s_36_1_1_DSP48_12' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_18s_36_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_18s_18s_36_1_1_DSP48_12' (40#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_18s_36_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_18s_18s_36_1_1' (41#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_18s_18s_36_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_8ns_12s_20_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_12s_20_1_1.vhd:31' bound to instance 'myproject_mul_mul_8ns_12s_20_1_1_U33' of component 'myproject_mul_mul_8ns_12s_20_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1723]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_8ns_12s_20_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_12s_20_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_8ns_12s_20_1_1_DSP48_13' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_12s_20_1_1.vhd:6' bound to instance 'myproject_mul_mul_8ns_12s_20_1_1_DSP48_13_U' of component 'myproject_mul_mul_8ns_12s_20_1_1_DSP48_13' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_12s_20_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_8ns_12s_20_1_1_DSP48_13' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_12s_20_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_8ns_12s_20_1_1_DSP48_13' (42#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_12s_20_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_8ns_12s_20_1_1' (43#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_8ns_12s_20_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mul_sub_12s_17s_22s_28_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_12s_17s_22s_28_1_1.vhd:38' bound to instance 'myproject_mac_mul_sub_12s_17s_22s_28_1_1_U34' of component 'myproject_mac_mul_sub_12s_17s_22s_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1735]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mul_sub_12s_17s_22s_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_12s_17s_22s_28_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_mul_sub_12s_17s_22s_28_1_1_DSP48_14' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_12s_17s_22s_28_1_1.vhd:9' bound to instance 'myproject_mac_mul_sub_12s_17s_22s_28_1_1_DSP48_14_U' of component 'myproject_mac_mul_sub_12s_17s_22s_28_1_1_DSP48_14' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_12s_17s_22s_28_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_mul_sub_12s_17s_22s_28_1_1_DSP48_14' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_12s_17s_22s_28_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mul_sub_12s_17s_22s_28_1_1_DSP48_14' (44#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_12s_17s_22s_28_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_mul_sub_12s_17s_22s_28_1_1' (45#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_mul_sub_12s_17s_22s_28_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U35' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1749]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1_DSP48_15' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:6' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U' of component 'myproject_mul_mul_12s_12s_24_1_1_DSP48_15' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_12s_12s_24_1_1_DSP48_15' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_12s_12s_24_1_1_DSP48_15' (46#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_12s_12s_24_1_1' (47#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_32_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_32_1_1_U36' of component 'myproject_mul_mul_16s_16s_32_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1761]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_16s_32_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_16s_32_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_16s_32_1_1_U37' of component 'myproject_mul_mul_16s_16s_32_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1773]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U38' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1785]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_11s_16s_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_16s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_11s_16s_26_1_1_U39' of component 'myproject_mul_mul_11s_16s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1797]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_11s_16s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_11s_16s_26_1_1_DSP48_16' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_16s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_11s_16s_26_1_1_DSP48_16_U' of component 'myproject_mul_mul_11s_16s_26_1_1_DSP48_16' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_16s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_11s_16s_26_1_1_DSP48_16' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_11s_16s_26_1_1_DSP48_16' (48#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_16s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_11s_16s_26_1_1' (49#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_11s_16s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_13s_13s_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_13s_13s_26_1_1_U40' of component 'myproject_mul_mul_13s_13s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1809]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_13s_13s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_13s_13s_26_1_1_DSP48_17' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_13s_13s_26_1_1_DSP48_17_U' of component 'myproject_mul_mul_13s_13s_26_1_1_DSP48_17' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_13s_13s_26_1_1_DSP48_17' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_13s_13s_26_1_1_DSP48_17' (50#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_13s_13s_26_1_1' (51#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_9ns_17s_25_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9ns_17s_25_1_1.vhd:31' bound to instance 'myproject_mul_mul_9ns_17s_25_1_1_U41' of component 'myproject_mul_mul_9ns_17s_25_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1821]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_9ns_17s_25_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9ns_17s_25_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_9ns_17s_25_1_1_DSP48_18' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9ns_17s_25_1_1.vhd:6' bound to instance 'myproject_mul_mul_9ns_17s_25_1_1_DSP48_18_U' of component 'myproject_mul_mul_9ns_17s_25_1_1_DSP48_18' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9ns_17s_25_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_9ns_17s_25_1_1_DSP48_18' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9ns_17s_25_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_9ns_17s_25_1_1_DSP48_18' (52#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9ns_17s_25_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_9ns_17s_25_1_1' (53#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9ns_17s_25_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1.vhd:43' bound to instance 'myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1_U42' of component 'myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1833]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1_DSP48_19' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1.vhd:9' bound to instance 'myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1_DSP48_19_U' of component 'myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1_DSP48_19' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1_DSP48_19' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1_DSP48_19' (54#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1' (55#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_7ns_16s_22_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_7ns_16s_22_1_1.vhd:31' bound to instance 'myproject_mul_mul_7ns_16s_22_1_1_U43' of component 'myproject_mul_mul_7ns_16s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1849]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_7ns_16s_22_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_7ns_16s_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_7ns_16s_22_1_1_DSP48_20' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_7ns_16s_22_1_1.vhd:6' bound to instance 'myproject_mul_mul_7ns_16s_22_1_1_DSP48_20_U' of component 'myproject_mul_mul_7ns_16s_22_1_1_DSP48_20' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_7ns_16s_22_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_7ns_16s_22_1_1_DSP48_20' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_7ns_16s_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_7ns_16s_22_1_1_DSP48_20' (56#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_7ns_16s_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_7ns_16s_22_1_1' (57#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_7ns_16s_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_16s_12s_26s_28_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_16s_12s_26s_28_1_1.vhd:38' bound to instance 'myproject_mac_muladd_16s_12s_26s_28_1_1_U44' of component 'myproject_mac_muladd_16s_12s_26s_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1861]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_16s_12s_26s_28_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_16s_12s_26s_28_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_21' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_16s_12s_26s_28_1_1.vhd:9' bound to instance 'myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_21_U' of component 'myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_21' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_16s_12s_26s_28_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_21' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_16s_12s_26s_28_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_21' (58#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_16s_12s_26s_28_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_16s_12s_26s_28_1_1' (59#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_16s_12s_26s_28_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 26 - type: integer 
	Parameter din2_WIDTH bound to: 36 - type: integer 
	Parameter dout_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_11s_26s_36s_37_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_26s_36s_37_1_1.vhd:38' bound to instance 'myproject_mac_muladd_11s_26s_36s_37_1_1_U45' of component 'myproject_mac_muladd_11s_26s_36s_37_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1875]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_11s_26s_36s_37_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_26s_36s_37_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 26 - type: integer 
	Parameter din2_WIDTH bound to: 36 - type: integer 
	Parameter dout_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mac_muladd_11s_26s_36s_37_1_1_DSP48_22' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_26s_36s_37_1_1.vhd:9' bound to instance 'myproject_mac_muladd_11s_26s_36s_37_1_1_DSP48_22_U' of component 'myproject_mac_muladd_11s_26s_36s_37_1_1_DSP48_22' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_26s_36s_37_1_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_mac_muladd_11s_26s_36s_37_1_1_DSP48_22' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_26s_36s_37_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_11s_26s_36s_37_1_1_DSP48_22' (60#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_26s_36s_37_1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mac_muladd_11s_26s_36s_37_1_1' (61#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mac_muladd_11s_26s_36s_37_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_13s_13s_26_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_13s_13s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_13s_13s_26_1_1_U46' of component 'myproject_mul_mul_13s_13s_26_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1889]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U47' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1901]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter din3_WIDTH bound to: 35 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1.vhd:43' bound to instance 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U48' of component 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1913]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter din3_WIDTH bound to: 35 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_23' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1.vhd:9' bound to instance 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_23_U' of component 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_23' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_23' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_23' (62#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1' (63#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U49' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1929]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U50' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1941]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U51' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1953]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U52' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1965]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_12s_12s_24_1_1' declared at '/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_12s_12s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_12s_12s_24_1_1_U53' of component 'myproject_mul_mul_12s_12s_24_1_1' [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:1977]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'myproject' (64#1) [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject.vhd:35]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2145.441 ; gain = 0.000 ; free physical = 36321 ; free virtual = 83051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2145.441 ; gain = 0.000 ; free physical = 36321 ; free virtual = 83050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2577-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcvu9p-flga2577-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2153.383 ; gain = 7.941 ; free physical = 36320 ; free virtual = 83049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2153.387 ; gain = 7.945 ; free physical = 36273 ; free virtual = 83004
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   96 Bit       Adders := 1     
	   2 Input   86 Bit       Adders := 1     
	   2 Input   76 Bit       Adders := 1     
	   4 Input   76 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 19    
	   3 Input   56 Bit       Adders := 1     
	   2 Input   37 Bit       Adders := 1     
	   2 Input   36 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 19    
	   2 Input   31 Bit       Adders := 76    
	   2 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 28    
	   2 Input   10 Bit       Adders := 19    
	   2 Input    9 Bit       Adders := 19    
	   2 Input    3 Bit       Adders := 19    
+---XORs : 
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	              256 Bit    Registers := 1     
	               96 Bit    Registers := 2     
	               86 Bit    Registers := 2     
	               81 Bit    Registers := 1     
	               76 Bit    Registers := 4     
	               73 Bit    Registers := 1     
	               69 Bit    Registers := 1     
	               68 Bit    Registers := 1     
	               64 Bit    Registers := 152   
	               62 Bit    Registers := 1     
	               59 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               39 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 22    
	               31 Bit    Registers := 19    
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 7     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 38    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 24    
	               11 Bit    Registers := 20    
	               10 Bit    Registers := 76    
	                7 Bit    Registers := 39    
	                6 Bit    Registers := 19    
	                5 Bit    Registers := 76    
	                3 Bit    Registers := 57    
	                1 Bit    Registers := 347   
+---Multipliers : 
	              24x81  Multipliers := 1     
	              24x68  Multipliers := 1     
	              24x59  Multipliers := 1     
	              12x73  Multipliers := 1     
	              24x69  Multipliers := 1     
	              12x62  Multipliers := 1     
	              36x39  Multipliers := 1     
	              24x50  Multipliers := 1     
	              12x51  Multipliers := 1     
	              24x37  Multipliers := 1     
	              28x39  Multipliers := 1     
	               7x32  Multipliers := 3     
+---ROMs : 
	                    ROMs := 38    
+---Muxes : 
	   2 Input  256 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 19    
	   2 Input   12 Bit        Muxes := 28    
	   3 Input   12 Bit        Muxes := 19    
	   2 Input   11 Bit        Muxes := 48    
	   2 Input    9 Bit        Muxes := 19    
	   2 Input    6 Bit        Muxes := 76    
	   8 Input    6 Bit        Muxes := 76    
	  32 Input    6 Bit        Muxes := 19    
	   2 Input    1 Bit        Muxes := 243   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP ret_V_21_reg_1517_reg, operation Mode is: (C:0x46b400)+A2*(B:0x973).
DSP Report: register p_Val2_10_reg_1443_reg is absorbed into DSP ret_V_21_reg_1517_reg.
DSP Report: register ret_V_21_reg_1517_reg is absorbed into DSP ret_V_21_reg_1517_reg.
DSP Report: operator myproject_mac_muladd_13ns_16s_24ns_28_1_1_U26/myproject_mac_muladd_13ns_16s_24ns_28_1_1_DSP48_6_U/p is absorbed into DSP ret_V_21_reg_1517_reg.
DSP Report: operator myproject_mac_muladd_13ns_16s_24ns_28_1_1_U26/myproject_mac_muladd_13ns_16s_24ns_28_1_1_DSP48_6_U/m is absorbed into DSP ret_V_21_reg_1517_reg.
DSP Report: Generating DSP p_1_out, operation Mode is: (C' or 0)+A*B''.
DSP Report: register p_Val2_10_reg_1443_reg is absorbed into DSP p_1_out.
DSP Report: register p_Val2_10_reg_1443_pp0_iter1_reg_reg is absorbed into DSP p_1_out.
DSP Report: register p_1_out is absorbed into DSP p_1_out.
DSP Report: operator myproject_mul_mul_16s_28s_36_1_1_U30/myproject_mul_mul_16s_28s_36_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: operator myproject_mul_mul_16s_28s_36_1_1_U30/myproject_mul_mul_16s_28s_36_1_1_DSP48_10_U/p_cvt is absorbed into DSP p_1_out.
DSP Report: Generating DSP myproject_mul_mul_12s_12s_24_1_1_U49/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt, operation Mode is: A2*B2.
DSP Report: register p_2_reg_1687_reg is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U49/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt.
DSP Report: register p_2_reg_1687_reg is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U49/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U49/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U49/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt.
DSP Report: Generating DSP ret_V_29_reg_1672_reg, operation Mode is: (A''*(B:0xbb))'.
DSP Report: register ret_V_35_reg_1558_reg is absorbed into DSP ret_V_29_reg_1672_reg.
DSP Report: register ret_V_35_reg_1558_pp0_iter4_reg_reg is absorbed into DSP ret_V_29_reg_1672_reg.
DSP Report: register ret_V_29_reg_1672_reg is absorbed into DSP ret_V_29_reg_1672_reg.
DSP Report: operator myproject_mul_mul_9ns_17s_25_1_1_U41/myproject_mul_mul_9ns_17s_25_1_1_DSP48_18_U/p_cvt is absorbed into DSP ret_V_29_reg_1672_reg.
DSP Report: Generating DSP r_V_28_reg_1610_reg, operation Mode is: (A2*(B:0x5b))'.
DSP Report: register p_s_reg_1569_reg is absorbed into DSP r_V_28_reg_1610_reg.
DSP Report: register r_V_28_reg_1610_reg is absorbed into DSP r_V_28_reg_1610_reg.
DSP Report: operator myproject_mul_mul_8ns_12s_20_1_1_U33/myproject_mul_mul_8ns_12s_20_1_1_DSP48_13_U/p_cvt is absorbed into DSP r_V_28_reg_1610_reg.
DSP Report: Generating DSP ret_V_30_reg_1677_reg, operation Mode is: (-C+(D+A'')*(B:0x5b)+1-1)'.
DSP Report: register p_0_reg_1563_reg is absorbed into DSP ret_V_30_reg_1677_reg.
DSP Report: register p_0_reg_1563_pp0_iter4_reg_reg is absorbed into DSP ret_V_30_reg_1677_reg.
DSP Report: register ret_V_30_reg_1677_reg is absorbed into DSP ret_V_30_reg_1677_reg.
DSP Report: operator myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1_U42/myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1_DSP48_19_U/p is absorbed into DSP ret_V_30_reg_1677_reg.
DSP Report: operator myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1_U42/myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1_DSP48_19_U/m is absorbed into DSP ret_V_30_reg_1677_reg.
DSP Report: operator myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1_U42/myproject_ama_addmul_sub_16s_12s_8ns_20s_23_1_1_DSP48_19_U/ad is absorbed into DSP ret_V_30_reg_1677_reg.
DSP Report: Generating DSP myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U48/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_23_U/p, operation Mode is: C+((D:0x7ec8c00)+A)*B2.
DSP Report: register p_1_reg_1682_reg is absorbed into DSP myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U48/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_23_U/p.
DSP Report: operator myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U48/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_23_U/p is absorbed into DSP myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U48/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_23_U/p.
DSP Report: operator myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U48/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_23_U/m is absorbed into DSP myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U48/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_23_U/p.
DSP Report: operator myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U48/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_23_U/ad is absorbed into DSP myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U48/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_23_U/p.
DSP Report: Generating DSP ret_V_8_fu_814_p2, operation Mode is: C'+(A*B)'.
DSP Report: register ret_V_8_fu_814_p2 is absorbed into DSP ret_V_8_fu_814_p2.
DSP Report: register r_V_33_reg_1625_reg is absorbed into DSP ret_V_8_fu_814_p2.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U35/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt is absorbed into DSP ret_V_8_fu_814_p2.
DSP Report: operator ret_V_8_fu_814_p2 is absorbed into DSP ret_V_8_fu_814_p2.
DSP Report: Generating DSP myproject_mac_mul_sub_12s_17s_22s_28_1_1_U34/myproject_mac_mul_sub_12s_17s_22s_28_1_1_DSP48_14_U/p, operation Mode is: -C'+A*B2+1-1.
DSP Report: register p_4_reg_1579_reg is absorbed into DSP myproject_mac_mul_sub_12s_17s_22s_28_1_1_U34/myproject_mac_mul_sub_12s_17s_22s_28_1_1_DSP48_14_U/p.
DSP Report: register myproject_mac_mul_sub_12s_17s_22s_28_1_1_U34/myproject_mac_mul_sub_12s_17s_22s_28_1_1_DSP48_14_U/p is absorbed into DSP myproject_mac_mul_sub_12s_17s_22s_28_1_1_U34/myproject_mac_mul_sub_12s_17s_22s_28_1_1_DSP48_14_U/p.
DSP Report: operator myproject_mac_mul_sub_12s_17s_22s_28_1_1_U34/myproject_mac_mul_sub_12s_17s_22s_28_1_1_DSP48_14_U/p is absorbed into DSP myproject_mac_mul_sub_12s_17s_22s_28_1_1_U34/myproject_mac_mul_sub_12s_17s_22s_28_1_1_DSP48_14_U/p.
DSP Report: operator myproject_mac_mul_sub_12s_17s_22s_28_1_1_U34/myproject_mac_mul_sub_12s_17s_22s_28_1_1_DSP48_14_U/m is absorbed into DSP myproject_mac_mul_sub_12s_17s_22s_28_1_1_U34/myproject_mac_mul_sub_12s_17s_22s_28_1_1_DSP48_14_U/p.
DSP Report: Generating DSP r_V_5_fu_827_p2, operation Mode is: A*B2.
DSP Report: register r_V_5_fu_827_p2 is absorbed into DSP r_V_5_fu_827_p2.
DSP Report: operator r_V_5_fu_827_p2 is absorbed into DSP r_V_5_fu_827_p2.
DSP Report: operator r_V_5_fu_827_p2 is absorbed into DSP r_V_5_fu_827_p2.
DSP Report: Generating DSP r_V_5_reg_1692_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register ret_V_7_reg_1615_reg is absorbed into DSP r_V_5_reg_1692_reg.
DSP Report: register r_V_5_reg_1692_reg is absorbed into DSP r_V_5_reg_1692_reg.
DSP Report: operator r_V_5_fu_827_p2 is absorbed into DSP r_V_5_reg_1692_reg.
DSP Report: operator r_V_5_fu_827_p2 is absorbed into DSP r_V_5_reg_1692_reg.
DSP Report: Generating DSP mul_ln1192_2_reg_1762_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1192_2_reg_1762_reg is absorbed into DSP mul_ln1192_2_reg_1762_reg.
DSP Report: operator mul_ln1192_2_fu_976_p2 is absorbed into DSP mul_ln1192_2_reg_1762_reg.
DSP Report: operator mul_ln1192_2_fu_976_p2 is absorbed into DSP mul_ln1192_2_reg_1762_reg.
DSP Report: Generating DSP mul_ln1192_2_fu_976_p2, operation Mode is: A2*B.
DSP Report: register mul_ln1192_2_fu_976_p2 is absorbed into DSP mul_ln1192_2_fu_976_p2.
DSP Report: operator mul_ln1192_2_fu_976_p2 is absorbed into DSP mul_ln1192_2_fu_976_p2.
DSP Report: operator mul_ln1192_2_fu_976_p2 is absorbed into DSP mul_ln1192_2_fu_976_p2.
DSP Report: Generating DSP mul_ln1192_2_reg_1762_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln1192_2_reg_1762_reg is absorbed into DSP mul_ln1192_2_reg_1762_reg.
DSP Report: operator mul_ln1192_2_fu_976_p2 is absorbed into DSP mul_ln1192_2_reg_1762_reg.
DSP Report: operator mul_ln1192_2_fu_976_p2 is absorbed into DSP mul_ln1192_2_reg_1762_reg.
DSP Report: Generating DSP mul_ln1192_3_fu_1049_p2, operation Mode is: A*B.
DSP Report: operator mul_ln1192_3_fu_1049_p2 is absorbed into DSP mul_ln1192_3_fu_1049_p2.
DSP Report: operator mul_ln1192_3_fu_1049_p2 is absorbed into DSP mul_ln1192_3_fu_1049_p2.
DSP Report: Generating DSP mul_ln1192_3_reg_1812_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln1192_3_reg_1812_reg is absorbed into DSP mul_ln1192_3_reg_1812_reg.
DSP Report: operator mul_ln1192_3_fu_1049_p2 is absorbed into DSP mul_ln1192_3_reg_1812_reg.
DSP Report: operator mul_ln1192_3_fu_1049_p2 is absorbed into DSP mul_ln1192_3_reg_1812_reg.
DSP Report: Generating DSP mul_ln1192_3_fu_1049_p2, operation Mode is: A*B.
DSP Report: operator mul_ln1192_3_fu_1049_p2 is absorbed into DSP mul_ln1192_3_fu_1049_p2.
DSP Report: operator mul_ln1192_3_fu_1049_p2 is absorbed into DSP mul_ln1192_3_fu_1049_p2.
DSP Report: Generating DSP mul_ln1192_3_reg_1812_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln1192_3_reg_1812_reg is absorbed into DSP mul_ln1192_3_reg_1812_reg.
DSP Report: operator mul_ln1192_3_fu_1049_p2 is absorbed into DSP mul_ln1192_3_reg_1812_reg.
DSP Report: operator mul_ln1192_3_fu_1049_p2 is absorbed into DSP mul_ln1192_3_reg_1812_reg.
DSP Report: Generating DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product, operation Mode is: A*B''.
DSP Report: register p_3_reg_1631_pp0_iter6_reg_reg is absorbed into DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product.
DSP Report: register p_3_reg_1631_pp0_iter7_reg_reg is absorbed into DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product.
DSP Report: operator myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product.
DSP Report: operator myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product.
DSP Report: Generating DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*BCIN2.
DSP Report: register p_3_reg_1631_pp0_iter7_reg_reg is absorbed into DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product, operation Mode is: A*B''.
DSP Report: register p_3_reg_1631_pp0_iter6_reg_reg is absorbed into DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product.
DSP Report: register p_3_reg_1631_pp0_iter7_reg_reg is absorbed into DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product.
DSP Report: operator myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product.
DSP Report: operator myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product.
DSP Report: Generating DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register p_3_reg_1631_pp0_iter6_reg_reg is absorbed into DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: register p_3_reg_1631_pp0_iter7_reg_reg is absorbed into DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP mul_ln1192_reg_1481_reg, operation Mode is: (A*(B:0x2d5))'.
DSP Report: register mul_ln1192_reg_1481_reg is absorbed into DSP mul_ln1192_reg_1481_reg.
DSP Report: operator myproject_mul_mul_11ns_16s_26_1_1_U21/myproject_mul_mul_11ns_16s_26_1_1_DSP48_1_U/p_cvt is absorbed into DSP mul_ln1192_reg_1481_reg.
DSP Report: Generating DSP myproject_mac_muladd_11s_16s_26s_26_1_1_U24/myproject_mac_muladd_11s_16s_26s_26_1_1_DSP48_4_U/p, operation Mode is: PCIN+A2*(B:0x3fd2b).
DSP Report: register sext_ln1118_2_reg_1466_reg is absorbed into DSP myproject_mac_muladd_11s_16s_26s_26_1_1_U24/myproject_mac_muladd_11s_16s_26s_26_1_1_DSP48_4_U/p.
DSP Report: operator myproject_mac_muladd_11s_16s_26s_26_1_1_U24/myproject_mac_muladd_11s_16s_26s_26_1_1_DSP48_4_U/p is absorbed into DSP myproject_mac_muladd_11s_16s_26s_26_1_1_U24/myproject_mac_muladd_11s_16s_26s_26_1_1_DSP48_4_U/p.
DSP Report: operator myproject_mac_muladd_11s_16s_26s_26_1_1_U24/myproject_mac_muladd_11s_16s_26s_26_1_1_DSP48_4_U/m is absorbed into DSP myproject_mac_muladd_11s_16s_26s_26_1_1_U24/myproject_mac_muladd_11s_16s_26s_26_1_1_DSP48_4_U/p.
DSP Report: Generating DSP ret_V_10_reg_1717_reg, operation Mode is: (C+A''*B2)'.
DSP Report: register p_3_reg_1631_reg is absorbed into DSP ret_V_10_reg_1717_reg.
DSP Report: register p_Val2_1_reg_1452_pp0_iter3_reg_reg is absorbed into DSP ret_V_10_reg_1717_reg.
DSP Report: register p_Val2_1_reg_1452_pp0_iter4_reg_reg is absorbed into DSP ret_V_10_reg_1717_reg.
DSP Report: register ret_V_10_reg_1717_reg is absorbed into DSP ret_V_10_reg_1717_reg.
DSP Report: operator myproject_mac_muladd_16s_12s_26s_28_1_1_U44/myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_21_U/p is absorbed into DSP ret_V_10_reg_1717_reg.
DSP Report: operator myproject_mac_muladd_16s_12s_26s_28_1_1_U44/myproject_mac_muladd_16s_12s_26s_28_1_1_DSP48_21_U/m is absorbed into DSP ret_V_10_reg_1717_reg.
DSP Report: Generating DSP r_V_22_reg_1827_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_22_reg_1827_reg is absorbed into DSP r_V_22_reg_1827_reg.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U52/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt is absorbed into DSP r_V_22_reg_1827_reg.
DSP Report: Generating DSP mul_ln728_1_reg_1657_reg, operation Mode is: (A''*(B:0x3fd45))'.
DSP Report: register sext_ln1118_2_reg_1466_pp0_iter2_reg_reg is absorbed into DSP mul_ln728_1_reg_1657_reg.
DSP Report: register sext_ln1118_2_reg_1466_pp0_iter3_reg_reg is absorbed into DSP mul_ln728_1_reg_1657_reg.
DSP Report: register mul_ln728_1_reg_1657_reg is absorbed into DSP mul_ln728_1_reg_1657_reg.
DSP Report: operator myproject_mul_mul_11s_16s_26_1_1_U39/myproject_mul_mul_11s_16s_26_1_1_DSP48_16_U/p_cvt is absorbed into DSP mul_ln728_1_reg_1657_reg.
DSP Report: Generating DSP r_V_19_reg_1662_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_19_reg_1662_reg is absorbed into DSP r_V_19_reg_1662_reg.
DSP Report: operator myproject_mul_mul_13s_13s_26_1_1_U40/myproject_mul_mul_13s_13s_26_1_1_DSP48_17_U/p_cvt is absorbed into DSP r_V_19_reg_1662_reg.
DSP Report: Generating DSP ret_V_39_reg_1732_reg, operation Mode is: C+A*(B:0x3fd45).
DSP Report: register ret_V_39_reg_1732_reg is absorbed into DSP ret_V_39_reg_1732_reg.
DSP Report: operator myproject_mac_muladd_11s_26s_36s_37_1_1_U45/myproject_mac_muladd_11s_26s_36s_37_1_1_DSP48_22_U/p is absorbed into DSP ret_V_39_reg_1732_reg.
DSP Report: operator myproject_mac_muladd_11s_26s_36s_37_1_1_U45/myproject_mac_muladd_11s_26s_36s_37_1_1_DSP48_22_U/m is absorbed into DSP ret_V_39_reg_1732_reg.
DSP Report: Generating DSP myproject_mul_mul_12s_12s_24_1_1_U35/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt, operation Mode is: A*B.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U35/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U35/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt.
DSP Report: Generating DSP r_V_20_reg_1782_reg, operation Mode is: (A*B'')'.
DSP Report: register r_V_33_reg_1625_reg is absorbed into DSP r_V_20_reg_1782_reg.
DSP Report: register r_V_33_reg_1625_pp0_iter5_reg_reg is absorbed into DSP r_V_20_reg_1782_reg.
DSP Report: register r_V_20_reg_1782_reg is absorbed into DSP r_V_20_reg_1782_reg.
DSP Report: operator r_V_20_fu_1019_p2 is absorbed into DSP r_V_20_reg_1782_reg.
DSP Report: operator r_V_20_fu_1019_p2 is absorbed into DSP r_V_20_reg_1782_reg.
DSP Report: Generating DSP r_V_20_fu_1019_p2, operation Mode is: A''*B.
DSP Report: register r_V_33_reg_1625_reg is absorbed into DSP r_V_20_fu_1019_p2.
DSP Report: register r_V_33_reg_1625_pp0_iter5_reg_reg is absorbed into DSP r_V_20_fu_1019_p2.
DSP Report: operator r_V_20_fu_1019_p2 is absorbed into DSP r_V_20_fu_1019_p2.
DSP Report: operator r_V_20_fu_1019_p2 is absorbed into DSP r_V_20_fu_1019_p2.
DSP Report: Generating DSP r_V_20_reg_1782_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register r_V_20_reg_1782_reg is absorbed into DSP r_V_20_reg_1782_reg.
DSP Report: register r_V_20_reg_1782_reg is absorbed into DSP r_V_20_reg_1782_reg.
DSP Report: register r_V_20_reg_1782_reg is absorbed into DSP r_V_20_reg_1782_reg.
DSP Report: operator r_V_20_fu_1019_p2 is absorbed into DSP r_V_20_reg_1782_reg.
DSP Report: operator r_V_20_fu_1019_p2 is absorbed into DSP r_V_20_reg_1782_reg.
DSP Report: Generating DSP myproject_mul_mul_12s_12s_24_1_1_U50/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt, operation Mode is: A*B.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U50/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U50/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt.
DSP Report: Generating DSP mul_ln1192_6_fu_1100_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1192_6_fu_1100_p2 is absorbed into DSP mul_ln1192_6_fu_1100_p2.
DSP Report: operator mul_ln1192_6_fu_1100_p2 is absorbed into DSP mul_ln1192_6_fu_1100_p2.
DSP Report: operator mul_ln1192_6_fu_1100_p2 is absorbed into DSP mul_ln1192_6_fu_1100_p2.
DSP Report: Generating DSP mul_ln1192_6_reg_1822_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register r_V_21_reg_1787_reg is absorbed into DSP mul_ln1192_6_reg_1822_reg.
DSP Report: register mul_ln1192_6_reg_1822_reg is absorbed into DSP mul_ln1192_6_reg_1822_reg.
DSP Report: operator mul_ln1192_6_fu_1100_p2 is absorbed into DSP mul_ln1192_6_reg_1822_reg.
DSP Report: operator mul_ln1192_6_fu_1100_p2 is absorbed into DSP mul_ln1192_6_reg_1822_reg.
DSP Report: Generating DSP mul_ln1192_6_fu_1100_p2, operation Mode is: A2*B.
DSP Report: register r_V_21_reg_1787_reg is absorbed into DSP mul_ln1192_6_fu_1100_p2.
DSP Report: operator mul_ln1192_6_fu_1100_p2 is absorbed into DSP mul_ln1192_6_fu_1100_p2.
DSP Report: operator mul_ln1192_6_fu_1100_p2 is absorbed into DSP mul_ln1192_6_fu_1100_p2.
DSP Report: Generating DSP mul_ln1192_6_reg_1822_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register r_V_21_reg_1787_reg is absorbed into DSP mul_ln1192_6_reg_1822_reg.
DSP Report: register mul_ln1192_6_reg_1822_reg is absorbed into DSP mul_ln1192_6_reg_1822_reg.
DSP Report: operator mul_ln1192_6_fu_1100_p2 is absorbed into DSP mul_ln1192_6_reg_1822_reg.
DSP Report: operator mul_ln1192_6_fu_1100_p2 is absorbed into DSP mul_ln1192_6_reg_1822_reg.
DSP Report: Generating DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A*B)'.
DSP Report: register myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product.
DSP Report: operator myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product.
DSP Report: Generating DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product, operation Mode is: A*B.
DSP Report: operator myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product.
DSP Report: operator myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product.
DSP Report: Generating DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP r_V_27_reg_1837_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_27_reg_1837_reg is absorbed into DSP r_V_27_reg_1837_reg.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U53/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt is absorbed into DSP r_V_27_reg_1837_reg.
DSP Report: Generating DSP r_V_26_reg_1802_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_26_reg_1802_reg is absorbed into DSP r_V_26_reg_1802_reg.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U51/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt is absorbed into DSP r_V_26_reg_1802_reg.
DSP Report: Generating DSP r_V_23_reg_1742_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_23_reg_1742_reg is absorbed into DSP r_V_23_reg_1742_reg.
DSP Report: operator myproject_mul_mul_13s_13s_26_1_1_U46/myproject_mul_mul_13s_13s_26_1_1_DSP48_17_U/p_cvt is absorbed into DSP r_V_23_reg_1742_reg.
DSP Report: Generating DSP myproject_mul_mul_12s_12s_24_1_1_U47/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt, operation Mode is: A*B.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U47/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt is absorbed into DSP myproject_mul_mul_12s_12s_24_1_1_U47/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt.
DSP Report: Generating DSP r_V_25_fu_1034_p2, operation Mode is: A*B2.
DSP Report: register r_V_25_fu_1034_p2 is absorbed into DSP r_V_25_fu_1034_p2.
DSP Report: operator r_V_25_fu_1034_p2 is absorbed into DSP r_V_25_fu_1034_p2.
DSP Report: operator r_V_25_fu_1034_p2 is absorbed into DSP r_V_25_fu_1034_p2.
DSP Report: Generating DSP r_V_25_reg_1797_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register r_V_24_reg_1747_reg is absorbed into DSP r_V_25_reg_1797_reg.
DSP Report: register r_V_25_reg_1797_reg is absorbed into DSP r_V_25_reg_1797_reg.
DSP Report: operator r_V_25_fu_1034_p2 is absorbed into DSP r_V_25_reg_1797_reg.
DSP Report: operator r_V_25_fu_1034_p2 is absorbed into DSP r_V_25_reg_1797_reg.
DSP Report: Generating DSP mul_ln1192_9_reg_1832_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln1192_9_reg_1832_reg is absorbed into DSP mul_ln1192_9_reg_1832_reg.
DSP Report: operator mul_ln1192_9_fu_1115_p2 is absorbed into DSP mul_ln1192_9_reg_1832_reg.
DSP Report: operator mul_ln1192_9_fu_1115_p2 is absorbed into DSP mul_ln1192_9_reg_1832_reg.
DSP Report: Generating DSP mul_ln1192_9_fu_1115_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1192_9_fu_1115_p2 is absorbed into DSP mul_ln1192_9_fu_1115_p2.
DSP Report: operator mul_ln1192_9_fu_1115_p2 is absorbed into DSP mul_ln1192_9_fu_1115_p2.
DSP Report: operator mul_ln1192_9_fu_1115_p2 is absorbed into DSP mul_ln1192_9_fu_1115_p2.
DSP Report: Generating DSP mul_ln1192_9_reg_1832_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln1192_9_reg_1832_reg is absorbed into DSP mul_ln1192_9_reg_1832_reg.
DSP Report: operator mul_ln1192_9_fu_1115_p2 is absorbed into DSP mul_ln1192_9_reg_1832_reg.
DSP Report: operator mul_ln1192_9_fu_1115_p2 is absorbed into DSP mul_ln1192_9_reg_1832_reg.
DSP Report: Generating DSP myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/tmp_product.
DSP Report: operator myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/tmp_product.
DSP Report: Generating DSP myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/tmp_product, operation Mode is: A*B.
DSP Report: operator myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/tmp_product.
DSP Report: operator myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/tmp_product.
DSP Report: Generating DSP myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_24s_68s_86_2_1_U20/myproject_mul_24s_68s_86_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mac_mulsub_18s_18s_26ns_26_1_1_U29/myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U/p, operation Mode is: C'-A*B.
DSP Report: register myproject_mac_mulsub_18s_18s_26ns_26_1_1_U29/myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U/p is absorbed into DSP myproject_mac_mulsub_18s_18s_26ns_26_1_1_U29/myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U/p.
DSP Report: operator myproject_mac_mulsub_18s_18s_26ns_26_1_1_U29/myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U/p is absorbed into DSP myproject_mac_mulsub_18s_18s_26ns_26_1_1_U29/myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U/p.
DSP Report: operator myproject_mac_mulsub_18s_18s_26ns_26_1_1_U29/myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U/m is absorbed into DSP myproject_mac_mulsub_18s_18s_26ns_26_1_1_U29/myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U/p.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP r_V_18_reg_1652_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_18_reg_1652_reg is absorbed into DSP r_V_18_reg_1652_reg.
DSP Report: operator myproject_mul_mul_12s_12s_24_1_1_U38/myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U/p_cvt is absorbed into DSP r_V_18_reg_1652_reg.
DSP Report: Generating DSP r_V_13_reg_1538_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_13_reg_1538_reg is absorbed into DSP r_V_13_reg_1538_reg.
DSP Report: operator myproject_mul_mul_16s_16s_32_1_1_U28/myproject_mul_mul_16s_16s_32_1_1_DSP48_8_U/p_cvt is absorbed into DSP r_V_13_reg_1538_reg.
DSP Report: Generating DSP r_V_16_reg_1600_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_16_reg_1600_reg is absorbed into DSP r_V_16_reg_1600_reg.
DSP Report: operator myproject_mul_mul_18s_18s_36_1_1_U32/myproject_mul_mul_18s_18s_36_1_1_DSP48_12_U/p_cvt is absorbed into DSP r_V_16_reg_1600_reg.
DSP Report: Generating DSP r_V_17_fu_766_p2, operation Mode is: A*B2.
DSP Report: register r_V_17_fu_766_p2 is absorbed into DSP r_V_17_fu_766_p2.
DSP Report: operator r_V_17_fu_766_p2 is absorbed into DSP r_V_17_fu_766_p2.
DSP Report: operator r_V_17_fu_766_p2 is absorbed into DSP r_V_17_fu_766_p2.
DSP Report: Generating DSP r_V_17_reg_1647_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register r_V_14_reg_1595_reg is absorbed into DSP r_V_17_reg_1647_reg.
DSP Report: register r_V_17_reg_1647_reg is absorbed into DSP r_V_17_reg_1647_reg.
DSP Report: operator r_V_17_fu_766_p2 is absorbed into DSP r_V_17_reg_1647_reg.
DSP Report: operator r_V_17_fu_766_p2 is absorbed into DSP r_V_17_reg_1647_reg.
DSP Report: Generating DSP r_V_17_fu_766_p2, operation Mode is: A*B2.
DSP Report: register r_V_17_fu_766_p2 is absorbed into DSP r_V_17_fu_766_p2.
DSP Report: operator r_V_17_fu_766_p2 is absorbed into DSP r_V_17_fu_766_p2.
DSP Report: operator r_V_17_fu_766_p2 is absorbed into DSP r_V_17_fu_766_p2.
DSP Report: Generating DSP r_V_17_reg_1647_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register r_V_14_reg_1595_reg is absorbed into DSP r_V_17_reg_1647_reg.
DSP Report: register r_V_17_reg_1647_reg is absorbed into DSP r_V_17_reg_1647_reg.
DSP Report: operator r_V_17_fu_766_p2 is absorbed into DSP r_V_17_reg_1647_reg.
DSP Report: operator r_V_17_fu_766_p2 is absorbed into DSP r_V_17_reg_1647_reg.
DSP Report: Generating DSP myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product.
DSP Report: operator myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product.
DSP Report: Generating DSP myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product.
DSP Report: operator myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product.
DSP Report: Generating DSP myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP r_V_9_reg_1642_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_Val2_3_reg_1472_pp0_iter2_reg_reg is absorbed into DSP r_V_9_reg_1642_reg.
DSP Report: register p_Val2_3_reg_1472_pp0_iter3_reg_reg is absorbed into DSP r_V_9_reg_1642_reg.
DSP Report: register p_Val2_3_reg_1472_pp0_iter2_reg_reg is absorbed into DSP r_V_9_reg_1642_reg.
DSP Report: register p_Val2_3_reg_1472_pp0_iter3_reg_reg is absorbed into DSP r_V_9_reg_1642_reg.
DSP Report: register r_V_9_reg_1642_reg is absorbed into DSP r_V_9_reg_1642_reg.
DSP Report: operator myproject_mul_mul_16s_16s_32_1_1_U37/myproject_mul_mul_16s_16s_32_1_1_DSP48_8_U/p_cvt is absorbed into DSP r_V_9_reg_1642_reg.
DSP Report: Generating DSP mul_ln700_1_fu_988_p2, operation Mode is: A2*B.
DSP Report: register mul_ln700_1_fu_988_p2 is absorbed into DSP mul_ln700_1_fu_988_p2.
DSP Report: operator mul_ln700_1_fu_988_p2 is absorbed into DSP mul_ln700_1_fu_988_p2.
DSP Report: operator mul_ln700_1_fu_988_p2 is absorbed into DSP mul_ln700_1_fu_988_p2.
DSP Report: Generating DSP mul_ln700_1_fu_988_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register r_V_10_reg_1712_reg is absorbed into DSP mul_ln700_1_fu_988_p2.
DSP Report: operator mul_ln700_1_fu_988_p2 is absorbed into DSP mul_ln700_1_fu_988_p2.
DSP Report: operator mul_ln700_1_fu_988_p2 is absorbed into DSP mul_ln700_1_fu_988_p2.
DSP Report: Generating DSP mul_ln700_1_fu_988_p2, operation Mode is: A*B2.
DSP Report: register mul_ln700_1_fu_988_p2 is absorbed into DSP mul_ln700_1_fu_988_p2.
DSP Report: operator mul_ln700_1_fu_988_p2 is absorbed into DSP mul_ln700_1_fu_988_p2.
DSP Report: operator mul_ln700_1_fu_988_p2 is absorbed into DSP mul_ln700_1_fu_988_p2.
DSP Report: Generating DSP mul_ln700_1_fu_988_p2, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register r_V_10_reg_1712_reg is absorbed into DSP mul_ln700_1_fu_988_p2.
DSP Report: operator mul_ln700_1_fu_988_p2 is absorbed into DSP mul_ln700_1_fu_988_p2.
DSP Report: operator mul_ln700_1_fu_988_p2 is absorbed into DSP mul_ln700_1_fu_988_p2.
DSP Report: Generating DSP myproject_mul_mul_7ns_16s_22_1_1_U43/myproject_mul_mul_7ns_16s_22_1_1_DSP48_20_U/p_cvt, operation Mode is: A2*(B:0x32).
DSP Report: register p_Val2_2_reg_1458_pp0_iter4_reg_reg is absorbed into DSP myproject_mul_mul_7ns_16s_22_1_1_U43/myproject_mul_mul_7ns_16s_22_1_1_DSP48_20_U/p_cvt.
DSP Report: operator myproject_mul_mul_7ns_16s_22_1_1_U43/myproject_mul_mul_7ns_16s_22_1_1_DSP48_20_U/p_cvt is absorbed into DSP myproject_mul_mul_7ns_16s_22_1_1_U43/myproject_mul_mul_7ns_16s_22_1_1_DSP48_20_U/p_cvt.
DSP Report: Generating DSP r_V_7_reg_1637_reg, operation Mode is: (A*B)'.
DSP Report: register r_V_7_reg_1637_reg is absorbed into DSP r_V_7_reg_1637_reg.
DSP Report: operator myproject_mul_mul_16s_16s_32_1_1_U36/myproject_mul_mul_16s_16s_32_1_1_DSP48_8_U/p_cvt is absorbed into DSP r_V_7_reg_1637_reg.
DSP Report: Generating DSP trunc_ln708_2_reg_1486_reg, operation Mode is: (A*(B:0x18b))'.
DSP Report: register trunc_ln708_2_reg_1486_reg is absorbed into DSP trunc_ln708_2_reg_1486_reg.
DSP Report: operator myproject_mul_mul_10ns_16s_26_1_1_U22/myproject_mul_mul_10ns_16s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP trunc_ln708_2_reg_1486_reg.
DSP Report: Generating DSP myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U31/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/p, operation Mode is: (C:0x62400)+(D+A)*(B:0x1c4).
DSP Report: operator myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U31/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/p is absorbed into DSP myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U31/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/p.
DSP Report: operator myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U31/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/m is absorbed into DSP myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U31/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/p.
DSP Report: operator myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U31/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/ad is absorbed into DSP myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U31/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/p.
DSP Report: Generating DSP myproject_mac_muladd_14ns_16s_26ns_26_1_1_U23/myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_3_U/p, operation Mode is: C+A*(B:0x138c).
DSP Report: operator myproject_mac_muladd_14ns_16s_26ns_26_1_1_U23/myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_3_U/p is absorbed into DSP myproject_mac_muladd_14ns_16s_26ns_26_1_1_U23/myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_3_U/p.
DSP Report: operator myproject_mac_muladd_14ns_16s_26ns_26_1_1_U23/myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_3_U/m is absorbed into DSP myproject_mac_muladd_14ns_16s_26ns_26_1_1_U23/myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_3_U/p.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x28be).
DSP Report: operator myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_15ns_16s_31_1_1_U15/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mac_muladd_13ns_16s_21ns_26_1_1_U25/myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_5_U/p, operation Mode is: (C:0xda800)+A2*(B:0x973).
DSP Report: register p_Val2_7_reg_1491_reg is absorbed into DSP myproject_mac_muladd_13ns_16s_21ns_26_1_1_U25/myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_5_U/p.
DSP Report: operator myproject_mac_muladd_13ns_16s_21ns_26_1_1_U25/myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_5_U/p is absorbed into DSP myproject_mac_muladd_13ns_16s_21ns_26_1_1_U25/myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_5_U/p.
DSP Report: operator myproject_mac_muladd_13ns_16s_21ns_26_1_1_U25/myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_5_U/m is absorbed into DSP myproject_mac_muladd_13ns_16s_21ns_26_1_1_U25/myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_5_U/p.
DSP Report: Generating DSP myproject_mac_muladd_13ns_16s_19ns_26_1_1_U27/myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_7_U/p, operation Mode is: (C:0x2c800)+A2*(B:0xb77).
DSP Report: register p_Val2_7_reg_1491_reg is absorbed into DSP myproject_mac_muladd_13ns_16s_19ns_26_1_1_U27/myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_7_U/p.
DSP Report: operator myproject_mac_muladd_13ns_16s_19ns_26_1_1_U27/myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_7_U/p is absorbed into DSP myproject_mac_muladd_13ns_16s_19ns_26_1_1_U27/myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_7_U/p.
DSP Report: operator myproject_mac_muladd_13ns_16s_19ns_26_1_1_U27/myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_7_U/m is absorbed into DSP myproject_mac_muladd_13ns_16s_19ns_26_1_1_U27/myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_7_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:45 . Memory (MB): peak = 2857.836 ; gain = 712.395 ; free physical = 35358 ; free virtual = 82085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------------------------+------------------------------------------------------------------+---------------+----------------+
|Module Name                   | RTL Object                                                       | Depth x Width | Implemented As | 
+------------------------------+------------------------------------------------------------------+---------------+----------------+
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|myproject                     | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|myproject                     | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|myproject                     | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|myproject                     | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|myproject                     | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|myproject                     | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|myproject                     | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|myproject                     | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|myproject                     | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|myproject                     | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|myproject                     | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|myproject                     | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|sin_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg | 512x10        | Block RAM      | 
|cos_lut_ap_fixed_16_6_5_3_0_s | sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg | 512x11        | Block RAM      | 
+------------------------------+------------------------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                               | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (C:0x46b400)+A2*(B:0x973)   | 16     | 13     | 24     | -      | 28     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|myproject                                                 | (C' or 0)+A*B''             | 27     | 16     | 15     | -      | 43     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|myproject                                                 | A2*B2                       | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (A''*(B:0xbb))'             | 17     | 9      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                 | (A2*(B:0x5b))'              | 12     | 8      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                 | (-C+(D+A'')*(B:0x5b)+1-1)'  | 12     | 8      | 21     | 16     | 23     | 2    | 0    | 0    | 0    | 0     | 0    | 1    | 
|myproject                                                 | C+((D:0x7ec8c00)+A)*B2      | 23     | 12     | 35     | 22     | 36     | 0    | 1    | 0    | 0    | 0     | 0    | 0    | 
|myproject                                                 | C'+(A*B)'                   | 12     | 12     | 23     | -      | 25     | 0    | 0    | 1    | -    | -     | 1    | 0    | 
|myproject                                                 | -C'+A*B2+1-1                | 17     | 12     | 28     | -      | 28     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|myproject                                                 | A*B2                        | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A*B2             | 25     | 11     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | (A*B)'                      | 17     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                 | A2*B                        | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A*B              | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | A*B                         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A*B              | 12     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | A*B                         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A*B              | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | A*B''                       | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A*BCIN2          | 22     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | A*B''                       | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A*B''            | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | (A*(B:0x2d5))'              | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                 | PCIN+A2*(B:0x3fd2b)         | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (C+A''*B2)'                 | 16     | 12     | 26     | -      | 28     | 2    | 1    | 0    | -    | -     | 0    | 1    | 
|myproject                                                 | (A*B)'                      | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                 | (A''*(B:0x3fd45))'          | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                 | (A*B)'                      | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                 | C+A*(B:0x3fd45)             | 26     | 11     | 36     | -      | 37     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|myproject_mul_mul_12s_12s_24_1_1_DSP48_15                 | A*B                         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (A*B'')'                    | 20     | 7      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|myproject                                                 | A''*B                       | 24     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A*B''            | 20     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|myproject_mul_mul_12s_12s_24_1_1_DSP48_15                 | A*B                         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | A*B2                        | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A*B2             | 25     | 7      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | A2*B                        | 24     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A2*B             | 24     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | (A*B)'                      | 24     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                 | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | (A*B)'                      | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                 | (A*B)'                      | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                 | (A*B)'                      | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_mul_12s_12s_24_1_1_DSP48_15                 | A*B                         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | A*B2                        | 26     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A*B2             | 26     | 7      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | (A*B)'                      | 24     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                 | A*B2                        | 24     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A*B              | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | C'-A*B                      | 18     | 18     | 26     | -      | 26     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (A*B)'                      | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                 | (A*B)'                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                 | (A*B)'                      | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                 | A*B2                        | 19     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A2*B             | 22     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | A*B2                        | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A2*B             | 22     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | A*B                         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A*B              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                                                 | (A''*B'')'                  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|myproject                                                 | A2*B                        | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A2*B             | 22     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | A*B2                        | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (PCIN>>17)+A2*B             | 22     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | A2*(B:0x32)                 | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (A*B)'                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                 | (A*(B:0x18b))'              | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11 | (C:0x62400)+(D+A)*(B:0x1c4) | 16     | 10     | 20     | 16     | 26     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_3         | C+A*(B:0x138c)              | 16     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                 | A*(B:0x28be)                | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject                                                 | (C:0xda800)+A2*(B:0x973)    | 16     | 13     | 21     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|myproject                                                 | (C:0x2c800)+A2*(B:0xb77)    | 16     | 13     | 19     | -      | 26     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:46 . Memory (MB): peak = 2857.840 ; gain = 712.398 ; free physical = 35357 ; free virtual = 82085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:49 . Memory (MB): peak = 2865.848 ; gain = 720.406 ; free physical = 35361 ; free virtual = 82089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:52 . Memory (MB): peak = 2865.848 ; gain = 720.406 ; free physical = 35359 ; free virtual = 82086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:52 . Memory (MB): peak = 2865.848 ; gain = 720.406 ; free physical = 35359 ; free virtual = 82086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:52 . Memory (MB): peak = 2865.848 ; gain = 720.406 ; free physical = 35359 ; free virtual = 82086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:52 . Memory (MB): peak = 2865.848 ; gain = 720.406 ; free physical = 35359 ; free virtual = 82086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:52 . Memory (MB): peak = 2865.848 ; gain = 720.406 ; free physical = 35359 ; free virtual = 82086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:53 . Memory (MB): peak = 2865.848 ; gain = 720.406 ; free physical = 35359 ; free virtual = 82086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | p_Val2_1_reg_1452_pp0_iter2_reg_reg[15]      | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | trunc_ln708_1_reg_1757_pp0_iter9_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |myproject_ap_dcmp_0_no_dsp_64 |        76|
+------+------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |myproject_ap_dcmp_0_no_dsp_64_bbox    |     1|
|2     |myproject_ap_dcmp_0_no_dsp_64_bbox_0_ |    75|
|77    |BUFG                                  |     1|
|78    |CARRY8                                |   310|
|79    |DSP48E2                               |     9|
|80    |DSP_ALU                               |    90|
|81    |DSP_A_B_DATA                          |    90|
|82    |DSP_C_DATA                            |    90|
|83    |DSP_MULTIPLIER                        |    90|
|84    |DSP_M_DATA                            |    90|
|85    |DSP_OUTPUT                            |    90|
|86    |DSP_PREADD                            |    90|
|87    |DSP_PREADD_DATA                       |    90|
|88    |LUT1                                  |  1219|
|89    |LUT2                                  |  1022|
|90    |LUT3                                  |   687|
|91    |LUT4                                  |   708|
|92    |LUT5                                  |   615|
|93    |LUT6                                  |  1211|
|94    |MUXF7                                 |    89|
|95    |RAMB18E2                              |    20|
|96    |SRL16E                                |    32|
|97    |FDRE                                  |  3009|
|98    |IBUF                                  |   100|
|99    |OBUF                                  |    88|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                        |Module                                                                                                                                      |Cells |
+------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                             |                                                                                                                                            | 10524|
|2     |  ret_V_29_reg_1672_reg                                         |mul_ln728_1_reg_1657_reg_funnel__1                                                                                                          |     8|
|3     |  r_V_28_reg_1610_reg                                           |r_V_28_reg_1610_reg_funnel                                                                                                                  |     8|
|4     |  ret_V_30_reg_1677_reg                                         |ret_V_30_reg_1677_reg_funnel                                                                                                                |     8|
|5     |  ret_V_8_fu_814_p2                                             |r_V_27_reg_1837_reg_funnel__2                                                                                                               |     8|
|6     |  r_V_5_fu_827_p2                                               |\myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product__0_funnel__3                                           |     8|
|7     |  r_V_5_reg_1692_reg                                            |r_V_5_reg_1692_reg_funnel                                                                                                                   |     8|
|8     |  mul_ln1192_2_reg_1762_reg                                     |mul_ln1192_2_reg_1762_reg_funnel                                                                                                            |     8|
|9     |  mul_ln1192_2_fu_976_p2                                        |mul_ln1192_6_fu_1100_p2__0_funnel__4                                                                                                        |     8|
|10    |  mul_ln1192_2_reg_1762_reg__0                                  |r_V_5_reg_1692_reg_funnel__2                                                                                                                |     8|
|11    |  mul_ln1192_3_fu_1049_p2                                       |mul_ln1192_3_fu_1049_p2_funnel                                                                                                              |     8|
|12    |  mul_ln1192_3_reg_1812_reg                                     |\grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381/myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt_funnel__1  |     8|
|13    |  mul_ln1192_3_fu_1049_p2__0                                    |mul_ln1192_3_fu_1049_p2__0_funnel                                                                                                           |     8|
|14    |  mul_ln1192_3_reg_1812_reg__0                                  |r_V_20_reg_1782_reg__0_funnel__1                                                                                                            |     8|
|15    |  mul_ln1192_reg_1481_reg                                       |mul_ln1192_reg_1481_reg_funnel                                                                                                              |     8|
|16    |  ret_V_10_reg_1717_reg                                         |ret_V_10_reg_1717_reg_funnel                                                                                                                |     8|
|17    |  r_V_22_reg_1827_reg                                           |r_V_27_reg_1837_reg_funnel__1                                                                                                               |     8|
|18    |  mul_ln728_1_reg_1657_reg                                      |mul_ln728_1_reg_1657_reg_funnel                                                                                                             |     8|
|19    |  r_V_19_reg_1662_reg                                           |mul_ln1192_reg_1481_reg_funnel__6                                                                                                           |     8|
|20    |  ret_V_39_reg_1732_reg                                         |mul_ln1192_reg_1481_reg_funnel__4                                                                                                           |     8|
|21    |  r_V_20_reg_1782_reg                                           |r_V_20_reg_1782_reg_funnel                                                                                                                  |     8|
|22    |  r_V_20_fu_1019_p2                                             |\myproject_mul_mul_7ns_16s_22_1_1_U43/myproject_mul_mul_7ns_16s_22_1_1_DSP48_20_U/p_cvt_funnel__1                                           |     8|
|23    |  r_V_20_reg_1782_reg__0                                        |r_V_20_reg_1782_reg__0_funnel                                                                                                               |     8|
|24    |  mul_ln1192_6_fu_1100_p2                                       |\myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product__0_funnel__2                                           |     8|
|25    |  mul_ln1192_6_reg_1822_reg                                     |r_V_5_reg_1692_reg_funnel__1                                                                                                                |     8|
|26    |  mul_ln1192_6_fu_1100_p2__0                                    |mul_ln1192_6_fu_1100_p2__0_funnel                                                                                                           |     8|
|27    |  mul_ln1192_6_reg_1822_reg__0                                  |mul_ln1192_6_reg_1822_reg__0_funnel                                                                                                         |     8|
|28    |  r_V_27_reg_1837_reg                                           |r_V_27_reg_1837_reg_funnel                                                                                                                  |     8|
|29    |  r_V_26_reg_1802_reg                                           |r_V_27_reg_1837_reg_funnel__3                                                                                                               |     8|
|30    |  r_V_23_reg_1742_reg                                           |mul_ln1192_reg_1481_reg_funnel__7                                                                                                           |     8|
|31    |  r_V_25_fu_1034_p2                                             |\myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product__0_funnel__5                                           |     8|
|32    |  r_V_25_reg_1797_reg                                           |r_V_5_reg_1692_reg_funnel__3                                                                                                                |     8|
|33    |  mul_ln1192_9_reg_1832_reg                                     |mul_ln1192_reg_1481_reg_funnel__5                                                                                                           |     8|
|34    |  mul_ln1192_9_fu_1115_p2                                       |\myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product__0_funnel__8                                           |     8|
|35    |  mul_ln1192_9_reg_1832_reg__0                                  |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg__0_funnel__6                                             |     8|
|36    |  r_V_18_reg_1652_reg                                           |r_V_27_reg_1837_reg_funnel__4                                                                                                               |     8|
|37    |  r_V_13_reg_1538_reg                                           |r_V_7_reg_1637_reg_funnel__1                                                                                                                |     8|
|38    |  r_V_16_reg_1600_reg                                           |mul_ln1192_reg_1481_reg_funnel__2                                                                                                           |     8|
|39    |  r_V_17_fu_766_p2                                              |\myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product__0_funnel__9                                           |     8|
|40    |  r_V_17_reg_1647_reg                                           |mul_ln1192_6_reg_1822_reg__0_funnel__3                                                                                                      |     8|
|41    |  r_V_17_fu_766_p2__0                                           |\myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product__0_funnel__6                                           |     8|
|42    |  r_V_17_reg_1647_reg__0                                        |mul_ln1192_6_reg_1822_reg__0_funnel__6                                                                                                      |     8|
|43    |  r_V_9_reg_1642_reg                                            |r_V_9_reg_1642_reg_funnel                                                                                                                   |     8|
|44    |  mul_ln700_1_fu_988_p2                                         |mul_ln700_1_fu_988_p2__2_funnel__2                                                                                                          |     8|
|45    |  mul_ln700_1_fu_988_p2__0                                      |mul_ln700_1_fu_988_p2__2_funnel__3                                                                                                          |     8|
|46    |  mul_ln700_1_fu_988_p2__1                                      |\myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product__0_funnel__1                                           |     8|
|47    |  mul_ln700_1_fu_988_p2__2                                      |mul_ln700_1_fu_988_p2__2_funnel                                                                                                             |     8|
|48    |  r_V_7_reg_1637_reg                                            |r_V_7_reg_1637_reg_funnel                                                                                                                   |     8|
|49    |  trunc_ln708_2_reg_1486_reg                                    |mul_ln1192_reg_1481_reg_funnel__3                                                                                                           |     8|
|50    |  grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237                      |cos_lut_ap_fixed_16_6_5_3_0_s                                                                                                               |   423|
|51    |    myproject_dcmp_64ns_64ns_1_2_1_U11                          |myproject_dcmp_64ns_64ns_1_2_1_148                                                                                                          |   176|
|52    |    myproject_dcmp_64ns_64ns_1_2_1_U12                          |myproject_dcmp_64ns_64ns_1_2_1_149                                                                                                          |    11|
|53    |    myproject_dcmp_64ns_64ns_1_2_1_U13                          |myproject_dcmp_64ns_64ns_1_2_1_150                                                                                                          |    11|
|54    |    myproject_dcmp_64ns_64ns_1_2_1_U14                          |myproject_dcmp_64ns_64ns_1_2_1_151                                                                                                          |    11|
|55    |    myproject_mul_mul_15ns_16s_31_1_1_U15                       |myproject_mul_mul_15ns_16s_31_1_1_152                                                                                                       |    86|
|56    |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_157                                                                                               |    86|
|57    |    sincos1_0_U                                                 |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_153                                                                                                 |    31|
|58    |      sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U             |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_156                                                                                             |    31|
|59    |    sincos1_1_U                                                 |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_154                                                                                                 |    17|
|60    |      sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U             |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_155                                                                                             |    17|
|61    |  grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_246                      |cos_lut_ap_fixed_16_6_5_3_0_s_0                                                                                                             |   382|
|62    |    myproject_dcmp_64ns_64ns_1_2_1_U11                          |myproject_dcmp_64ns_64ns_1_2_1_142                                                                                                          |   185|
|63    |    myproject_dcmp_64ns_64ns_1_2_1_U12                          |myproject_dcmp_64ns_64ns_1_2_1_143                                                                                                          |    11|
|64    |    myproject_dcmp_64ns_64ns_1_2_1_U13                          |myproject_dcmp_64ns_64ns_1_2_1_144                                                                                                          |    11|
|65    |    myproject_dcmp_64ns_64ns_1_2_1_U14                          |myproject_dcmp_64ns_64ns_1_2_1_145                                                                                                          |    12|
|66    |    myproject_mul_mul_15ns_16s_31_1_1_U15                       |myproject_mul_mul_15ns_16s_31_1_1_146                                                                                                       |    72|
|67    |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_147                                                                                               |    72|
|68    |        p_cvt                                                   |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg__0_funnel__5                                             |     8|
|69    |  grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_255                      |cos_lut_ap_fixed_16_6_5_3_0_s_1                                                                                                             |   392|
|70    |    myproject_dcmp_64ns_64ns_1_2_1_U11                          |myproject_dcmp_64ns_64ns_1_2_1_136                                                                                                          |   186|
|71    |    myproject_dcmp_64ns_64ns_1_2_1_U12                          |myproject_dcmp_64ns_64ns_1_2_1_137                                                                                                          |    11|
|72    |    myproject_dcmp_64ns_64ns_1_2_1_U13                          |myproject_dcmp_64ns_64ns_1_2_1_138                                                                                                          |    11|
|73    |    myproject_dcmp_64ns_64ns_1_2_1_U14                          |myproject_dcmp_64ns_64ns_1_2_1_139                                                                                                          |    11|
|74    |    myproject_mul_mul_15ns_16s_31_1_1_U15                       |myproject_mul_mul_15ns_16s_31_1_1_140                                                                                                       |    86|
|75    |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_141                                                                                               |    86|
|76    |  grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_264                      |cos_lut_ap_fixed_16_6_5_3_0_s_2                                                                                                             |   397|
|77    |    myproject_dcmp_64ns_64ns_1_2_1_U11                          |myproject_dcmp_64ns_64ns_1_2_1_126                                                                                                          |   176|
|78    |    myproject_dcmp_64ns_64ns_1_2_1_U12                          |myproject_dcmp_64ns_64ns_1_2_1_127                                                                                                          |    11|
|79    |    myproject_dcmp_64ns_64ns_1_2_1_U13                          |myproject_dcmp_64ns_64ns_1_2_1_128                                                                                                          |    11|
|80    |    myproject_dcmp_64ns_64ns_1_2_1_U14                          |myproject_dcmp_64ns_64ns_1_2_1_129                                                                                                          |    11|
|81    |    myproject_mul_mul_15ns_16s_31_1_1_U15                       |myproject_mul_mul_15ns_16s_31_1_1_130                                                                                                       |    75|
|82    |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_135                                                                                               |    75|
|83    |        p_cvt                                                   |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg__0_funnel__1                                             |     8|
|84    |    sincos1_0_U                                                 |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_131                                                                                                 |    23|
|85    |      sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U             |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_134                                                                                             |    23|
|86    |    sincos1_1_U                                                 |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_132                                                                                                 |    10|
|87    |      sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U             |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_133                                                                                             |    10|
|88    |  grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273                      |cos_lut_ap_fixed_16_6_5_3_0_s_3                                                                                                             |   414|
|89    |    myproject_dcmp_64ns_64ns_1_2_1_U11                          |myproject_dcmp_64ns_64ns_1_2_1_116                                                                                                          |   176|
|90    |    myproject_dcmp_64ns_64ns_1_2_1_U12                          |myproject_dcmp_64ns_64ns_1_2_1_117                                                                                                          |    11|
|91    |    myproject_dcmp_64ns_64ns_1_2_1_U13                          |myproject_dcmp_64ns_64ns_1_2_1_118                                                                                                          |    11|
|92    |    myproject_dcmp_64ns_64ns_1_2_1_U14                          |myproject_dcmp_64ns_64ns_1_2_1_119                                                                                                          |    11|
|93    |    myproject_mul_mul_15ns_16s_31_1_1_U15                       |myproject_mul_mul_15ns_16s_31_1_1_120                                                                                                       |    75|
|94    |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_125                                                                                               |    75|
|95    |        p_cvt                                                   |mul_ln1192_6_reg_1822_reg__0_funnel__2                                                                                                      |     8|
|96    |    sincos1_0_U                                                 |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_121                                                                                                 |    25|
|97    |      sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U             |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_124                                                                                             |    25|
|98    |    sincos1_1_U                                                 |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_122                                                                                                 |    23|
|99    |      sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U             |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_123                                                                                             |    23|
|100   |  grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_282                      |cos_lut_ap_fixed_16_6_5_3_0_s_4                                                                                                             |   369|
|101   |    myproject_dcmp_64ns_64ns_1_2_1_U11                          |myproject_dcmp_64ns_64ns_1_2_1_110                                                                                                          |   186|
|102   |    myproject_dcmp_64ns_64ns_1_2_1_U12                          |myproject_dcmp_64ns_64ns_1_2_1_111                                                                                                          |    11|
|103   |    myproject_dcmp_64ns_64ns_1_2_1_U13                          |myproject_dcmp_64ns_64ns_1_2_1_112                                                                                                          |    11|
|104   |    myproject_dcmp_64ns_64ns_1_2_1_U14                          |myproject_dcmp_64ns_64ns_1_2_1_113                                                                                                          |    11|
|105   |    myproject_mul_mul_15ns_16s_31_1_1_U15                       |myproject_mul_mul_15ns_16s_31_1_1_114                                                                                                       |    60|
|106   |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_115                                                                                               |    60|
|107   |        p_cvt                                                   |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg__0_funnel__13                                            |     8|
|108   |  grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291                      |cos_lut_ap_fixed_16_6_5_3_0_s_5                                                                                                             |   399|
|109   |    myproject_dcmp_64ns_64ns_1_2_1_U11                          |myproject_dcmp_64ns_64ns_1_2_1_100                                                                                                          |   176|
|110   |    myproject_dcmp_64ns_64ns_1_2_1_U12                          |myproject_dcmp_64ns_64ns_1_2_1_101                                                                                                          |    11|
|111   |    myproject_dcmp_64ns_64ns_1_2_1_U13                          |myproject_dcmp_64ns_64ns_1_2_1_102                                                                                                          |    11|
|112   |    myproject_dcmp_64ns_64ns_1_2_1_U14                          |myproject_dcmp_64ns_64ns_1_2_1_103                                                                                                          |    11|
|113   |    myproject_mul_mul_15ns_16s_31_1_1_U15                       |myproject_mul_mul_15ns_16s_31_1_1_104                                                                                                       |    60|
|114   |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_109                                                                                               |    60|
|115   |        p_cvt                                                   |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg__0_funnel__4                                             |     8|
|116   |    sincos1_0_U                                                 |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_105                                                                                                 |    31|
|117   |      sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U             |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_108                                                                                             |    31|
|118   |    sincos1_1_U                                                 |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_106                                                                                                 |    17|
|119   |      sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U             |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_107                                                                                             |    17|
|120   |  grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_300                      |cos_lut_ap_fixed_16_6_5_3_0_s_6                                                                                                             |   386|
|121   |    myproject_dcmp_64ns_64ns_1_2_1_U11                          |myproject_dcmp_64ns_64ns_1_2_1_94                                                                                                           |   160|
|122   |    myproject_dcmp_64ns_64ns_1_2_1_U12                          |myproject_dcmp_64ns_64ns_1_2_1_95                                                                                                           |    34|
|123   |    myproject_dcmp_64ns_64ns_1_2_1_U13                          |myproject_dcmp_64ns_64ns_1_2_1_96                                                                                                           |    11|
|124   |    myproject_dcmp_64ns_64ns_1_2_1_U14                          |myproject_dcmp_64ns_64ns_1_2_1_97                                                                                                           |    12|
|125   |    myproject_mul_mul_15ns_16s_31_1_1_U15                       |myproject_mul_mul_15ns_16s_31_1_1_98                                                                                                        |    75|
|126   |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_99                                                                                                |    75|
|127   |        p_cvt                                                   |mul_ln1192_6_reg_1822_reg__0_funnel__5                                                                                                      |     8|
|128   |  grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_309                      |cos_lut_ap_fixed_16_6_5_3_0_s_7                                                                                                             |   368|
|129   |    myproject_dcmp_64ns_64ns_1_2_1_U11                          |myproject_dcmp_64ns_64ns_1_2_1_88                                                                                                           |   160|
|130   |    myproject_dcmp_64ns_64ns_1_2_1_U12                          |myproject_dcmp_64ns_64ns_1_2_1_89                                                                                                           |    35|
|131   |    myproject_dcmp_64ns_64ns_1_2_1_U13                          |myproject_dcmp_64ns_64ns_1_2_1_90                                                                                                           |    11|
|132   |    myproject_dcmp_64ns_64ns_1_2_1_U14                          |myproject_dcmp_64ns_64ns_1_2_1_91                                                                                                           |    12|
|133   |    myproject_mul_mul_15ns_16s_31_1_1_U15                       |myproject_mul_mul_15ns_16s_31_1_1_92                                                                                                        |    56|
|134   |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_93                                                                                                |    56|
|135   |        p_cvt                                                   |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg__0_funnel__14                                            |     8|
|136   |  grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_318                      |sin_lut_ap_fixed_16_6_5_3_0_s                                                                                                               |   360|
|137   |    myproject_dcmp_64ns_64ns_1_2_1_U1                           |myproject_dcmp_64ns_64ns_1_2_1_82                                                                                                           |   168|
|138   |    myproject_dcmp_64ns_64ns_1_2_1_U2                           |myproject_dcmp_64ns_64ns_1_2_1_83                                                                                                           |    11|
|139   |    myproject_dcmp_64ns_64ns_1_2_1_U3                           |myproject_dcmp_64ns_64ns_1_2_1_84                                                                                                           |    11|
|140   |    myproject_dcmp_64ns_64ns_1_2_1_U4                           |myproject_dcmp_64ns_64ns_1_2_1_85                                                                                                           |    29|
|141   |    myproject_mul_mul_15ns_16s_31_1_1_U5                        |myproject_mul_mul_15ns_16s_31_1_1_86                                                                                                        |    53|
|142   |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_87                                                                                                |    53|
|143   |  grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327                      |sin_lut_ap_fixed_16_6_5_3_0_s_8                                                                                                             |   416|
|144   |    myproject_dcmp_64ns_64ns_1_2_1_U1                           |myproject_dcmp_64ns_64ns_1_2_1_72                                                                                                           |   167|
|145   |    myproject_dcmp_64ns_64ns_1_2_1_U2                           |myproject_dcmp_64ns_64ns_1_2_1_73                                                                                                           |    11|
|146   |    myproject_dcmp_64ns_64ns_1_2_1_U3                           |myproject_dcmp_64ns_64ns_1_2_1_74                                                                                                           |    11|
|147   |    myproject_dcmp_64ns_64ns_1_2_1_U4                           |myproject_dcmp_64ns_64ns_1_2_1_75                                                                                                           |    28|
|148   |    myproject_mul_mul_15ns_16s_31_1_1_U5                        |myproject_mul_mul_15ns_16s_31_1_1_76                                                                                                        |    79|
|149   |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_81                                                                                                |    79|
|150   |    sincos1_0_U                                                 |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_77                                                                                                  |    13|
|151   |      sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U             |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_80                                                                                              |    13|
|152   |    sincos1_1_U                                                 |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_78                                                                                                  |    27|
|153   |      sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U             |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_79                                                                                              |    27|
|154   |  grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_336                      |sin_lut_ap_fixed_16_6_5_3_0_s_9                                                                                                             |   367|
|155   |    myproject_dcmp_64ns_64ns_1_2_1_U1                           |myproject_dcmp_64ns_64ns_1_2_1_66                                                                                                           |   168|
|156   |    myproject_dcmp_64ns_64ns_1_2_1_U2                           |myproject_dcmp_64ns_64ns_1_2_1_67                                                                                                           |    11|
|157   |    myproject_dcmp_64ns_64ns_1_2_1_U3                           |myproject_dcmp_64ns_64ns_1_2_1_68                                                                                                           |    11|
|158   |    myproject_dcmp_64ns_64ns_1_2_1_U4                           |myproject_dcmp_64ns_64ns_1_2_1_69                                                                                                           |    29|
|159   |    myproject_mul_mul_15ns_16s_31_1_1_U5                        |myproject_mul_mul_15ns_16s_31_1_1_70                                                                                                        |    60|
|160   |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_71                                                                                                |    60|
|161   |        p_cvt                                                   |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg__0_funnel__12                                            |     8|
|162   |  grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_345                      |sin_lut_ap_fixed_16_6_5_3_0_s_10                                                                                                            |   387|
|163   |    myproject_dcmp_64ns_64ns_1_2_1_U1                           |myproject_dcmp_64ns_64ns_1_2_1_60                                                                                                           |   161|
|164   |    myproject_dcmp_64ns_64ns_1_2_1_U2                           |myproject_dcmp_64ns_64ns_1_2_1_61                                                                                                           |    16|
|165   |    myproject_dcmp_64ns_64ns_1_2_1_U3                           |myproject_dcmp_64ns_64ns_1_2_1_62                                                                                                           |    11|
|166   |    myproject_dcmp_64ns_64ns_1_2_1_U4                           |myproject_dcmp_64ns_64ns_1_2_1_63                                                                                                           |    41|
|167   |    myproject_mul_mul_15ns_16s_31_1_1_U5                        |myproject_mul_mul_15ns_16s_31_1_1_64                                                                                                        |    56|
|168   |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_65                                                                                                |    56|
|169   |        p_cvt                                                   |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg__0_funnel__15                                            |     8|
|170   |  grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_354                      |sin_lut_ap_fixed_16_6_5_3_0_s_11                                                                                                            |   375|
|171   |    myproject_dcmp_64ns_64ns_1_2_1_U1                           |myproject_dcmp_64ns_64ns_1_2_1_54                                                                                                           |   160|
|172   |    myproject_dcmp_64ns_64ns_1_2_1_U2                           |myproject_dcmp_64ns_64ns_1_2_1_55                                                                                                           |    18|
|173   |    myproject_dcmp_64ns_64ns_1_2_1_U3                           |myproject_dcmp_64ns_64ns_1_2_1_56                                                                                                           |    11|
|174   |    myproject_dcmp_64ns_64ns_1_2_1_U4                           |myproject_dcmp_64ns_64ns_1_2_1_57                                                                                                           |    30|
|175   |    myproject_mul_mul_15ns_16s_31_1_1_U5                        |myproject_mul_mul_15ns_16s_31_1_1_58                                                                                                        |    56|
|176   |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_59                                                                                                |    56|
|177   |        p_cvt                                                   |mul_ln1192_6_reg_1822_reg__0_funnel__1                                                                                                      |     8|
|178   |  grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_363                      |sin_lut_ap_fixed_16_6_5_3_0_s_12                                                                                                            |   370|
|179   |    myproject_dcmp_64ns_64ns_1_2_1_U1                           |myproject_dcmp_64ns_64ns_1_2_1_48                                                                                                           |   168|
|180   |    myproject_dcmp_64ns_64ns_1_2_1_U2                           |myproject_dcmp_64ns_64ns_1_2_1_49                                                                                                           |    11|
|181   |    myproject_dcmp_64ns_64ns_1_2_1_U3                           |myproject_dcmp_64ns_64ns_1_2_1_50                                                                                                           |    11|
|182   |    myproject_dcmp_64ns_64ns_1_2_1_U4                           |myproject_dcmp_64ns_64ns_1_2_1_51                                                                                                           |    29|
|183   |    myproject_mul_mul_15ns_16s_31_1_1_U5                        |myproject_mul_mul_15ns_16s_31_1_1_52                                                                                                        |    60|
|184   |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_53                                                                                                |    60|
|185   |        p_cvt                                                   |mul_ln1192_6_reg_1822_reg__0_funnel__4                                                                                                      |     8|
|186   |  grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372                      |sin_lut_ap_fixed_16_6_5_3_0_s_13                                                                                                            |   426|
|187   |    myproject_dcmp_64ns_64ns_1_2_1_U1                           |myproject_dcmp_64ns_64ns_1_2_1_38                                                                                                           |   167|
|188   |    myproject_dcmp_64ns_64ns_1_2_1_U2                           |myproject_dcmp_64ns_64ns_1_2_1_39                                                                                                           |    11|
|189   |    myproject_dcmp_64ns_64ns_1_2_1_U3                           |myproject_dcmp_64ns_64ns_1_2_1_40                                                                                                           |    11|
|190   |    myproject_dcmp_64ns_64ns_1_2_1_U4                           |myproject_dcmp_64ns_64ns_1_2_1_41                                                                                                           |    28|
|191   |    myproject_mul_mul_15ns_16s_31_1_1_U5                        |myproject_mul_mul_15ns_16s_31_1_1_42                                                                                                        |    86|
|192   |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_47                                                                                                |    86|
|193   |    sincos1_0_U                                                 |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_43                                                                                                  |    14|
|194   |      sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U             |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_46                                                                                              |    14|
|195   |    sincos1_1_U                                                 |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_44                                                                                                  |    27|
|196   |      sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U             |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_45                                                                                              |    27|
|197   |  grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381                      |sin_lut_ap_fixed_16_6_5_3_0_s_14                                                                                                            |   393|
|198   |    myproject_dcmp_64ns_64ns_1_2_1_U1                           |myproject_dcmp_64ns_64ns_1_2_1_32                                                                                                           |   186|
|199   |    myproject_dcmp_64ns_64ns_1_2_1_U2                           |myproject_dcmp_64ns_64ns_1_2_1_33                                                                                                           |    11|
|200   |    myproject_dcmp_64ns_64ns_1_2_1_U3                           |myproject_dcmp_64ns_64ns_1_2_1_34                                                                                                           |    11|
|201   |    myproject_dcmp_64ns_64ns_1_2_1_U4                           |myproject_dcmp_64ns_64ns_1_2_1_35                                                                                                           |    13|
|202   |    myproject_mul_mul_15ns_16s_31_1_1_U5                        |myproject_mul_mul_15ns_16s_31_1_1_36                                                                                                        |    72|
|203   |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_37                                                                                                |    72|
|204   |        p_cvt                                                   |\grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_381/myproject_mul_mul_15ns_16s_31_1_1_U5/myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U/p_cvt_funnel     |     8|
|205   |  grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390                      |sin_lut_ap_fixed_16_6_5_3_0_s_15                                                                                                            |   415|
|206   |    myproject_dcmp_64ns_64ns_1_2_1_U1                           |myproject_dcmp_64ns_64ns_1_2_1_26                                                                                                           |   167|
|207   |    myproject_dcmp_64ns_64ns_1_2_1_U2                           |myproject_dcmp_64ns_64ns_1_2_1_27                                                                                                           |    11|
|208   |    myproject_dcmp_64ns_64ns_1_2_1_U3                           |myproject_dcmp_64ns_64ns_1_2_1_28                                                                                                           |    11|
|209   |    myproject_dcmp_64ns_64ns_1_2_1_U4                           |myproject_dcmp_64ns_64ns_1_2_1_29                                                                                                           |    28|
|210   |    myproject_mul_mul_15ns_16s_31_1_1_U5                        |myproject_mul_mul_15ns_16s_31_1_1_30                                                                                                        |    75|
|211   |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_31                                                                                                |    75|
|212   |        p_cvt                                                   |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg__0_funnel__9                                             |     8|
|213   |    sincos1_0_U                                                 |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0                                                                                                     |    14|
|214   |      sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U             |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom                                                                                                 |    14|
|215   |    sincos1_1_U                                                 |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1                                                                                                     |    27|
|216   |      sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U             |sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom                                                                                                 |    27|
|217   |  grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_399                      |sin_lut_ap_fixed_16_6_5_3_0_s_16                                                                                                            |   363|
|218   |    myproject_dcmp_64ns_64ns_1_2_1_U1                           |myproject_dcmp_64ns_64ns_1_2_1                                                                                                              |   168|
|219   |    myproject_dcmp_64ns_64ns_1_2_1_U2                           |myproject_dcmp_64ns_64ns_1_2_1_23                                                                                                           |    11|
|220   |    myproject_dcmp_64ns_64ns_1_2_1_U3                           |myproject_dcmp_64ns_64ns_1_2_1_24                                                                                                           |    11|
|221   |    myproject_dcmp_64ns_64ns_1_2_1_U4                           |myproject_dcmp_64ns_64ns_1_2_1_25                                                                                                           |    29|
|222   |    myproject_mul_mul_15ns_16s_31_1_1_U5                        |myproject_mul_mul_15ns_16s_31_1_1                                                                                                           |    53|
|223   |      myproject_mul_mul_15ns_16s_31_1_1_DSP48_0_U               |myproject_mul_mul_15ns_16s_31_1_1_DSP48_0                                                                                                   |    53|
|224   |  myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U31          |myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1                                                                                            |     8|
|225   |    myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U |myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11                                                                                   |     8|
|226   |      p                                                         |\myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_U31/myproject_ama_addmuladd_16s_16s_10ns_20ns_26_1_1_DSP48_11_U/p_funnel                  |     8|
|227   |  myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U48            |myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1                                                                                              |    35|
|228   |    myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_23_U   |myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_23                                                                                     |    35|
|229   |      p                                                         |\myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_U48/myproject_ama_addmuladd_22s_23s_12s_35s_36_1_1_DSP48_23_U/p_funnel                      |     8|
|230   |  myproject_mac_mul_sub_12s_17s_22s_28_1_1_U34                  |myproject_mac_mul_sub_12s_17s_22s_28_1_1                                                                                                    |    39|
|231   |    myproject_mac_mul_sub_12s_17s_22s_28_1_1_DSP48_14_U         |myproject_mac_mul_sub_12s_17s_22s_28_1_1_DSP48_14                                                                                           |    39|
|232   |      p                                                         |\myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product__0_funnel__4                                           |     8|
|233   |  myproject_mac_muladd_11s_16s_26s_26_1_1_U24                   |myproject_mac_muladd_11s_16s_26s_26_1_1                                                                                                     |    29|
|234   |    myproject_mac_muladd_11s_16s_26s_26_1_1_DSP48_4_U           |myproject_mac_muladd_11s_16s_26s_26_1_1_DSP48_4                                                                                             |    29|
|235   |      p                                                         |mul_ln700_1_fu_988_p2__2_funnel__1                                                                                                          |     8|
|236   |  myproject_mac_muladd_13ns_16s_19ns_26_1_1_U27                 |myproject_mac_muladd_13ns_16s_19ns_26_1_1                                                                                                   |     8|
|237   |    myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_7_U         |myproject_mac_muladd_13ns_16s_19ns_26_1_1_DSP48_7                                                                                           |     8|
|238   |      p                                                         |r_V_28_reg_1610_reg_funnel__2                                                                                                               |     8|
|239   |  myproject_mac_muladd_13ns_16s_21ns_26_1_1_U25                 |myproject_mac_muladd_13ns_16s_21ns_26_1_1                                                                                                   |     8|
|240   |    myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_5_U         |myproject_mac_muladd_13ns_16s_21ns_26_1_1_DSP48_5                                                                                           |     8|
|241   |      p                                                         |r_V_28_reg_1610_reg_funnel__1                                                                                                               |     8|
|242   |  myproject_mac_muladd_14ns_16s_26ns_26_1_1_U23                 |myproject_mac_muladd_14ns_16s_26ns_26_1_1                                                                                                   |     9|
|243   |    myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_3_U         |myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_3                                                                                           |     9|
|244   |      p                                                         |\myproject_mac_muladd_14ns_16s_26ns_26_1_1_U23/myproject_mac_muladd_14ns_16s_26ns_26_1_1_DSP48_3_U/p_funnel                                 |     8|
|245   |  myproject_mac_mulsub_18s_18s_26ns_26_1_1_U29                  |myproject_mac_mulsub_18s_18s_26ns_26_1_1                                                                                                    |    16|
|246   |    myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9_U          |myproject_mac_mulsub_18s_18s_26ns_26_1_1_DSP48_9                                                                                            |    16|
|247   |      p                                                         |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg__0_funnel__10                                            |     8|
|248   |  myproject_mul_12s_73s_76_2_1_U18                              |myproject_mul_12s_73s_76_2_1                                                                                                                |   143|
|249   |    myproject_mul_12s_73s_76_2_1_MulnS_1_U                      |myproject_mul_12s_73s_76_2_1_MulnS_1                                                                                                        |   143|
|250   |      tmp_product                                               |\myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/tmp_product_funnel                                                 |     8|
|251   |      p_tmp_reg                                                 |\myproject_mul_12s_73s_76_2_1_U18/myproject_mul_12s_73s_76_2_1_MulnS_1_U/p_tmp_reg_funnel                                                   |     8|
|252   |      tmp_product__0                                            |mul_ln1192_3_fu_1049_p2__0_funnel__1                                                                                                        |     8|
|253   |      p_tmp_reg__0                                              |r_V_20_reg_1782_reg__0_funnel__2                                                                                                            |     8|
|254   |  myproject_mul_24s_68s_86_2_1_U20                              |myproject_mul_24s_68s_86_2_1                                                                                                                |   149|
|255   |    myproject_mul_24s_68s_86_2_1_MulnS_3_U                      |myproject_mul_24s_68s_86_2_1_MulnS_3                                                                                                        |   149|
|256   |      tmp_product                                               |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product__0_funnel__2                                           |     8|
|257   |      p_tmp_reg                                                 |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg__0_funnel__2                                             |     8|
|258   |      tmp_product__0                                            |\myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product__0_funnel__7                                           |     8|
|259   |      p_tmp_reg__0                                              |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg__0_funnel__8                                             |     8|
|260   |  myproject_mul_24s_69s_76_2_1_U17                              |myproject_mul_24s_69s_76_2_1                                                                                                                |   190|
|261   |    myproject_mul_24s_69s_76_2_1_MulnS_0_U                      |myproject_mul_24s_69s_76_2_1_MulnS_0                                                                                                        |   190|
|262   |      tmp_product                                               |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product__0_funnel__3                                           |     8|
|263   |      p_tmp_reg                                                 |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg__0_funnel__3                                             |     8|
|264   |      tmp_product__0                                            |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product__0_funnel                                              |     8|
|265   |      p_tmp_reg__0                                              |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg__0_funnel                                                |     8|
|266   |  myproject_mul_24s_81s_96_2_1_U19                              |myproject_mul_24s_81s_96_2_1                                                                                                                |   208|
|267   |    myproject_mul_24s_81s_96_2_1_MulnS_2_U                      |myproject_mul_24s_81s_96_2_1_MulnS_2                                                                                                        |   208|
|268   |      p_tmp_reg                                                 |mul_ln1192_reg_1481_reg_funnel__1                                                                                                           |     8|
|269   |      tmp_product                                               |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/tmp_product__0_funnel__1                                           |     8|
|270   |      p_tmp_reg__0                                              |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg__0_funnel__7                                             |     8|
|271   |      tmp_product__0                                            |\myproject_mul_24s_81s_96_2_1_U19/myproject_mul_24s_81s_96_2_1_MulnS_2_U/tmp_product__0_funnel                                              |     8|
|272   |      p_tmp_reg__1                                              |\myproject_mul_24s_69s_76_2_1_U17/myproject_mul_24s_69s_76_2_1_MulnS_0_U/p_tmp_reg__0_funnel__11                                            |     8|
|273   |  myproject_mul_mul_12s_12s_24_1_1_U35                          |myproject_mul_mul_12s_12s_24_1_1                                                                                                            |     8|
|274   |    myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U                 |myproject_mul_mul_12s_12s_24_1_1_DSP48_15_22                                                                                                |     8|
|275   |      p_cvt                                                     |mul_ln1192_6_fu_1100_p2__0_funnel__1                                                                                                        |     8|
|276   |  myproject_mul_mul_12s_12s_24_1_1_U47                          |myproject_mul_mul_12s_12s_24_1_1_17                                                                                                         |    16|
|277   |    myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U                 |myproject_mul_mul_12s_12s_24_1_1_DSP48_15_21                                                                                                |    16|
|278   |      p_cvt                                                     |mul_ln1192_6_fu_1100_p2__0_funnel__2                                                                                                        |     8|
|279   |  myproject_mul_mul_12s_12s_24_1_1_U49                          |myproject_mul_mul_12s_12s_24_1_1_18                                                                                                         |     5|
|280   |    myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U                 |myproject_mul_mul_12s_12s_24_1_1_DSP48_15_20                                                                                                |     5|
|281   |  myproject_mul_mul_12s_12s_24_1_1_U50                          |myproject_mul_mul_12s_12s_24_1_1_19                                                                                                         |     8|
|282   |    myproject_mul_mul_12s_12s_24_1_1_DSP48_15_U                 |myproject_mul_mul_12s_12s_24_1_1_DSP48_15                                                                                                   |     8|
|283   |      p_cvt                                                     |mul_ln1192_6_fu_1100_p2__0_funnel__3                                                                                                        |     8|
|284   |  myproject_mul_mul_7ns_16s_22_1_1_U43                          |myproject_mul_mul_7ns_16s_22_1_1                                                                                                            |    36|
|285   |    myproject_mul_mul_7ns_16s_22_1_1_DSP48_20_U                 |myproject_mul_mul_7ns_16s_22_1_1_DSP48_20                                                                                                   |    36|
|286   |      p_cvt                                                     |\myproject_mul_mul_7ns_16s_22_1_1_U43/myproject_mul_mul_7ns_16s_22_1_1_DSP48_20_U/p_cvt_funnel                                              |     8|
+------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:53 . Memory (MB): peak = 2865.848 ; gain = 720.406 ; free physical = 35359 ; free virtual = 82086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:53 . Memory (MB): peak = 2865.848 ; gain = 720.406 ; free physical = 35360 ; free virtual = 82088
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:53 . Memory (MB): peak = 2865.852 ; gain = 720.406 ; free physical = 35360 ; free virtual = 82088
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2876.816 ; gain = 0.000 ; free physical = 35430 ; free virtual = 82158
INFO: [Netlist 29-17] Analyzing 599 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_273/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_291/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_327/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_372/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390/sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_390/sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg__1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sincos1_0_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_0_rom_U/q0_reg__3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg__1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sincos1_1_U/sin_lut_ap_fixed_16_6_5_3_0_s_sincos1_1_rom_U/q0_reg__3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'myproject_ap_dcmp_0_no_dsp_64' instantiated as 'grp_cos_lut_ap_fixed_16_6_5_3_0_s_fu_237/myproject_dcmp_64ns_64ns_1_2_1_U11/myproject_ap_dcmp_0_no_dsp_64_u'. 76 instances of this cell are unresolved black boxes. [/afs/cern.ch/work/h/htsoi/sr/hls-feb24-sincos-lut-16,6/myproject_prj/solution1/syn/vhdl/myproject_dcmp_64ns_64ns_1_2_1.vhd:75]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3001.438 ; gain = 0.000 ; free physical = 35320 ; free virtual = 82048
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 200 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 99 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 100 instances

INFO: [Common 17-83] Releasing license: Synthesis
300 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:02:06 . Memory (MB): peak = 3001.438 ; gain = 864.273 ; free physical = 35470 ; free virtual = 82198
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 16:05:24 2023...
***** VIVADO SYNTHESIS COMPLETED IN 0h2m27s *****
INFO: [HLS 200-112] Total elapsed time: 267.31 seconds; peak allocated memory: 575.322 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Feb 26 16:05:35 2023...
