
RC_CONTORLER_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ccc  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010d4  08005eb4  08005eb4  00015eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006f88  08006f88  00016f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006f8c  08006f8c  00016f8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000080  20000000  08006f90  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000007b4  20000080  08007010  00020080  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000834  08007010  00020834  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001f17b  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003def  00000000  00000000  0003f224  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000e12e  00000000  00000000  00043013  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000011c8  00000000  00000000  00051148  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001970  00000000  00000000  00052310  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000a514  00000000  00000000  00053c80  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000624d  00000000  00000000  0005e194  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000643e1  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004148  00000000  00000000  00064460  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000080 	.word	0x20000080
 8000204:	00000000 	.word	0x00000000
 8000208:	08005e9c 	.word	0x08005e9c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000084 	.word	0x20000084
 8000224:	08005e9c 	.word	0x08005e9c

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000376:	f1a4 0401 	sub.w	r4, r4, #1
 800037a:	d1e9      	bne.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f092 0f00 	teq	r2, #0
 8000522:	bf14      	ite	ne
 8000524:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e720      	b.n	800037c <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aedc 	beq.w	800032a <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6c1      	b.n	800032a <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__aeabi_d2uiz>:
 80009cc:	004a      	lsls	r2, r1, #1
 80009ce:	d211      	bcs.n	80009f4 <__aeabi_d2uiz+0x28>
 80009d0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009d4:	d211      	bcs.n	80009fa <__aeabi_d2uiz+0x2e>
 80009d6:	d50d      	bpl.n	80009f4 <__aeabi_d2uiz+0x28>
 80009d8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009dc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009e0:	d40e      	bmi.n	8000a00 <__aeabi_d2uiz+0x34>
 80009e2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009ea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009ee:	fa23 f002 	lsr.w	r0, r3, r2
 80009f2:	4770      	bx	lr
 80009f4:	f04f 0000 	mov.w	r0, #0
 80009f8:	4770      	bx	lr
 80009fa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009fe:	d102      	bne.n	8000a06 <__aeabi_d2uiz+0x3a>
 8000a00:	f04f 30ff 	mov.w	r0, #4294967295
 8000a04:	4770      	bx	lr
 8000a06:	f04f 0000 	mov.w	r0, #0
 8000a0a:	4770      	bx	lr

08000a0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a0c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a0e:	4b0e      	ldr	r3, [pc, #56]	; (8000a48 <HAL_InitTick+0x3c>)
{
 8000a10:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a12:	7818      	ldrb	r0, [r3, #0]
 8000a14:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a18:	fbb3 f3f0 	udiv	r3, r3, r0
 8000a1c:	4a0b      	ldr	r2, [pc, #44]	; (8000a4c <HAL_InitTick+0x40>)
 8000a1e:	6810      	ldr	r0, [r2, #0]
 8000a20:	fbb0 f0f3 	udiv	r0, r0, r3
 8000a24:	f000 fad2 	bl	8000fcc <HAL_SYSTICK_Config>
 8000a28:	4604      	mov	r4, r0
 8000a2a:	b958      	cbnz	r0, 8000a44 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a2c:	2d0f      	cmp	r5, #15
 8000a2e:	d809      	bhi.n	8000a44 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a30:	4602      	mov	r2, r0
 8000a32:	4629      	mov	r1, r5
 8000a34:	f04f 30ff 	mov.w	r0, #4294967295
 8000a38:	f000 fa86 	bl	8000f48 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a3c:	4b04      	ldr	r3, [pc, #16]	; (8000a50 <HAL_InitTick+0x44>)
 8000a3e:	4620      	mov	r0, r4
 8000a40:	601d      	str	r5, [r3, #0]
 8000a42:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000a44:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000a46:	bd38      	pop	{r3, r4, r5, pc}
 8000a48:	20000000 	.word	0x20000000
 8000a4c:	20000018 	.word	0x20000018
 8000a50:	20000004 	.word	0x20000004

08000a54 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a54:	4a07      	ldr	r2, [pc, #28]	; (8000a74 <HAL_Init+0x20>)
{
 8000a56:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a58:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a5a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a5c:	f043 0310 	orr.w	r3, r3, #16
 8000a60:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a62:	f000 fa5f 	bl	8000f24 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a66:	2000      	movs	r0, #0
 8000a68:	f7ff ffd0 	bl	8000a0c <HAL_InitTick>
  HAL_MspInit();
 8000a6c:	f003 ffa8 	bl	80049c0 <HAL_MspInit>
}
 8000a70:	2000      	movs	r0, #0
 8000a72:	bd08      	pop	{r3, pc}
 8000a74:	40022000 	.word	0x40022000

08000a78 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000a78:	4a03      	ldr	r2, [pc, #12]	; (8000a88 <HAL_IncTick+0x10>)
 8000a7a:	4b04      	ldr	r3, [pc, #16]	; (8000a8c <HAL_IncTick+0x14>)
 8000a7c:	6811      	ldr	r1, [r2, #0]
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	440b      	add	r3, r1
 8000a82:	6013      	str	r3, [r2, #0]
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	20000554 	.word	0x20000554
 8000a8c:	20000000 	.word	0x20000000

08000a90 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000a90:	4b01      	ldr	r3, [pc, #4]	; (8000a98 <HAL_GetTick+0x8>)
 8000a92:	6818      	ldr	r0, [r3, #0]
}
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	20000554 	.word	0x20000554

08000a9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a9c:	b538      	push	{r3, r4, r5, lr}
 8000a9e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000aa0:	f7ff fff6 	bl	8000a90 <HAL_GetTick>
 8000aa4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000aa6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000aa8:	bf1e      	ittt	ne
 8000aaa:	4b04      	ldrne	r3, [pc, #16]	; (8000abc <HAL_Delay+0x20>)
 8000aac:	781b      	ldrbne	r3, [r3, #0]
 8000aae:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ab0:	f7ff ffee 	bl	8000a90 <HAL_GetTick>
 8000ab4:	1b40      	subs	r0, r0, r5
 8000ab6:	4284      	cmp	r4, r0
 8000ab8:	d8fa      	bhi.n	8000ab0 <HAL_Delay+0x14>
  {
  }
}
 8000aba:	bd38      	pop	{r3, r4, r5, pc}
 8000abc:	20000000 	.word	0x20000000

08000ac0 <HAL_ADC_ConvCpltCallback>:
 8000ac0:	4770      	bx	lr

08000ac2 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000ac2:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8000ac4:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000ac6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000ac8:	f012 0f50 	tst.w	r2, #80	; 0x50
 8000acc:	d11b      	bne.n	8000b06 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000ace:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000ad0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000ad4:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000ad6:	681a      	ldr	r2, [r3, #0]
 8000ad8:	6892      	ldr	r2, [r2, #8]
 8000ada:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000ade:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000ae2:	d10c      	bne.n	8000afe <ADC_DMAConvCplt+0x3c>
 8000ae4:	7b1a      	ldrb	r2, [r3, #12]
 8000ae6:	b952      	cbnz	r2, 8000afe <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000ae8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000aea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000aee:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000af0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000af2:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000af4:	bf5e      	ittt	pl
 8000af6:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 8000af8:	f042 0201 	orrpl.w	r2, r2, #1
 8000afc:	629a      	strpl	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8000afe:	4618      	mov	r0, r3
 8000b00:	f7ff ffde 	bl	8000ac0 <HAL_ADC_ConvCpltCallback>
 8000b04:	bd10      	pop	{r4, pc}
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000b06:	6a1b      	ldr	r3, [r3, #32]
  }
}
 8000b08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0e:	4718      	bx	r3

08000b10 <HAL_ADC_ConvHalfCpltCallback>:
 8000b10:	4770      	bx	lr

08000b12 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000b12:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8000b14:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000b16:	f7ff fffb 	bl	8000b10 <HAL_ADC_ConvHalfCpltCallback>
 8000b1a:	bd08      	pop	{r3, pc}

08000b1c <HAL_ADC_ErrorCallback>:
{
 8000b1c:	4770      	bx	lr

08000b1e <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000b1e:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8000b20:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000b22:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000b24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b28:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000b2a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000b2c:	f043 0304 	orr.w	r3, r3, #4
 8000b30:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8000b32:	f7ff fff3 	bl	8000b1c <HAL_ADC_ErrorCallback>
 8000b36:	bd08      	pop	{r3, pc}

08000b38 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8000b38:	2300      	movs	r3, #0
{ 
 8000b3a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000b3c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000b3e:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d074      	beq.n	8000c30 <HAL_ADC_ConfigChannel+0xf8>
 8000b46:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 8000b48:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000b4a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8000b4e:	2d06      	cmp	r5, #6
 8000b50:	6802      	ldr	r2, [r0, #0]
 8000b52:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8000b56:	680c      	ldr	r4, [r1, #0]
 8000b58:	d825      	bhi.n	8000ba6 <HAL_ADC_ConfigChannel+0x6e>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000b5a:	442b      	add	r3, r5
 8000b5c:	251f      	movs	r5, #31
 8000b5e:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000b60:	3b05      	subs	r3, #5
 8000b62:	409d      	lsls	r5, r3
 8000b64:	ea26 0505 	bic.w	r5, r6, r5
 8000b68:	fa04 f303 	lsl.w	r3, r4, r3
 8000b6c:	432b      	orrs	r3, r5
 8000b6e:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000b70:	2c09      	cmp	r4, #9
 8000b72:	ea4f 0344 	mov.w	r3, r4, lsl #1
 8000b76:	688d      	ldr	r5, [r1, #8]
 8000b78:	d92f      	bls.n	8000bda <HAL_ADC_ConfigChannel+0xa2>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000b7a:	2607      	movs	r6, #7
 8000b7c:	4423      	add	r3, r4
 8000b7e:	68d1      	ldr	r1, [r2, #12]
 8000b80:	3b1e      	subs	r3, #30
 8000b82:	409e      	lsls	r6, r3
 8000b84:	ea21 0106 	bic.w	r1, r1, r6
 8000b88:	fa05 f303 	lsl.w	r3, r5, r3
 8000b8c:	430b      	orrs	r3, r1
 8000b8e:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000b90:	f1a4 0310 	sub.w	r3, r4, #16
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d92b      	bls.n	8000bf0 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b98:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	b002      	add	sp, #8
 8000ba4:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8000ba6:	2d0c      	cmp	r5, #12
 8000ba8:	d80b      	bhi.n	8000bc2 <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000baa:	442b      	add	r3, r5
 8000bac:	251f      	movs	r5, #31
 8000bae:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000bb0:	3b23      	subs	r3, #35	; 0x23
 8000bb2:	409d      	lsls	r5, r3
 8000bb4:	ea26 0505 	bic.w	r5, r6, r5
 8000bb8:	fa04 f303 	lsl.w	r3, r4, r3
 8000bbc:	432b      	orrs	r3, r5
 8000bbe:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc0:	e7d6      	b.n	8000b70 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000bc2:	442b      	add	r3, r5
 8000bc4:	251f      	movs	r5, #31
 8000bc6:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000bc8:	3b41      	subs	r3, #65	; 0x41
 8000bca:	409d      	lsls	r5, r3
 8000bcc:	ea26 0505 	bic.w	r5, r6, r5
 8000bd0:	fa04 f303 	lsl.w	r3, r4, r3
 8000bd4:	432b      	orrs	r3, r5
 8000bd6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000bd8:	e7ca      	b.n	8000b70 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000bda:	2607      	movs	r6, #7
 8000bdc:	6911      	ldr	r1, [r2, #16]
 8000bde:	4423      	add	r3, r4
 8000be0:	409e      	lsls	r6, r3
 8000be2:	ea21 0106 	bic.w	r1, r1, r6
 8000be6:	fa05 f303 	lsl.w	r3, r5, r3
 8000bea:	430b      	orrs	r3, r1
 8000bec:	6113      	str	r3, [r2, #16]
 8000bee:	e7cf      	b.n	8000b90 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8000bf0:	4b10      	ldr	r3, [pc, #64]	; (8000c34 <HAL_ADC_ConfigChannel+0xfc>)
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	d116      	bne.n	8000c24 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000bf6:	6893      	ldr	r3, [r2, #8]
 8000bf8:	021b      	lsls	r3, r3, #8
 8000bfa:	d4cd      	bmi.n	8000b98 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000bfc:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000bfe:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000c00:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000c04:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000c06:	d1c7      	bne.n	8000b98 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000c08:	4b0b      	ldr	r3, [pc, #44]	; (8000c38 <HAL_ADC_ConfigChannel+0x100>)
 8000c0a:	4a0c      	ldr	r2, [pc, #48]	; (8000c3c <HAL_ADC_ConfigChannel+0x104>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	fbb3 f2f2 	udiv	r2, r3, r2
 8000c12:	230a      	movs	r3, #10
 8000c14:	4353      	muls	r3, r2
            wait_loop_index--;
 8000c16:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000c18:	9b01      	ldr	r3, [sp, #4]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d0bc      	beq.n	8000b98 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 8000c1e:	9b01      	ldr	r3, [sp, #4]
 8000c20:	3b01      	subs	r3, #1
 8000c22:	e7f8      	b.n	8000c16 <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c24:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000c26:	f043 0320 	orr.w	r3, r3, #32
 8000c2a:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	e7b4      	b.n	8000b9a <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8000c30:	2302      	movs	r3, #2
 8000c32:	e7b5      	b.n	8000ba0 <HAL_ADC_ConfigChannel+0x68>
 8000c34:	40012400 	.word	0x40012400
 8000c38:	20000018 	.word	0x20000018
 8000c3c:	000f4240 	.word	0x000f4240

08000c40 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8000c40:	2300      	movs	r3, #0
{
 8000c42:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000c44:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000c46:	6803      	ldr	r3, [r0, #0]
{
 8000c48:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000c4a:	689a      	ldr	r2, [r3, #8]
 8000c4c:	07d2      	lsls	r2, r2, #31
 8000c4e:	d502      	bpl.n	8000c56 <ADC_Enable+0x16>
  return HAL_OK;
 8000c50:	2000      	movs	r0, #0
}
 8000c52:	b002      	add	sp, #8
 8000c54:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8000c56:	689a      	ldr	r2, [r3, #8]
 8000c58:	f042 0201 	orr.w	r2, r2, #1
 8000c5c:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000c5e:	4b12      	ldr	r3, [pc, #72]	; (8000ca8 <ADC_Enable+0x68>)
 8000c60:	4a12      	ldr	r2, [pc, #72]	; (8000cac <ADC_Enable+0x6c>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000c68:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000c6a:	9b01      	ldr	r3, [sp, #4]
 8000c6c:	b9c3      	cbnz	r3, 8000ca0 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 8000c6e:	f7ff ff0f 	bl	8000a90 <HAL_GetTick>
 8000c72:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000c74:	6823      	ldr	r3, [r4, #0]
 8000c76:	689d      	ldr	r5, [r3, #8]
 8000c78:	f015 0501 	ands.w	r5, r5, #1
 8000c7c:	d1e8      	bne.n	8000c50 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000c7e:	f7ff ff07 	bl	8000a90 <HAL_GetTick>
 8000c82:	1b80      	subs	r0, r0, r6
 8000c84:	2802      	cmp	r0, #2
 8000c86:	d9f5      	bls.n	8000c74 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c88:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8000c8a:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000c8e:	f043 0310 	orr.w	r3, r3, #16
 8000c92:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c94:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8000c96:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c98:	f043 0301 	orr.w	r3, r3, #1
 8000c9c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000c9e:	e7d8      	b.n	8000c52 <ADC_Enable+0x12>
      wait_loop_index--;
 8000ca0:	9b01      	ldr	r3, [sp, #4]
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	e7e0      	b.n	8000c68 <ADC_Enable+0x28>
 8000ca6:	bf00      	nop
 8000ca8:	20000018 	.word	0x20000018
 8000cac:	000f4240 	.word	0x000f4240

08000cb0 <HAL_ADC_Start_DMA>:
{
 8000cb0:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 8000cb4:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000cb6:	4b40      	ldr	r3, [pc, #256]	; (8000db8 <HAL_ADC_Start_DMA+0x108>)
 8000cb8:	6802      	ldr	r2, [r0, #0]
{
 8000cba:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000cbc:	429a      	cmp	r2, r3
{
 8000cbe:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000cc0:	d002      	beq.n	8000cc8 <HAL_ADC_Start_DMA+0x18>
 8000cc2:	493e      	ldr	r1, [pc, #248]	; (8000dbc <HAL_ADC_Start_DMA+0x10c>)
 8000cc4:	428a      	cmp	r2, r1
 8000cc6:	d103      	bne.n	8000cd0 <HAL_ADC_Start_DMA+0x20>
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8000cce:	d16e      	bne.n	8000dae <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8000cd0:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d06c      	beq.n	8000db2 <HAL_ADC_Start_DMA+0x102>
 8000cd8:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8000cda:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8000cdc:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8000ce0:	f7ff ffae 	bl	8000c40 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000ce4:	4606      	mov	r6, r0
 8000ce6:	2800      	cmp	r0, #0
 8000ce8:	d15d      	bne.n	8000da6 <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 8000cea:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000cec:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8000cee:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000cf2:	4b32      	ldr	r3, [pc, #200]	; (8000dbc <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 8000cf4:	f020 0001 	bic.w	r0, r0, #1
 8000cf8:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000cfc:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 8000cfe:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000d00:	d104      	bne.n	8000d0c <HAL_ADC_Start_DMA+0x5c>
 8000d02:	4a2d      	ldr	r2, [pc, #180]	; (8000db8 <HAL_ADC_Start_DMA+0x108>)
 8000d04:	6853      	ldr	r3, [r2, #4]
 8000d06:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8000d0a:	d13e      	bne.n	8000d8a <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d0c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d0e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000d12:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000d14:	684b      	ldr	r3, [r1, #4]
 8000d16:	055a      	lsls	r2, r3, #21
 8000d18:	d505      	bpl.n	8000d26 <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000d1a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d1c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000d20:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d24:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000d26:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000d28:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000d2a:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000d2e:	bf18      	it	ne
 8000d30:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000d32:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000d34:	bf18      	it	ne
 8000d36:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8000d3a:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000d42:	4b1f      	ldr	r3, [pc, #124]	; (8000dc0 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000d44:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000d46:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000d48:	4b1e      	ldr	r3, [pc, #120]	; (8000dc4 <HAL_ADC_Start_DMA+0x114>)
 8000d4a:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000d4c:	4b1e      	ldr	r3, [pc, #120]	; (8000dc8 <HAL_ADC_Start_DMA+0x118>)
 8000d4e:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000d50:	f06f 0302 	mvn.w	r3, #2
 8000d54:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000d58:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8000d5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d60:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000d64:	4643      	mov	r3, r8
 8000d66:	f000 f987 	bl	8001078 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000d6a:	6823      	ldr	r3, [r4, #0]
 8000d6c:	689a      	ldr	r2, [r3, #8]
 8000d6e:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000d72:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000d76:	689a      	ldr	r2, [r3, #8]
 8000d78:	bf0c      	ite	eq
 8000d7a:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000d7e:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8000d82:	609a      	str	r2, [r3, #8]
}
 8000d84:	4630      	mov	r0, r6
 8000d86:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000d8a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d8c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000d90:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000d92:	6853      	ldr	r3, [r2, #4]
 8000d94:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000d96:	bf41      	itttt	mi
 8000d98:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 8000d9a:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 8000d9e:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8000da2:	62a0      	strmi	r0, [r4, #40]	; 0x28
 8000da4:	e7bf      	b.n	8000d26 <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 8000da6:	2300      	movs	r3, #0
 8000da8:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000dac:	e7ea      	b.n	8000d84 <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 8000dae:	2601      	movs	r6, #1
 8000db0:	e7e8      	b.n	8000d84 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 8000db2:	2602      	movs	r6, #2
 8000db4:	e7e6      	b.n	8000d84 <HAL_ADC_Start_DMA+0xd4>
 8000db6:	bf00      	nop
 8000db8:	40012400 	.word	0x40012400
 8000dbc:	40012800 	.word	0x40012800
 8000dc0:	08000ac3 	.word	0x08000ac3
 8000dc4:	08000b13 	.word	0x08000b13
 8000dc8:	08000b1f 	.word	0x08000b1f

08000dcc <ADC_ConversionStop_Disable>:
{
 8000dcc:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000dce:	6803      	ldr	r3, [r0, #0]
{
 8000dd0:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000dd2:	689a      	ldr	r2, [r3, #8]
 8000dd4:	07d2      	lsls	r2, r2, #31
 8000dd6:	d401      	bmi.n	8000ddc <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8000dd8:	2000      	movs	r0, #0
 8000dda:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000ddc:	689a      	ldr	r2, [r3, #8]
 8000dde:	f022 0201 	bic.w	r2, r2, #1
 8000de2:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000de4:	f7ff fe54 	bl	8000a90 <HAL_GetTick>
 8000de8:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000dea:	6823      	ldr	r3, [r4, #0]
 8000dec:	689b      	ldr	r3, [r3, #8]
 8000dee:	07db      	lsls	r3, r3, #31
 8000df0:	d5f2      	bpl.n	8000dd8 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000df2:	f7ff fe4d 	bl	8000a90 <HAL_GetTick>
 8000df6:	1b40      	subs	r0, r0, r5
 8000df8:	2802      	cmp	r0, #2
 8000dfa:	d9f6      	bls.n	8000dea <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000dfc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000dfe:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e00:	f043 0310 	orr.w	r3, r3, #16
 8000e04:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e06:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e08:	f043 0301 	orr.w	r3, r3, #1
 8000e0c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000e0e:	bd38      	pop	{r3, r4, r5, pc}

08000e10 <HAL_ADC_Init>:
{
 8000e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc == NULL)
 8000e12:	4604      	mov	r4, r0
 8000e14:	2800      	cmp	r0, #0
 8000e16:	d077      	beq.n	8000f08 <HAL_ADC_Init+0xf8>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e18:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000e1a:	b923      	cbnz	r3, 8000e26 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8000e1c:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8000e1e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8000e22:	f003 fdef 	bl	8004a04 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000e26:	4620      	mov	r0, r4
 8000e28:	f7ff ffd0 	bl	8000dcc <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e2c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000e2e:	f013 0310 	ands.w	r3, r3, #16
 8000e32:	d16b      	bne.n	8000f0c <HAL_ADC_Init+0xfc>
 8000e34:	2800      	cmp	r0, #0
 8000e36:	d169      	bne.n	8000f0c <HAL_ADC_Init+0xfc>
    ADC_STATE_CLR_SET(hadc->State,
 8000e38:	6aa2      	ldr	r2, [r4, #40]	; 0x28
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000e3a:	4937      	ldr	r1, [pc, #220]	; (8000f18 <HAL_ADC_Init+0x108>)
    ADC_STATE_CLR_SET(hadc->State,
 8000e3c:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8000e40:	f022 0202 	bic.w	r2, r2, #2
 8000e44:	f042 0202 	orr.w	r2, r2, #2
 8000e48:	62a2      	str	r2, [r4, #40]	; 0x28
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000e4a:	e894 0024 	ldmia.w	r4, {r2, r5}
 8000e4e:	428a      	cmp	r2, r1
 8000e50:	69e1      	ldr	r1, [r4, #28]
 8000e52:	d104      	bne.n	8000e5e <HAL_ADC_Init+0x4e>
 8000e54:	f5b1 2f40 	cmp.w	r1, #786432	; 0xc0000
 8000e58:	bf08      	it	eq
 8000e5a:	f44f 2100 	moveq.w	r1, #524288	; 0x80000
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000e5e:	7b26      	ldrb	r6, [r4, #12]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000e60:	ea45 0546 	orr.w	r5, r5, r6, lsl #1
 8000e64:	4329      	orrs	r1, r5
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000e66:	68a5      	ldr	r5, [r4, #8]
 8000e68:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8000e6c:	d035      	beq.n	8000eda <HAL_ADC_Init+0xca>
 8000e6e:	2d01      	cmp	r5, #1
 8000e70:	bf08      	it	eq
 8000e72:	f44f 7380 	moveq.w	r3, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000e76:	7d27      	ldrb	r7, [r4, #20]
 8000e78:	2f01      	cmp	r7, #1
 8000e7a:	d106      	bne.n	8000e8a <HAL_ADC_Init+0x7a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000e7c:	bb7e      	cbnz	r6, 8000ede <HAL_ADC_Init+0xce>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000e7e:	69a6      	ldr	r6, [r4, #24]
 8000e80:	3e01      	subs	r6, #1
 8000e82:	ea43 3346 	orr.w	r3, r3, r6, lsl #13
 8000e86:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8000e8a:	6856      	ldr	r6, [r2, #4]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000e8c:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8000e90:	f426 4669 	bic.w	r6, r6, #59648	; 0xe900
 8000e94:	ea43 0306 	orr.w	r3, r3, r6
 8000e98:	6053      	str	r3, [r2, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000e9a:	6896      	ldr	r6, [r2, #8]
 8000e9c:	4b1f      	ldr	r3, [pc, #124]	; (8000f1c <HAL_ADC_Init+0x10c>)
 8000e9e:	ea03 0306 	and.w	r3, r3, r6
 8000ea2:	ea43 0301 	orr.w	r3, r3, r1
 8000ea6:	6093      	str	r3, [r2, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000ea8:	d001      	beq.n	8000eae <HAL_ADC_Init+0x9e>
 8000eaa:	2d01      	cmp	r5, #1
 8000eac:	d120      	bne.n	8000ef0 <HAL_ADC_Init+0xe0>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000eae:	6923      	ldr	r3, [r4, #16]
 8000eb0:	3b01      	subs	r3, #1
 8000eb2:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8000eb4:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
 8000eb6:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8000eba:	432b      	orrs	r3, r5
 8000ebc:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ebe:	6892      	ldr	r2, [r2, #8]
 8000ec0:	4b17      	ldr	r3, [pc, #92]	; (8000f20 <HAL_ADC_Init+0x110>)
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	4299      	cmp	r1, r3
 8000ec6:	d115      	bne.n	8000ef4 <HAL_ADC_Init+0xe4>
      ADC_CLEAR_ERRORCODE(hadc);
 8000ec8:	2300      	movs	r3, #0
 8000eca:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000ecc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000ece:	f023 0303 	bic.w	r3, r3, #3
 8000ed2:	f043 0301 	orr.w	r3, r3, #1
 8000ed6:	62a3      	str	r3, [r4, #40]	; 0x28
 8000ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000eda:	462b      	mov	r3, r5
 8000edc:	e7cb      	b.n	8000e76 <HAL_ADC_Init+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ede:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8000ee0:	f046 0620 	orr.w	r6, r6, #32
 8000ee4:	62a6      	str	r6, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ee6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8000ee8:	f046 0601 	orr.w	r6, r6, #1
 8000eec:	62e6      	str	r6, [r4, #44]	; 0x2c
 8000eee:	e7cc      	b.n	8000e8a <HAL_ADC_Init+0x7a>
  uint32_t tmp_sqr1 = 0U;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	e7df      	b.n	8000eb4 <HAL_ADC_Init+0xa4>
      ADC_STATE_CLR_SET(hadc->State,
 8000ef4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000ef6:	f023 0312 	bic.w	r3, r3, #18
 8000efa:	f043 0310 	orr.w	r3, r3, #16
 8000efe:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f00:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000f02:	f043 0301 	orr.w	r3, r3, #1
 8000f06:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8000f08:	2001      	movs	r0, #1
}
 8000f0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f0c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000f0e:	f043 0310 	orr.w	r3, r3, #16
 8000f12:	62a3      	str	r3, [r4, #40]	; 0x28
 8000f14:	e7f8      	b.n	8000f08 <HAL_ADC_Init+0xf8>
 8000f16:	bf00      	nop
 8000f18:	40013c00 	.word	0x40013c00
 8000f1c:	ffe1f7fd 	.word	0xffe1f7fd
 8000f20:	ff1f0efe 	.word	0xff1f0efe

08000f24 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f24:	4a07      	ldr	r2, [pc, #28]	; (8000f44 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f26:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f28:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f2a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f2e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f32:	041b      	lsls	r3, r3, #16
 8000f34:	0c1b      	lsrs	r3, r3, #16
 8000f36:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000f3e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000f40:	60d3      	str	r3, [r2, #12]
 8000f42:	4770      	bx	lr
 8000f44:	e000ed00 	.word	0xe000ed00

08000f48 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f48:	4b17      	ldr	r3, [pc, #92]	; (8000fa8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f4a:	b530      	push	{r4, r5, lr}
 8000f4c:	68dc      	ldr	r4, [r3, #12]
 8000f4e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f52:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f56:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f58:	2b04      	cmp	r3, #4
 8000f5a:	bf28      	it	cs
 8000f5c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f5e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f60:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f64:	bf98      	it	ls
 8000f66:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f68:	fa05 f303 	lsl.w	r3, r5, r3
 8000f6c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f70:	bf88      	it	hi
 8000f72:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f74:	4019      	ands	r1, r3
 8000f76:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f78:	fa05 f404 	lsl.w	r4, r5, r4
 8000f7c:	3c01      	subs	r4, #1
 8000f7e:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000f80:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f82:	ea42 0201 	orr.w	r2, r2, r1
 8000f86:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f8a:	bfa9      	itett	ge
 8000f8c:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f90:	4b06      	ldrlt	r3, [pc, #24]	; (8000fac <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f92:	b2d2      	uxtbge	r2, r2
 8000f94:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f98:	bfbb      	ittet	lt
 8000f9a:	f000 000f 	andlt.w	r0, r0, #15
 8000f9e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa4:	541a      	strblt	r2, [r3, r0]
 8000fa6:	bd30      	pop	{r4, r5, pc}
 8000fa8:	e000ed00 	.word	0xe000ed00
 8000fac:	e000ed14 	.word	0xe000ed14

08000fb0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000fb0:	2800      	cmp	r0, #0
 8000fb2:	db08      	blt.n	8000fc6 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	0942      	lsrs	r2, r0, #5
 8000fb8:	f000 001f 	and.w	r0, r0, #31
 8000fbc:	fa03 f000 	lsl.w	r0, r3, r0
 8000fc0:	4b01      	ldr	r3, [pc, #4]	; (8000fc8 <HAL_NVIC_EnableIRQ+0x18>)
 8000fc2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000fc6:	4770      	bx	lr
 8000fc8:	e000e100 	.word	0xe000e100

08000fcc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fcc:	3801      	subs	r0, #1
 8000fce:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000fd2:	d20a      	bcs.n	8000fea <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fd4:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fd6:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fd8:	4a06      	ldr	r2, [pc, #24]	; (8000ff4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fda:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fdc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fe0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fe2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fe4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000fea:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	e000e010 	.word	0xe000e010
 8000ff4:	e000ed00 	.word	0xe000ed00

08000ff8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000ff8:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000ffa:	2800      	cmp	r0, #0
 8000ffc:	d032      	beq.n	8001064 <HAL_DMA_Init+0x6c>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000ffe:	6801      	ldr	r1, [r0, #0]
 8001000:	4b19      	ldr	r3, [pc, #100]	; (8001068 <HAL_DMA_Init+0x70>)
 8001002:	2414      	movs	r4, #20
 8001004:	4299      	cmp	r1, r3
 8001006:	d825      	bhi.n	8001054 <HAL_DMA_Init+0x5c>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001008:	4a18      	ldr	r2, [pc, #96]	; (800106c <HAL_DMA_Init+0x74>)
    hdma->DmaBaseAddress = DMA1;
 800100a:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800100e:	440a      	add	r2, r1
 8001010:	fbb2 f2f4 	udiv	r2, r2, r4
 8001014:	0092      	lsls	r2, r2, #2
 8001016:	6402      	str	r2, [r0, #64]	; 0x40
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001018:	6884      	ldr	r4, [r0, #8]
    hdma->DmaBaseAddress = DMA2;
 800101a:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 800101c:	6843      	ldr	r3, [r0, #4]
  tmp = hdma->Instance->CCR;
 800101e:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 8001020:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001022:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001024:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001028:	4323      	orrs	r3, r4
 800102a:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800102c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001030:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001032:	6944      	ldr	r4, [r0, #20]
 8001034:	4323      	orrs	r3, r4
 8001036:	6984      	ldr	r4, [r0, #24]
 8001038:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 800103a:	69c4      	ldr	r4, [r0, #28]
 800103c:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 800103e:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001040:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001042:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001044:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001046:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800104a:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800104c:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 8001050:	4618      	mov	r0, r3
 8001052:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001054:	4b06      	ldr	r3, [pc, #24]	; (8001070 <HAL_DMA_Init+0x78>)
 8001056:	440b      	add	r3, r1
 8001058:	fbb3 f3f4 	udiv	r3, r3, r4
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	6403      	str	r3, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8001060:	4b04      	ldr	r3, [pc, #16]	; (8001074 <HAL_DMA_Init+0x7c>)
 8001062:	e7d9      	b.n	8001018 <HAL_DMA_Init+0x20>
    return HAL_ERROR;
 8001064:	2001      	movs	r0, #1
}
 8001066:	bd10      	pop	{r4, pc}
 8001068:	40020407 	.word	0x40020407
 800106c:	bffdfff8 	.word	0xbffdfff8
 8001070:	bffdfbf8 	.word	0xbffdfbf8
 8001074:	40020400 	.word	0x40020400

08001078 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001078:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800107a:	f890 4020 	ldrb.w	r4, [r0, #32]
 800107e:	2c01      	cmp	r4, #1
 8001080:	d035      	beq.n	80010ee <HAL_DMA_Start_IT+0x76>
 8001082:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001084:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8001088:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 800108c:	42a5      	cmp	r5, r4
 800108e:	f04f 0600 	mov.w	r6, #0
 8001092:	f04f 0402 	mov.w	r4, #2
 8001096:	d128      	bne.n	80010ea <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001098:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800109c:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800109e:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 80010a0:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80010a2:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 80010a4:	f026 0601 	bic.w	r6, r6, #1
 80010a8:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80010aa:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 80010ac:	40bd      	lsls	r5, r7
 80010ae:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80010b0:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80010b2:	6843      	ldr	r3, [r0, #4]
 80010b4:	6805      	ldr	r5, [r0, #0]
 80010b6:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 80010b8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80010ba:	bf0b      	itete	eq
 80010bc:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80010be:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80010c0:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80010c2:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 80010c4:	b14b      	cbz	r3, 80010da <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010c6:	6823      	ldr	r3, [r4, #0]
 80010c8:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80010cc:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80010ce:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80010d0:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80010d2:	f043 0301 	orr.w	r3, r3, #1
 80010d6:	602b      	str	r3, [r5, #0]
 80010d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80010da:	6823      	ldr	r3, [r4, #0]
 80010dc:	f023 0304 	bic.w	r3, r3, #4
 80010e0:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80010e2:	6823      	ldr	r3, [r4, #0]
 80010e4:	f043 030a 	orr.w	r3, r3, #10
 80010e8:	e7f0      	b.n	80010cc <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 80010ea:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 80010ee:	2002      	movs	r0, #2
}
 80010f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080010f4 <HAL_DMA_IRQHandler>:
{
 80010f4:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80010f6:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80010f8:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80010fa:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80010fc:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80010fe:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001100:	4095      	lsls	r5, r2
 8001102:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8001104:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001106:	d055      	beq.n	80011b4 <HAL_DMA_IRQHandler+0xc0>
 8001108:	074d      	lsls	r5, r1, #29
 800110a:	d553      	bpl.n	80011b4 <HAL_DMA_IRQHandler+0xc0>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001110:	bf5e      	ittt	pl
 8001112:	681a      	ldrpl	r2, [r3, #0]
 8001114:	f022 0204 	bicpl.w	r2, r2, #4
 8001118:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800111a:	4a60      	ldr	r2, [pc, #384]	; (800129c <HAL_DMA_IRQHandler+0x1a8>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d91f      	bls.n	8001160 <HAL_DMA_IRQHandler+0x6c>
 8001120:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8001124:	4293      	cmp	r3, r2
 8001126:	d014      	beq.n	8001152 <HAL_DMA_IRQHandler+0x5e>
 8001128:	3214      	adds	r2, #20
 800112a:	4293      	cmp	r3, r2
 800112c:	d013      	beq.n	8001156 <HAL_DMA_IRQHandler+0x62>
 800112e:	3214      	adds	r2, #20
 8001130:	4293      	cmp	r3, r2
 8001132:	d012      	beq.n	800115a <HAL_DMA_IRQHandler+0x66>
 8001134:	3214      	adds	r2, #20
 8001136:	4293      	cmp	r3, r2
 8001138:	bf0c      	ite	eq
 800113a:	f44f 4380 	moveq.w	r3, #16384	; 0x4000
 800113e:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 8001142:	4a57      	ldr	r2, [pc, #348]	; (80012a0 <HAL_DMA_IRQHandler+0x1ac>)
 8001144:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8001146:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8001148:	2b00      	cmp	r3, #0
 800114a:	f000 80a5 	beq.w	8001298 <HAL_DMA_IRQHandler+0x1a4>
}
 800114e:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001150:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001152:	2304      	movs	r3, #4
 8001154:	e7f5      	b.n	8001142 <HAL_DMA_IRQHandler+0x4e>
 8001156:	2340      	movs	r3, #64	; 0x40
 8001158:	e7f3      	b.n	8001142 <HAL_DMA_IRQHandler+0x4e>
 800115a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800115e:	e7f0      	b.n	8001142 <HAL_DMA_IRQHandler+0x4e>
 8001160:	4950      	ldr	r1, [pc, #320]	; (80012a4 <HAL_DMA_IRQHandler+0x1b0>)
 8001162:	428b      	cmp	r3, r1
 8001164:	d016      	beq.n	8001194 <HAL_DMA_IRQHandler+0xa0>
 8001166:	3114      	adds	r1, #20
 8001168:	428b      	cmp	r3, r1
 800116a:	d015      	beq.n	8001198 <HAL_DMA_IRQHandler+0xa4>
 800116c:	3114      	adds	r1, #20
 800116e:	428b      	cmp	r3, r1
 8001170:	d014      	beq.n	800119c <HAL_DMA_IRQHandler+0xa8>
 8001172:	3114      	adds	r1, #20
 8001174:	428b      	cmp	r3, r1
 8001176:	d014      	beq.n	80011a2 <HAL_DMA_IRQHandler+0xae>
 8001178:	3114      	adds	r1, #20
 800117a:	428b      	cmp	r3, r1
 800117c:	d014      	beq.n	80011a8 <HAL_DMA_IRQHandler+0xb4>
 800117e:	3114      	adds	r1, #20
 8001180:	428b      	cmp	r3, r1
 8001182:	d014      	beq.n	80011ae <HAL_DMA_IRQHandler+0xba>
 8001184:	4293      	cmp	r3, r2
 8001186:	bf14      	ite	ne
 8001188:	f44f 2380 	movne.w	r3, #262144	; 0x40000
 800118c:	f04f 6380 	moveq.w	r3, #67108864	; 0x4000000
 8001190:	4a45      	ldr	r2, [pc, #276]	; (80012a8 <HAL_DMA_IRQHandler+0x1b4>)
 8001192:	e7d7      	b.n	8001144 <HAL_DMA_IRQHandler+0x50>
 8001194:	2304      	movs	r3, #4
 8001196:	e7fb      	b.n	8001190 <HAL_DMA_IRQHandler+0x9c>
 8001198:	2340      	movs	r3, #64	; 0x40
 800119a:	e7f9      	b.n	8001190 <HAL_DMA_IRQHandler+0x9c>
 800119c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011a0:	e7f6      	b.n	8001190 <HAL_DMA_IRQHandler+0x9c>
 80011a2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80011a6:	e7f3      	b.n	8001190 <HAL_DMA_IRQHandler+0x9c>
 80011a8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80011ac:	e7f0      	b.n	8001190 <HAL_DMA_IRQHandler+0x9c>
 80011ae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80011b2:	e7ed      	b.n	8001190 <HAL_DMA_IRQHandler+0x9c>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80011b4:	2502      	movs	r5, #2
 80011b6:	4095      	lsls	r5, r2
 80011b8:	4225      	tst	r5, r4
 80011ba:	d057      	beq.n	800126c <HAL_DMA_IRQHandler+0x178>
 80011bc:	078d      	lsls	r5, r1, #30
 80011be:	d555      	bpl.n	800126c <HAL_DMA_IRQHandler+0x178>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	0694      	lsls	r4, r2, #26
 80011c4:	d406      	bmi.n	80011d4 <HAL_DMA_IRQHandler+0xe0>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	f022 020a 	bic.w	r2, r2, #10
 80011cc:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80011ce:	2201      	movs	r2, #1
 80011d0:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80011d4:	4a31      	ldr	r2, [pc, #196]	; (800129c <HAL_DMA_IRQHandler+0x1a8>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d91e      	bls.n	8001218 <HAL_DMA_IRQHandler+0x124>
 80011da:	f502 7262 	add.w	r2, r2, #904	; 0x388
 80011de:	4293      	cmp	r3, r2
 80011e0:	d013      	beq.n	800120a <HAL_DMA_IRQHandler+0x116>
 80011e2:	3214      	adds	r2, #20
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d012      	beq.n	800120e <HAL_DMA_IRQHandler+0x11a>
 80011e8:	3214      	adds	r2, #20
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d011      	beq.n	8001212 <HAL_DMA_IRQHandler+0x11e>
 80011ee:	3214      	adds	r2, #20
 80011f0:	4293      	cmp	r3, r2
 80011f2:	bf0c      	ite	eq
 80011f4:	f44f 5300 	moveq.w	r3, #8192	; 0x2000
 80011f8:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 80011fc:	4a28      	ldr	r2, [pc, #160]	; (80012a0 <HAL_DMA_IRQHandler+0x1ac>)
 80011fe:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8001200:	2300      	movs	r3, #0
 8001202:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001206:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001208:	e79e      	b.n	8001148 <HAL_DMA_IRQHandler+0x54>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800120a:	2302      	movs	r3, #2
 800120c:	e7f6      	b.n	80011fc <HAL_DMA_IRQHandler+0x108>
 800120e:	2320      	movs	r3, #32
 8001210:	e7f4      	b.n	80011fc <HAL_DMA_IRQHandler+0x108>
 8001212:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001216:	e7f1      	b.n	80011fc <HAL_DMA_IRQHandler+0x108>
 8001218:	4922      	ldr	r1, [pc, #136]	; (80012a4 <HAL_DMA_IRQHandler+0x1b0>)
 800121a:	428b      	cmp	r3, r1
 800121c:	d016      	beq.n	800124c <HAL_DMA_IRQHandler+0x158>
 800121e:	3114      	adds	r1, #20
 8001220:	428b      	cmp	r3, r1
 8001222:	d015      	beq.n	8001250 <HAL_DMA_IRQHandler+0x15c>
 8001224:	3114      	adds	r1, #20
 8001226:	428b      	cmp	r3, r1
 8001228:	d014      	beq.n	8001254 <HAL_DMA_IRQHandler+0x160>
 800122a:	3114      	adds	r1, #20
 800122c:	428b      	cmp	r3, r1
 800122e:	d014      	beq.n	800125a <HAL_DMA_IRQHandler+0x166>
 8001230:	3114      	adds	r1, #20
 8001232:	428b      	cmp	r3, r1
 8001234:	d014      	beq.n	8001260 <HAL_DMA_IRQHandler+0x16c>
 8001236:	3114      	adds	r1, #20
 8001238:	428b      	cmp	r3, r1
 800123a:	d014      	beq.n	8001266 <HAL_DMA_IRQHandler+0x172>
 800123c:	4293      	cmp	r3, r2
 800123e:	bf14      	ite	ne
 8001240:	f44f 3300 	movne.w	r3, #131072	; 0x20000
 8001244:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8001248:	4a17      	ldr	r2, [pc, #92]	; (80012a8 <HAL_DMA_IRQHandler+0x1b4>)
 800124a:	e7d8      	b.n	80011fe <HAL_DMA_IRQHandler+0x10a>
 800124c:	2302      	movs	r3, #2
 800124e:	e7fb      	b.n	8001248 <HAL_DMA_IRQHandler+0x154>
 8001250:	2320      	movs	r3, #32
 8001252:	e7f9      	b.n	8001248 <HAL_DMA_IRQHandler+0x154>
 8001254:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001258:	e7f6      	b.n	8001248 <HAL_DMA_IRQHandler+0x154>
 800125a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800125e:	e7f3      	b.n	8001248 <HAL_DMA_IRQHandler+0x154>
 8001260:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001264:	e7f0      	b.n	8001248 <HAL_DMA_IRQHandler+0x154>
 8001266:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800126a:	e7ed      	b.n	8001248 <HAL_DMA_IRQHandler+0x154>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800126c:	2508      	movs	r5, #8
 800126e:	4095      	lsls	r5, r2
 8001270:	4225      	tst	r5, r4
 8001272:	d011      	beq.n	8001298 <HAL_DMA_IRQHandler+0x1a4>
 8001274:	0709      	lsls	r1, r1, #28
 8001276:	d50f      	bpl.n	8001298 <HAL_DMA_IRQHandler+0x1a4>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001278:	6819      	ldr	r1, [r3, #0]
 800127a:	f021 010e 	bic.w	r1, r1, #14
 800127e:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001280:	2301      	movs	r3, #1
 8001282:	fa03 f202 	lsl.w	r2, r3, r2
 8001286:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001288:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 800128a:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 800128e:	2300      	movs	r3, #0
 8001290:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8001294:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001296:	e757      	b.n	8001148 <HAL_DMA_IRQHandler+0x54>
}
 8001298:	bc70      	pop	{r4, r5, r6}
 800129a:	4770      	bx	lr
 800129c:	40020080 	.word	0x40020080
 80012a0:	40020400 	.word	0x40020400
 80012a4:	40020008 	.word	0x40020008
 80012a8:	40020000 	.word	0x40020000

080012ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80012b0:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80012b2:	4626      	mov	r6, r4
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80012b4:	4f6c      	ldr	r7, [pc, #432]	; (8001468 <HAL_GPIO_Init+0x1bc>)
 80012b6:	4b6d      	ldr	r3, [pc, #436]	; (800146c <HAL_GPIO_Init+0x1c0>)
        temp = AFIO->EXTICR[position >> 2u];
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80012b8:	f8df e1b8 	ldr.w	lr, [pc, #440]	; 8001474 <HAL_GPIO_Init+0x1c8>
      switch (GPIO_Init->Mode)
 80012bc:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 8001478 <HAL_GPIO_Init+0x1cc>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012c0:	680a      	ldr	r2, [r1, #0]
 80012c2:	fa32 f506 	lsrs.w	r5, r2, r6
 80012c6:	d102      	bne.n	80012ce <HAL_GPIO_Init+0x22>
      }
    }

	position++;
  }
}
 80012c8:	b003      	add	sp, #12
 80012ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80012ce:	f04f 0801 	mov.w	r8, #1
 80012d2:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012d6:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80012da:	4590      	cmp	r8, r2
 80012dc:	f040 8084 	bne.w	80013e8 <HAL_GPIO_Init+0x13c>
      switch (GPIO_Init->Mode)
 80012e0:	684d      	ldr	r5, [r1, #4]
 80012e2:	2d12      	cmp	r5, #18
 80012e4:	f000 80b1 	beq.w	800144a <HAL_GPIO_Init+0x19e>
 80012e8:	f200 8087 	bhi.w	80013fa <HAL_GPIO_Init+0x14e>
 80012ec:	2d02      	cmp	r5, #2
 80012ee:	f000 80a9 	beq.w	8001444 <HAL_GPIO_Init+0x198>
 80012f2:	d87b      	bhi.n	80013ec <HAL_GPIO_Init+0x140>
 80012f4:	2d00      	cmp	r5, #0
 80012f6:	f000 808c 	beq.w	8001412 <HAL_GPIO_Init+0x166>
 80012fa:	2d01      	cmp	r5, #1
 80012fc:	f000 80a0 	beq.w	8001440 <HAL_GPIO_Init+0x194>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001300:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001304:	2aff      	cmp	r2, #255	; 0xff
 8001306:	bf93      	iteet	ls
 8001308:	4682      	movls	sl, r0
 800130a:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800130e:	3d08      	subhi	r5, #8
 8001310:	f8d0 b000 	ldrls.w	fp, [r0]
 8001314:	bf92      	itee	ls
 8001316:	00b5      	lslls	r5, r6, #2
 8001318:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 800131c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800131e:	fa09 f805 	lsl.w	r8, r9, r5
 8001322:	ea2b 0808 	bic.w	r8, fp, r8
 8001326:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800132a:	bf88      	it	hi
 800132c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001330:	ea48 0505 	orr.w	r5, r8, r5
 8001334:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001338:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800133c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001340:	d052      	beq.n	80013e8 <HAL_GPIO_Init+0x13c>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001342:	69bd      	ldr	r5, [r7, #24]
 8001344:	f026 0803 	bic.w	r8, r6, #3
 8001348:	f045 0501 	orr.w	r5, r5, #1
 800134c:	61bd      	str	r5, [r7, #24]
 800134e:	69bd      	ldr	r5, [r7, #24]
 8001350:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001354:	f005 0501 	and.w	r5, r5, #1
 8001358:	9501      	str	r5, [sp, #4]
 800135a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800135e:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001362:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001364:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8001368:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800136c:	fa09 f90b 	lsl.w	r9, r9, fp
 8001370:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001374:	4d3e      	ldr	r5, [pc, #248]	; (8001470 <HAL_GPIO_Init+0x1c4>)
 8001376:	42a8      	cmp	r0, r5
 8001378:	d06c      	beq.n	8001454 <HAL_GPIO_Init+0x1a8>
 800137a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800137e:	42a8      	cmp	r0, r5
 8001380:	d06a      	beq.n	8001458 <HAL_GPIO_Init+0x1ac>
 8001382:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001386:	42a8      	cmp	r0, r5
 8001388:	d068      	beq.n	800145c <HAL_GPIO_Init+0x1b0>
 800138a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800138e:	42a8      	cmp	r0, r5
 8001390:	d066      	beq.n	8001460 <HAL_GPIO_Init+0x1b4>
 8001392:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001396:	42a8      	cmp	r0, r5
 8001398:	d064      	beq.n	8001464 <HAL_GPIO_Init+0x1b8>
 800139a:	4570      	cmp	r0, lr
 800139c:	bf0c      	ite	eq
 800139e:	2505      	moveq	r5, #5
 80013a0:	2506      	movne	r5, #6
 80013a2:	fa05 f50b 	lsl.w	r5, r5, fp
 80013a6:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 80013aa:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 80013ae:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013b0:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80013b4:	bf14      	ite	ne
 80013b6:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80013b8:	4395      	biceq	r5, r2
 80013ba:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 80013bc:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013be:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80013c2:	bf14      	ite	ne
 80013c4:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80013c6:	4395      	biceq	r5, r2
 80013c8:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80013ca:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013cc:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80013d0:	bf14      	ite	ne
 80013d2:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80013d4:	4395      	biceq	r5, r2
 80013d6:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80013d8:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013da:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80013de:	bf14      	ite	ne
 80013e0:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80013e2:	ea25 0202 	biceq.w	r2, r5, r2
 80013e6:	60da      	str	r2, [r3, #12]
	position++;
 80013e8:	3601      	adds	r6, #1
 80013ea:	e769      	b.n	80012c0 <HAL_GPIO_Init+0x14>
      switch (GPIO_Init->Mode)
 80013ec:	2d03      	cmp	r5, #3
 80013ee:	d025      	beq.n	800143c <HAL_GPIO_Init+0x190>
 80013f0:	2d11      	cmp	r5, #17
 80013f2:	d185      	bne.n	8001300 <HAL_GPIO_Init+0x54>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80013f4:	68cc      	ldr	r4, [r1, #12]
 80013f6:	3404      	adds	r4, #4
          break;
 80013f8:	e782      	b.n	8001300 <HAL_GPIO_Init+0x54>
      switch (GPIO_Init->Mode)
 80013fa:	4565      	cmp	r5, ip
 80013fc:	d009      	beq.n	8001412 <HAL_GPIO_Init+0x166>
 80013fe:	d812      	bhi.n	8001426 <HAL_GPIO_Init+0x17a>
 8001400:	f8df 9078 	ldr.w	r9, [pc, #120]	; 800147c <HAL_GPIO_Init+0x1d0>
 8001404:	454d      	cmp	r5, r9
 8001406:	d004      	beq.n	8001412 <HAL_GPIO_Init+0x166>
 8001408:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800140c:	454d      	cmp	r5, r9
 800140e:	f47f af77 	bne.w	8001300 <HAL_GPIO_Init+0x54>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001412:	688c      	ldr	r4, [r1, #8]
 8001414:	b1e4      	cbz	r4, 8001450 <HAL_GPIO_Init+0x1a4>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001416:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8001418:	bf0c      	ite	eq
 800141a:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 800141e:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001422:	2408      	movs	r4, #8
 8001424:	e76c      	b.n	8001300 <HAL_GPIO_Init+0x54>
      switch (GPIO_Init->Mode)
 8001426:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8001480 <HAL_GPIO_Init+0x1d4>
 800142a:	454d      	cmp	r5, r9
 800142c:	d0f1      	beq.n	8001412 <HAL_GPIO_Init+0x166>
 800142e:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001432:	454d      	cmp	r5, r9
 8001434:	d0ed      	beq.n	8001412 <HAL_GPIO_Init+0x166>
 8001436:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 800143a:	e7e7      	b.n	800140c <HAL_GPIO_Init+0x160>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800143c:	2400      	movs	r4, #0
 800143e:	e75f      	b.n	8001300 <HAL_GPIO_Init+0x54>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001440:	68cc      	ldr	r4, [r1, #12]
          break;
 8001442:	e75d      	b.n	8001300 <HAL_GPIO_Init+0x54>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001444:	68cc      	ldr	r4, [r1, #12]
 8001446:	3408      	adds	r4, #8
          break;
 8001448:	e75a      	b.n	8001300 <HAL_GPIO_Init+0x54>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800144a:	68cc      	ldr	r4, [r1, #12]
 800144c:	340c      	adds	r4, #12
          break;
 800144e:	e757      	b.n	8001300 <HAL_GPIO_Init+0x54>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001450:	2404      	movs	r4, #4
 8001452:	e755      	b.n	8001300 <HAL_GPIO_Init+0x54>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001454:	2500      	movs	r5, #0
 8001456:	e7a4      	b.n	80013a2 <HAL_GPIO_Init+0xf6>
 8001458:	2501      	movs	r5, #1
 800145a:	e7a2      	b.n	80013a2 <HAL_GPIO_Init+0xf6>
 800145c:	2502      	movs	r5, #2
 800145e:	e7a0      	b.n	80013a2 <HAL_GPIO_Init+0xf6>
 8001460:	2503      	movs	r5, #3
 8001462:	e79e      	b.n	80013a2 <HAL_GPIO_Init+0xf6>
 8001464:	2504      	movs	r5, #4
 8001466:	e79c      	b.n	80013a2 <HAL_GPIO_Init+0xf6>
 8001468:	40021000 	.word	0x40021000
 800146c:	40010400 	.word	0x40010400
 8001470:	40010800 	.word	0x40010800
 8001474:	40011c00 	.word	0x40011c00
 8001478:	10210000 	.word	0x10210000
 800147c:	10110000 	.word	0x10110000
 8001480:	10310000 	.word	0x10310000

08001484 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001484:	b10a      	cbz	r2, 800148a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001486:	6101      	str	r1, [r0, #16]
 8001488:	4770      	bx	lr
 800148a:	0409      	lsls	r1, r1, #16
 800148c:	e7fb      	b.n	8001486 <HAL_GPIO_WritePin+0x2>

0800148e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 800148e:	68c3      	ldr	r3, [r0, #12]
 8001490:	420b      	tst	r3, r1
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001492:	bf14      	ite	ne
 8001494:	6141      	strne	r1, [r0, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001496:	6101      	streq	r1, [r0, #16]
 8001498:	4770      	bx	lr
	...

0800149c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800149c:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800149e:	4b04      	ldr	r3, [pc, #16]	; (80014b0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80014a0:	6959      	ldr	r1, [r3, #20]
 80014a2:	4201      	tst	r1, r0
 80014a4:	d002      	beq.n	80014ac <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80014a6:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80014a8:	f002 f83c 	bl	8003524 <HAL_GPIO_EXTI_Callback>
 80014ac:	bd08      	pop	{r3, pc}
 80014ae:	bf00      	nop
 80014b0:	40010400 	.word	0x40010400

080014b4 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80014b4:	6801      	ldr	r1, [r0, #0]
 80014b6:	2200      	movs	r2, #0
 80014b8:	694b      	ldr	r3, [r1, #20]
 80014ba:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80014be:	d010      	beq.n	80014e2 <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80014c0:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80014c4:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 80014c6:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 80014c8:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80014ca:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80014ce:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80014d2:	6c03      	ldr	r3, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80014d4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80014d8:	f043 0304 	orr.w	r3, r3, #4
 80014dc:	6403      	str	r3, [r0, #64]	; 0x40

    return HAL_ERROR;
 80014de:	2001      	movs	r0, #1
 80014e0:	4770      	bx	lr
  }
  return HAL_OK;
 80014e2:	4618      	mov	r0, r3
}
 80014e4:	4770      	bx	lr

080014e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80014e6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80014ea:	4604      	mov	r4, r0
 80014ec:	4617      	mov	r7, r2
 80014ee:	4699      	mov	r9, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80014f0:	f3c1 4807 	ubfx	r8, r1, #16, #8
 80014f4:	b28e      	uxth	r6, r1
 80014f6:	6825      	ldr	r5, [r4, #0]
 80014f8:	f1b8 0f01 	cmp.w	r8, #1
 80014fc:	bf0c      	ite	eq
 80014fe:	696b      	ldreq	r3, [r5, #20]
 8001500:	69ab      	ldrne	r3, [r5, #24]
 8001502:	ea36 0303 	bics.w	r3, r6, r3
 8001506:	bf14      	ite	ne
 8001508:	2001      	movne	r0, #1
 800150a:	2000      	moveq	r0, #0
 800150c:	b908      	cbnz	r0, 8001512 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 800150e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001512:	696b      	ldr	r3, [r5, #20]
 8001514:	055a      	lsls	r2, r3, #21
 8001516:	d516      	bpl.n	8001546 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x60>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001518:	682b      	ldr	r3, [r5, #0]
      hi2c->State               = HAL_I2C_STATE_READY;
 800151a:	2220      	movs	r2, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800151c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001520:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001522:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001526:	616b      	str	r3, [r5, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001528:	2300      	movs	r3, #0
 800152a:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800152c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001530:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001534:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001536:	f042 0204 	orr.w	r2, r2, #4
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800153a:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800153c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8001540:	2001      	movs	r0, #1
 8001542:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001546:	1c7b      	adds	r3, r7, #1
 8001548:	d0d5      	beq.n	80014f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800154a:	f7ff faa1 	bl	8000a90 <HAL_GetTick>
 800154e:	eba0 0009 	sub.w	r0, r0, r9
 8001552:	4287      	cmp	r7, r0
 8001554:	d301      	bcc.n	800155a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x74>
 8001556:	2f00      	cmp	r7, #0
 8001558:	d1cd      	bne.n	80014f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        hi2c->PreviousState       = I2C_STATE_NONE;
 800155a:	2300      	movs	r3, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 800155c:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 800155e:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001560:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001564:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001568:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800156a:	f042 0220 	orr.w	r2, r2, #32
 800156e:	e7e4      	b.n	800153a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x54>

08001570 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8001570:	b570      	push	{r4, r5, r6, lr}
 8001572:	4604      	mov	r4, r0
 8001574:	460d      	mov	r5, r1
 8001576:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001578:	6823      	ldr	r3, [r4, #0]
 800157a:	695b      	ldr	r3, [r3, #20]
 800157c:	075b      	lsls	r3, r3, #29
 800157e:	d501      	bpl.n	8001584 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8001580:	2000      	movs	r0, #0
 8001582:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001584:	4620      	mov	r0, r4
 8001586:	f7ff ff95 	bl	80014b4 <I2C_IsAcknowledgeFailed>
 800158a:	b9a8      	cbnz	r0, 80015b8 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 800158c:	1c6a      	adds	r2, r5, #1
 800158e:	d0f3      	beq.n	8001578 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001590:	f7ff fa7e 	bl	8000a90 <HAL_GetTick>
 8001594:	1b80      	subs	r0, r0, r6
 8001596:	4285      	cmp	r5, r0
 8001598:	d301      	bcc.n	800159e <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 800159a:	2d00      	cmp	r5, #0
 800159c:	d1ec      	bne.n	8001578 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 800159e:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 80015a0:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 80015a2:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80015a4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80015a8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80015ac:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80015ae:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80015b2:	f042 0220 	orr.w	r2, r2, #32
 80015b6:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 80015b8:	2001      	movs	r0, #1
}
 80015ba:	bd70      	pop	{r4, r5, r6, pc}

080015bc <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 80015bc:	b570      	push	{r4, r5, r6, lr}
 80015be:	4604      	mov	r4, r0
 80015c0:	460d      	mov	r5, r1
 80015c2:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80015c4:	6820      	ldr	r0, [r4, #0]
 80015c6:	6943      	ldr	r3, [r0, #20]
 80015c8:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 80015cc:	d001      	beq.n	80015d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 80015ce:	2000      	movs	r0, #0
}
 80015d0:	bd70      	pop	{r4, r5, r6, pc}
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80015d2:	6942      	ldr	r2, [r0, #20]
 80015d4:	06d2      	lsls	r2, r2, #27
 80015d6:	d50e      	bpl.n	80015f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80015d8:	f06f 0210 	mvn.w	r2, #16
 80015dc:	6142      	str	r2, [r0, #20]
      hi2c->State               = HAL_I2C_STATE_READY;
 80015de:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 80015e0:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80015e2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80015e6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80015ea:	6c22      	ldr	r2, [r4, #64]	; 0x40
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80015ec:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80015ee:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 80015f2:	2001      	movs	r0, #1
 80015f4:	bd70      	pop	{r4, r5, r6, pc}
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80015f6:	f7ff fa4b 	bl	8000a90 <HAL_GetTick>
 80015fa:	1b80      	subs	r0, r0, r6
 80015fc:	42a8      	cmp	r0, r5
 80015fe:	d801      	bhi.n	8001604 <I2C_WaitOnRXNEFlagUntilTimeout+0x48>
 8001600:	2d00      	cmp	r5, #0
 8001602:	d1df      	bne.n	80015c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001604:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8001606:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001608:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800160a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800160e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001612:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001614:	f042 0220 	orr.w	r2, r2, #32
 8001618:	e7e8      	b.n	80015ec <I2C_WaitOnRXNEFlagUntilTimeout+0x30>

0800161a <I2C_WaitOnFlagUntilTimeout>:
{
 800161a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800161e:	4604      	mov	r4, r0
 8001620:	4690      	mov	r8, r2
 8001622:	461f      	mov	r7, r3
 8001624:	9e08      	ldr	r6, [sp, #32]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001626:	f3c1 4907 	ubfx	r9, r1, #16, #8
 800162a:	b28d      	uxth	r5, r1
 800162c:	6823      	ldr	r3, [r4, #0]
 800162e:	f1b9 0f01 	cmp.w	r9, #1
 8001632:	bf0c      	ite	eq
 8001634:	695b      	ldreq	r3, [r3, #20]
 8001636:	699b      	ldrne	r3, [r3, #24]
 8001638:	ea35 0303 	bics.w	r3, r5, r3
 800163c:	bf0c      	ite	eq
 800163e:	2301      	moveq	r3, #1
 8001640:	2300      	movne	r3, #0
 8001642:	4543      	cmp	r3, r8
 8001644:	d002      	beq.n	800164c <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8001646:	2000      	movs	r0, #0
}
 8001648:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 800164c:	1c7b      	adds	r3, r7, #1
 800164e:	d0ed      	beq.n	800162c <I2C_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001650:	f7ff fa1e 	bl	8000a90 <HAL_GetTick>
 8001654:	1b80      	subs	r0, r0, r6
 8001656:	4287      	cmp	r7, r0
 8001658:	d301      	bcc.n	800165e <I2C_WaitOnFlagUntilTimeout+0x44>
 800165a:	2f00      	cmp	r7, #0
 800165c:	d1e6      	bne.n	800162c <I2C_WaitOnFlagUntilTimeout+0x12>
      hi2c->PreviousState       = I2C_STATE_NONE;
 800165e:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8001660:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001662:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001664:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001668:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800166c:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800166e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001672:	f042 0220 	orr.w	r2, r2, #32
 8001676:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001678:	2001      	movs	r0, #1
 800167a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800167e <I2C_WaitOnTXEFlagUntilTimeout>:
{
 800167e:	b570      	push	{r4, r5, r6, lr}
 8001680:	4604      	mov	r4, r0
 8001682:	460d      	mov	r5, r1
 8001684:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001686:	6823      	ldr	r3, [r4, #0]
 8001688:	695b      	ldr	r3, [r3, #20]
 800168a:	061b      	lsls	r3, r3, #24
 800168c:	d501      	bpl.n	8001692 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 800168e:	2000      	movs	r0, #0
 8001690:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001692:	4620      	mov	r0, r4
 8001694:	f7ff ff0e 	bl	80014b4 <I2C_IsAcknowledgeFailed>
 8001698:	b9a8      	cbnz	r0, 80016c6 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 800169a:	1c6a      	adds	r2, r5, #1
 800169c:	d0f3      	beq.n	8001686 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800169e:	f7ff f9f7 	bl	8000a90 <HAL_GetTick>
 80016a2:	1b80      	subs	r0, r0, r6
 80016a4:	4285      	cmp	r5, r0
 80016a6:	d301      	bcc.n	80016ac <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 80016a8:	2d00      	cmp	r5, #0
 80016aa:	d1ec      	bne.n	8001686 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 80016ac:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 80016ae:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 80016b0:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80016b2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80016b6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80016ba:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80016bc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80016c0:	f042 0220 	orr.w	r2, r2, #32
 80016c4:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 80016c6:	2001      	movs	r0, #1
}
 80016c8:	bd70      	pop	{r4, r5, r6, pc}
	...

080016cc <HAL_I2C_Init>:
{
 80016cc:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 80016ce:	4604      	mov	r4, r0
 80016d0:	b908      	cbnz	r0, 80016d6 <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 80016d2:	2001      	movs	r0, #1
 80016d4:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016d6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80016da:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80016de:	b91b      	cbnz	r3, 80016e8 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 80016e0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 80016e4:	f003 f9fe 	bl	8004ae4 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80016e8:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 80016ea:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80016ec:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80016f0:	6813      	ldr	r3, [r2, #0]
 80016f2:	f023 0301 	bic.w	r3, r3, #1
 80016f6:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80016f8:	f000 fdf4 	bl	80022e4 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80016fc:	6865      	ldr	r5, [r4, #4]
 80016fe:	4b41      	ldr	r3, [pc, #260]	; (8001804 <HAL_I2C_Init+0x138>)
 8001700:	429d      	cmp	r5, r3
 8001702:	d84d      	bhi.n	80017a0 <HAL_I2C_Init+0xd4>
 8001704:	4b40      	ldr	r3, [pc, #256]	; (8001808 <HAL_I2C_Init+0x13c>)
 8001706:	4298      	cmp	r0, r3
 8001708:	d9e3      	bls.n	80016d2 <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 800170a:	4940      	ldr	r1, [pc, #256]	; (800180c <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800170c:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 800170e:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001712:	6853      	ldr	r3, [r2, #4]
 8001714:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001718:	430b      	orrs	r3, r1
 800171a:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800171c:	6a13      	ldr	r3, [r2, #32]
 800171e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001722:	3101      	adds	r1, #1
 8001724:	4319      	orrs	r1, r3
 8001726:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001728:	69d1      	ldr	r1, [r2, #28]
 800172a:	4b36      	ldr	r3, [pc, #216]	; (8001804 <HAL_I2C_Init+0x138>)
 800172c:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8001730:	429d      	cmp	r5, r3
 8001732:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001736:	f100 30ff 	add.w	r0, r0, #4294967295
 800173a:	d848      	bhi.n	80017ce <HAL_I2C_Init+0x102>
 800173c:	006d      	lsls	r5, r5, #1
 800173e:	fbb0 f0f5 	udiv	r0, r0, r5
 8001742:	3001      	adds	r0, #1
 8001744:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001748:	2b04      	cmp	r3, #4
 800174a:	bf38      	it	cc
 800174c:	2304      	movcc	r3, #4
 800174e:	430b      	orrs	r3, r1
 8001750:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001752:	6811      	ldr	r1, [r2, #0]
 8001754:	6a20      	ldr	r0, [r4, #32]
 8001756:	69e3      	ldr	r3, [r4, #28]
 8001758:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 800175c:	4303      	orrs	r3, r0
 800175e:	430b      	orrs	r3, r1
 8001760:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001762:	6891      	ldr	r1, [r2, #8]
 8001764:	68e0      	ldr	r0, [r4, #12]
 8001766:	6923      	ldr	r3, [r4, #16]
 8001768:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 800176c:	4303      	orrs	r3, r0
 800176e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001772:	430b      	orrs	r3, r1
 8001774:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001776:	68d1      	ldr	r1, [r2, #12]
 8001778:	69a0      	ldr	r0, [r4, #24]
 800177a:	6963      	ldr	r3, [r4, #20]
 800177c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001780:	4303      	orrs	r3, r0
 8001782:	430b      	orrs	r3, r1
 8001784:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001786:	6813      	ldr	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001788:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 800178a:	f043 0301 	orr.w	r3, r3, #1
 800178e:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001790:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001792:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001794:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001798:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800179a:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 800179e:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80017a0:	4b1b      	ldr	r3, [pc, #108]	; (8001810 <HAL_I2C_Init+0x144>)
 80017a2:	4298      	cmp	r0, r3
 80017a4:	d995      	bls.n	80016d2 <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 80017a6:	4e19      	ldr	r6, [pc, #100]	; (800180c <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80017a8:	f44f 7196 	mov.w	r1, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 80017ac:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80017b0:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80017b2:	4371      	muls	r1, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80017b4:	6853      	ldr	r3, [r2, #4]
 80017b6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80017ba:	4333      	orrs	r3, r6
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80017bc:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80017c0:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80017c2:	6a13      	ldr	r3, [r2, #32]
 80017c4:	fbb1 f1f6 	udiv	r1, r1, r6
 80017c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80017cc:	e7a9      	b.n	8001722 <HAL_I2C_Init+0x56>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80017ce:	68a3      	ldr	r3, [r4, #8]
 80017d0:	b953      	cbnz	r3, 80017e8 <HAL_I2C_Init+0x11c>
 80017d2:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80017d6:	fbb0 f0f3 	udiv	r0, r0, r3
 80017da:	1c43      	adds	r3, r0, #1
 80017dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017e0:	b16b      	cbz	r3, 80017fe <HAL_I2C_Init+0x132>
 80017e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017e6:	e7b2      	b.n	800174e <HAL_I2C_Init+0x82>
 80017e8:	2319      	movs	r3, #25
 80017ea:	436b      	muls	r3, r5
 80017ec:	fbb0 f0f3 	udiv	r0, r0, r3
 80017f0:	1c43      	adds	r3, r0, #1
 80017f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017f6:	b113      	cbz	r3, 80017fe <HAL_I2C_Init+0x132>
 80017f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80017fc:	e7a7      	b.n	800174e <HAL_I2C_Init+0x82>
 80017fe:	2301      	movs	r3, #1
 8001800:	e7a5      	b.n	800174e <HAL_I2C_Init+0x82>
 8001802:	bf00      	nop
 8001804:	000186a0 	.word	0x000186a0
 8001808:	001e847f 	.word	0x001e847f
 800180c:	000f4240 	.word	0x000f4240
 8001810:	003d08ff 	.word	0x003d08ff

08001814 <HAL_I2C_Master_Transmit>:
{
 8001814:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001818:	4604      	mov	r4, r0
 800181a:	461f      	mov	r7, r3
 800181c:	460d      	mov	r5, r1
 800181e:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 8001820:	f7ff f936 	bl	8000a90 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001824:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  uint32_t tickstart = HAL_GetTick();
 8001828:	4606      	mov	r6, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800182a:	2b20      	cmp	r3, #32
 800182c:	d004      	beq.n	8001838 <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 800182e:	2502      	movs	r5, #2
}
 8001830:	4628      	mov	r0, r5
 8001832:	b004      	add	sp, #16
 8001834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001838:	9000      	str	r0, [sp, #0]
 800183a:	2319      	movs	r3, #25
 800183c:	2201      	movs	r2, #1
 800183e:	4958      	ldr	r1, [pc, #352]	; (80019a0 <HAL_I2C_Master_Transmit+0x18c>)
 8001840:	4620      	mov	r0, r4
 8001842:	f7ff feea 	bl	800161a <I2C_WaitOnFlagUntilTimeout>
 8001846:	2800      	cmp	r0, #0
 8001848:	d1f1      	bne.n	800182e <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 800184a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800184e:	2b01      	cmp	r3, #1
 8001850:	d0ed      	beq.n	800182e <HAL_I2C_Master_Transmit+0x1a>
 8001852:	2301      	movs	r3, #1
 8001854:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001858:	6823      	ldr	r3, [r4, #0]
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 800185e:	bf5e      	ittt	pl
 8001860:	681a      	ldrpl	r2, [r3, #0]
 8001862:	f042 0201 	orrpl.w	r2, r2, #1
 8001866:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800186e:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001870:	2221      	movs	r2, #33	; 0x21
 8001872:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001876:	2210      	movs	r2, #16
 8001878:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800187c:	2200      	movs	r2, #0
 800187e:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8001880:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001882:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8001884:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8001888:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800188a:	4a46      	ldr	r2, [pc, #280]	; (80019a4 <HAL_I2C_Master_Transmit+0x190>)
 800188c:	62e2      	str	r2, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800188e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001890:	2a08      	cmp	r2, #8
 8001892:	d004      	beq.n	800189e <HAL_I2C_Master_Transmit+0x8a>
 8001894:	2a01      	cmp	r2, #1
 8001896:	d002      	beq.n	800189e <HAL_I2C_Master_Transmit+0x8a>
 8001898:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 800189c:	d104      	bne.n	80018a8 <HAL_I2C_Master_Transmit+0x94>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	e002      	b.n	80018ae <HAL_I2C_Master_Transmit+0x9a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80018a8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80018aa:	2a12      	cmp	r2, #18
 80018ac:	d0f7      	beq.n	800189e <HAL_I2C_Master_Transmit+0x8a>
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80018ae:	9600      	str	r6, [sp, #0]
 80018b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80018b2:	2200      	movs	r2, #0
 80018b4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80018b8:	4620      	mov	r0, r4
 80018ba:	f7ff feae 	bl	800161a <I2C_WaitOnFlagUntilTimeout>
 80018be:	b108      	cbz	r0, 80018c4 <HAL_I2C_Master_Transmit+0xb0>
        return HAL_ERROR;
 80018c0:	2501      	movs	r5, #1
 80018c2:	e7b5      	b.n	8001830 <HAL_I2C_Master_Transmit+0x1c>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80018c4:	6923      	ldr	r3, [r4, #16]
 80018c6:	6822      	ldr	r2, [r4, #0]
 80018c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80018cc:	d113      	bne.n	80018f6 <HAL_I2C_Master_Transmit+0xe2>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80018ce:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 80018d2:	6115      	str	r5, [r2, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80018d4:	4633      	mov	r3, r6
 80018d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80018d8:	4933      	ldr	r1, [pc, #204]	; (80019a8 <HAL_I2C_Master_Transmit+0x194>)
 80018da:	4620      	mov	r0, r4
 80018dc:	f7ff fe03 	bl	80014e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80018e0:	4605      	mov	r5, r0
 80018e2:	2800      	cmp	r0, #0
 80018e4:	d1ec      	bne.n	80018c0 <HAL_I2C_Master_Transmit+0xac>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80018e6:	6823      	ldr	r3, [r4, #0]
 80018e8:	9003      	str	r0, [sp, #12]
 80018ea:	695a      	ldr	r2, [r3, #20]
 80018ec:	9203      	str	r2, [sp, #12]
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	9303      	str	r3, [sp, #12]
 80018f2:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 80018f4:	e044      	b.n	8001980 <HAL_I2C_Master_Transmit+0x16c>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80018f6:	11eb      	asrs	r3, r5, #7
 80018f8:	f003 0306 	and.w	r3, r3, #6
 80018fc:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8001900:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001902:	492a      	ldr	r1, [pc, #168]	; (80019ac <HAL_I2C_Master_Transmit+0x198>)
 8001904:	4633      	mov	r3, r6
 8001906:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001908:	4620      	mov	r0, r4
 800190a:	f7ff fdec 	bl	80014e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800190e:	2800      	cmp	r0, #0
 8001910:	d1d6      	bne.n	80018c0 <HAL_I2C_Master_Transmit+0xac>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001912:	6823      	ldr	r3, [r4, #0]
 8001914:	b2ed      	uxtb	r5, r5
 8001916:	611d      	str	r5, [r3, #16]
 8001918:	e7dc      	b.n	80018d4 <HAL_I2C_Master_Transmit+0xc0>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800191a:	4632      	mov	r2, r6
 800191c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800191e:	4620      	mov	r0, r4
 8001920:	f7ff fead 	bl	800167e <I2C_WaitOnTXEFlagUntilTimeout>
 8001924:	b140      	cbz	r0, 8001938 <HAL_I2C_Master_Transmit+0x124>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001926:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001928:	2b04      	cmp	r3, #4
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800192a:	bf01      	itttt	eq
 800192c:	6822      	ldreq	r2, [r4, #0]
 800192e:	6813      	ldreq	r3, [r2, #0]
 8001930:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8001934:	6013      	streq	r3, [r2, #0]
 8001936:	e7c3      	b.n	80018c0 <HAL_I2C_Master_Transmit+0xac>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001938:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800193a:	6820      	ldr	r0, [r4, #0]
 800193c:	461a      	mov	r2, r3
 800193e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8001942:	6101      	str	r1, [r0, #16]
      hi2c->pBuffPtr++;
 8001944:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001946:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001948:	3a01      	subs	r2, #1
 800194a:	b292      	uxth	r2, r2
 800194c:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800194e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001950:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 8001952:	1e51      	subs	r1, r2, #1
 8001954:	b289      	uxth	r1, r1
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001956:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 8001958:	8521      	strh	r1, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800195a:	d50a      	bpl.n	8001972 <HAL_I2C_Master_Transmit+0x15e>
 800195c:	b149      	cbz	r1, 8001972 <HAL_I2C_Master_Transmit+0x15e>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800195e:	7859      	ldrb	r1, [r3, #1]
        hi2c->pBuffPtr++;
 8001960:	3302      	adds	r3, #2
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001962:	6101      	str	r1, [r0, #16]
        hi2c->pBuffPtr++;
 8001964:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8001966:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8001968:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 800196a:	3b01      	subs	r3, #1
 800196c:	b29b      	uxth	r3, r3
 800196e:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8001970:	8522      	strh	r2, [r4, #40]	; 0x28
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001972:	4632      	mov	r2, r6
 8001974:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001976:	4620      	mov	r0, r4
 8001978:	f7ff fdfa 	bl	8001570 <I2C_WaitOnBTFFlagUntilTimeout>
 800197c:	2800      	cmp	r0, #0
 800197e:	d1d2      	bne.n	8001926 <HAL_I2C_Master_Transmit+0x112>
    while (hi2c->XferSize > 0U)
 8001980:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001982:	2b00      	cmp	r3, #0
 8001984:	d1c9      	bne.n	800191a <HAL_I2C_Master_Transmit+0x106>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001986:	6821      	ldr	r1, [r4, #0]
 8001988:	680a      	ldr	r2, [r1, #0]
 800198a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800198e:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001990:	2220      	movs	r2, #32
    __HAL_UNLOCK(hi2c);
 8001992:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 8001996:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800199a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 800199e:	e747      	b.n	8001830 <HAL_I2C_Master_Transmit+0x1c>
 80019a0:	00100002 	.word	0x00100002
 80019a4:	ffff0000 	.word	0xffff0000
 80019a8:	00010002 	.word	0x00010002
 80019ac:	00010008 	.word	0x00010008

080019b0 <HAL_I2C_Master_Receive>:
{
 80019b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80019b4:	4604      	mov	r4, r0
 80019b6:	b089      	sub	sp, #36	; 0x24
 80019b8:	4698      	mov	r8, r3
 80019ba:	460f      	mov	r7, r1
 80019bc:	4691      	mov	r9, r2
 80019be:	9e10      	ldr	r6, [sp, #64]	; 0x40
  uint32_t tickstart = HAL_GetTick();
 80019c0:	f7ff f866 	bl	8000a90 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80019c4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  uint32_t tickstart = HAL_GetTick();
 80019c8:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80019ca:	2b20      	cmp	r3, #32
 80019cc:	d004      	beq.n	80019d8 <HAL_I2C_Master_Receive+0x28>
    return HAL_BUSY;
 80019ce:	2702      	movs	r7, #2
}
 80019d0:	4638      	mov	r0, r7
 80019d2:	b009      	add	sp, #36	; 0x24
 80019d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80019d8:	9000      	str	r0, [sp, #0]
 80019da:	2319      	movs	r3, #25
 80019dc:	2201      	movs	r2, #1
 80019de:	499c      	ldr	r1, [pc, #624]	; (8001c50 <HAL_I2C_Master_Receive+0x2a0>)
 80019e0:	4620      	mov	r0, r4
 80019e2:	f7ff fe1a 	bl	800161a <I2C_WaitOnFlagUntilTimeout>
 80019e6:	2800      	cmp	r0, #0
 80019e8:	d1f1      	bne.n	80019ce <HAL_I2C_Master_Receive+0x1e>
    __HAL_LOCK(hi2c);
 80019ea:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d0ed      	beq.n	80019ce <HAL_I2C_Master_Receive+0x1e>
 80019f2:	2301      	movs	r3, #1
 80019f4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80019f8:	6823      	ldr	r3, [r4, #0]
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	07d0      	lsls	r0, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 80019fe:	bf5e      	ittt	pl
 8001a00:	681a      	ldrpl	r2, [r3, #0]
 8001a02:	f042 0201 	orrpl.w	r2, r2, #1
 8001a06:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a0e:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001a10:	2222      	movs	r2, #34	; 0x22
 8001a12:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001a16:	2210      	movs	r2, #16
 8001a18:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8001a20:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001a24:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8001a26:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8001a2a:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a2c:	4a89      	ldr	r2, [pc, #548]	; (8001c54 <HAL_I2C_Master_Receive+0x2a4>)
 8001a2e:	62e2      	str	r2, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001a30:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001a32:	6819      	ldr	r1, [r3, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001a34:	2a08      	cmp	r2, #8
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001a36:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8001a3a:	6019      	str	r1, [r3, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001a3c:	d004      	beq.n	8001a48 <HAL_I2C_Master_Receive+0x98>
 8001a3e:	2a01      	cmp	r2, #1
 8001a40:	d002      	beq.n	8001a48 <HAL_I2C_Master_Receive+0x98>
 8001a42:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001a46:	d104      	bne.n	8001a52 <HAL_I2C_Master_Receive+0xa2>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	e002      	b.n	8001a58 <HAL_I2C_Master_Receive+0xa8>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001a52:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001a54:	2a11      	cmp	r2, #17
 8001a56:	d0f7      	beq.n	8001a48 <HAL_I2C_Master_Receive+0x98>
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001a58:	9500      	str	r5, [sp, #0]
 8001a5a:	4633      	mov	r3, r6
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001a62:	4620      	mov	r0, r4
 8001a64:	f7ff fdd9 	bl	800161a <I2C_WaitOnFlagUntilTimeout>
 8001a68:	b108      	cbz	r0, 8001a6e <HAL_I2C_Master_Receive+0xbe>
      return HAL_ERROR;
 8001a6a:	2701      	movs	r7, #1
 8001a6c:	e7b0      	b.n	80019d0 <HAL_I2C_Master_Receive+0x20>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a6e:	6923      	ldr	r3, [r4, #16]
 8001a70:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a74:	6823      	ldr	r3, [r4, #0]
 8001a76:	d143      	bne.n	8001b00 <HAL_I2C_Master_Receive+0x150>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001a78:	f047 0701 	orr.w	r7, r7, #1
 8001a7c:	b2ff      	uxtb	r7, r7
 8001a7e:	611f      	str	r7, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001a80:	462b      	mov	r3, r5
 8001a82:	4632      	mov	r2, r6
 8001a84:	4974      	ldr	r1, [pc, #464]	; (8001c58 <HAL_I2C_Master_Receive+0x2a8>)
 8001a86:	4620      	mov	r0, r4
 8001a88:	f7ff fd2d 	bl	80014e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001a8c:	4607      	mov	r7, r0
 8001a8e:	2800      	cmp	r0, #0
 8001a90:	d1eb      	bne.n	8001a6a <HAL_I2C_Master_Receive+0xba>
    if (hi2c->XferSize == 0U)
 8001a92:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8001a94:	6823      	ldr	r3, [r4, #0]
 8001a96:	2a00      	cmp	r2, #0
 8001a98:	d066      	beq.n	8001b68 <HAL_I2C_Master_Receive+0x1b8>
    else if (hi2c->XferSize == 1U)
 8001a9a:	2a01      	cmp	r2, #1
 8001a9c:	d177      	bne.n	8001b8e <HAL_I2C_Master_Receive+0x1de>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001aa4:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001aa6:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001aa8:	6823      	ldr	r3, [r4, #0]
 8001aaa:	9704      	str	r7, [sp, #16]
 8001aac:	695a      	ldr	r2, [r3, #20]
 8001aae:	9204      	str	r2, [sp, #16]
 8001ab0:	699a      	ldr	r2, [r3, #24]
 8001ab2:	9204      	str	r2, [sp, #16]
 8001ab4:	9a04      	ldr	r2, [sp, #16]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001abc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001abe:	b662      	cpsie	i
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ac0:	f8df 819c 	ldr.w	r8, [pc, #412]	; 8001c60 <HAL_I2C_Master_Receive+0x2b0>
    while (hi2c->XferSize > 0U)
 8001ac4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d058      	beq.n	8001b7c <HAL_I2C_Master_Receive+0x1cc>
      if (hi2c->XferSize <= 3U)
 8001aca:	2b03      	cmp	r3, #3
 8001acc:	f200 80ca 	bhi.w	8001c64 <HAL_I2C_Master_Receive+0x2b4>
        if (hi2c->XferSize == 1U)
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d178      	bne.n	8001bc6 <HAL_I2C_Master_Receive+0x216>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ad4:	462a      	mov	r2, r5
 8001ad6:	4631      	mov	r1, r6
 8001ad8:	4620      	mov	r0, r4
 8001ada:	f7ff fd6f 	bl	80015bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8001ade:	2800      	cmp	r0, #0
 8001ae0:	d1c3      	bne.n	8001a6a <HAL_I2C_Master_Receive+0xba>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ae2:	6822      	ldr	r2, [r4, #0]
 8001ae4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001ae6:	6912      	ldr	r2, [r2, #16]
 8001ae8:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8001aea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001aec:	3301      	adds	r3, #1
 8001aee:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8001af0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001af2:	3b01      	subs	r3, #1
 8001af4:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001af6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001af8:	3b01      	subs	r3, #1
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001afe:	e7e1      	b.n	8001ac4 <HAL_I2C_Master_Receive+0x114>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001b00:	ea4f 18e7 	mov.w	r8, r7, asr #7
 8001b04:	f008 0806 	and.w	r8, r8, #6
 8001b08:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 8001b0c:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001b0e:	4953      	ldr	r1, [pc, #332]	; (8001c5c <HAL_I2C_Master_Receive+0x2ac>)
 8001b10:	462b      	mov	r3, r5
 8001b12:	4632      	mov	r2, r6
 8001b14:	4620      	mov	r0, r4
 8001b16:	f7ff fce6 	bl	80014e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b1a:	2800      	cmp	r0, #0
 8001b1c:	d1a5      	bne.n	8001a6a <HAL_I2C_Master_Receive+0xba>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001b1e:	6823      	ldr	r3, [r4, #0]
 8001b20:	b2ff      	uxtb	r7, r7
 8001b22:	611f      	str	r7, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001b24:	4632      	mov	r2, r6
 8001b26:	462b      	mov	r3, r5
 8001b28:	494b      	ldr	r1, [pc, #300]	; (8001c58 <HAL_I2C_Master_Receive+0x2a8>)
 8001b2a:	4620      	mov	r0, r4
 8001b2c:	f7ff fcdb 	bl	80014e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b30:	4602      	mov	r2, r0
 8001b32:	2800      	cmp	r0, #0
 8001b34:	d199      	bne.n	8001a6a <HAL_I2C_Master_Receive+0xba>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b36:	6823      	ldr	r3, [r4, #0]
 8001b38:	9007      	str	r0, [sp, #28]
 8001b3a:	6959      	ldr	r1, [r3, #20]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001b3c:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b3e:	9107      	str	r1, [sp, #28]
 8001b40:	6999      	ldr	r1, [r3, #24]
 8001b42:	9107      	str	r1, [sp, #28]
 8001b44:	9907      	ldr	r1, [sp, #28]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001b46:	6819      	ldr	r1, [r3, #0]
 8001b48:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001b4c:	6019      	str	r1, [r3, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001b4e:	9500      	str	r5, [sp, #0]
 8001b50:	4633      	mov	r3, r6
 8001b52:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001b56:	f7ff fd60 	bl	800161a <I2C_WaitOnFlagUntilTimeout>
 8001b5a:	2800      	cmp	r0, #0
 8001b5c:	d185      	bne.n	8001a6a <HAL_I2C_Master_Receive+0xba>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001b5e:	6822      	ldr	r2, [r4, #0]
 8001b60:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 8001b64:	6113      	str	r3, [r2, #16]
 8001b66:	e78b      	b.n	8001a80 <HAL_I2C_Master_Receive+0xd0>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b68:	9703      	str	r7, [sp, #12]
 8001b6a:	695a      	ldr	r2, [r3, #20]
 8001b6c:	9203      	str	r2, [sp, #12]
 8001b6e:	699a      	ldr	r2, [r3, #24]
 8001b70:	9203      	str	r2, [sp, #12]
 8001b72:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b7a:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001b7c:	2320      	movs	r3, #32
 8001b7e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b82:	2300      	movs	r3, #0
 8001b84:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8001b88:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8001b8c:	e720      	b.n	80019d0 <HAL_I2C_Master_Receive+0x20>
    else if (hi2c->XferSize == 2U)
 8001b8e:	2a02      	cmp	r2, #2
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b90:	681a      	ldr	r2, [r3, #0]
    else if (hi2c->XferSize == 2U)
 8001b92:	d10e      	bne.n	8001bb2 <HAL_I2C_Master_Receive+0x202>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b98:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001b9a:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b9c:	6823      	ldr	r3, [r4, #0]
 8001b9e:	9705      	str	r7, [sp, #20]
 8001ba0:	695a      	ldr	r2, [r3, #20]
 8001ba2:	9205      	str	r2, [sp, #20]
 8001ba4:	699a      	ldr	r2, [r3, #24]
 8001ba6:	9205      	str	r2, [sp, #20]
 8001ba8:	9a05      	ldr	r2, [sp, #20]
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bb0:	e784      	b.n	8001abc <HAL_I2C_Master_Receive+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001bb2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001bb6:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bb8:	9706      	str	r7, [sp, #24]
 8001bba:	695a      	ldr	r2, [r3, #20]
 8001bbc:	9206      	str	r2, [sp, #24]
 8001bbe:	699b      	ldr	r3, [r3, #24]
 8001bc0:	9306      	str	r3, [sp, #24]
 8001bc2:	9b06      	ldr	r3, [sp, #24]
 8001bc4:	e77c      	b.n	8001ac0 <HAL_I2C_Master_Receive+0x110>
        else if (hi2c->XferSize == 2U)
 8001bc6:	2b02      	cmp	r3, #2
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001bc8:	9500      	str	r5, [sp, #0]
 8001bca:	4633      	mov	r3, r6
 8001bcc:	f04f 0200 	mov.w	r2, #0
 8001bd0:	4641      	mov	r1, r8
 8001bd2:	4620      	mov	r0, r4
        else if (hi2c->XferSize == 2U)
 8001bd4:	d119      	bne.n	8001c0a <HAL_I2C_Master_Receive+0x25a>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001bd6:	f7ff fd20 	bl	800161a <I2C_WaitOnFlagUntilTimeout>
 8001bda:	2800      	cmp	r0, #0
 8001bdc:	f47f af45 	bne.w	8001a6a <HAL_I2C_Master_Receive+0xba>
 8001be0:	b672      	cpsid	i
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001be2:	6823      	ldr	r3, [r4, #0]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001bea:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001bec:	691b      	ldr	r3, [r3, #16]
 8001bee:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001bf0:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 8001bf2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8001bf8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001bfa:	3b01      	subs	r3, #1
 8001bfc:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001bfe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001c00:	3b01      	subs	r3, #1
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	8563      	strh	r3, [r4, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001c06:	b662      	cpsie	i
 8001c08:	e76b      	b.n	8001ae2 <HAL_I2C_Master_Receive+0x132>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c0a:	f7ff fd06 	bl	800161a <I2C_WaitOnFlagUntilTimeout>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	2800      	cmp	r0, #0
 8001c12:	f47f af2a 	bne.w	8001a6a <HAL_I2C_Master_Receive+0xba>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c16:	6821      	ldr	r1, [r4, #0]
 8001c18:	680b      	ldr	r3, [r1, #0]
 8001c1a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001c1e:	600b      	str	r3, [r1, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001c20:	b672      	cpsid	i
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c22:	6821      	ldr	r1, [r4, #0]
 8001c24:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001c26:	6909      	ldr	r1, [r1, #16]
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c28:	4620      	mov	r0, r4
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c2a:	7019      	strb	r1, [r3, #0]
          hi2c->pBuffPtr++;
 8001c2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c2e:	9500      	str	r5, [sp, #0]
          hi2c->pBuffPtr++;
 8001c30:	3301      	adds	r3, #1
 8001c32:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8001c34:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c36:	4641      	mov	r1, r8
          hi2c->XferSize--;
 8001c38:	3b01      	subs	r3, #1
 8001c3a:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001c3c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001c3e:	3b01      	subs	r3, #1
 8001c40:	b29b      	uxth	r3, r3
 8001c42:	8563      	strh	r3, [r4, #42]	; 0x2a
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c44:	4633      	mov	r3, r6
 8001c46:	f7ff fce8 	bl	800161a <I2C_WaitOnFlagUntilTimeout>
 8001c4a:	2800      	cmp	r0, #0
 8001c4c:	d0c9      	beq.n	8001be2 <HAL_I2C_Master_Receive+0x232>
 8001c4e:	e70c      	b.n	8001a6a <HAL_I2C_Master_Receive+0xba>
 8001c50:	00100002 	.word	0x00100002
 8001c54:	ffff0000 	.word	0xffff0000
 8001c58:	00010002 	.word	0x00010002
 8001c5c:	00010008 	.word	0x00010008
 8001c60:	00010004 	.word	0x00010004
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c64:	462a      	mov	r2, r5
 8001c66:	4631      	mov	r1, r6
 8001c68:	4620      	mov	r0, r4
 8001c6a:	f7ff fca7 	bl	80015bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8001c6e:	2800      	cmp	r0, #0
 8001c70:	f47f aefb 	bne.w	8001a6a <HAL_I2C_Master_Receive+0xba>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c74:	6822      	ldr	r2, [r4, #0]
 8001c76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001c78:	6912      	ldr	r2, [r2, #16]
 8001c7a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8001c7c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001c7e:	1c53      	adds	r3, r2, #1
 8001c80:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8001c82:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001c84:	3b01      	subs	r3, #1
 8001c86:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001c88:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001c8a:	3b01      	subs	r3, #1
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001c90:	6823      	ldr	r3, [r4, #0]
 8001c92:	6959      	ldr	r1, [r3, #20]
 8001c94:	0749      	lsls	r1, r1, #29
 8001c96:	f57f af15 	bpl.w	8001ac4 <HAL_I2C_Master_Receive+0x114>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c9a:	691b      	ldr	r3, [r3, #16]
 8001c9c:	7053      	strb	r3, [r2, #1]
 8001c9e:	e724      	b.n	8001aea <HAL_I2C_Master_Receive+0x13a>

08001ca0 <HAL_I2C_IsDeviceReady>:
{
 8001ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ca4:	4604      	mov	r4, r0
 8001ca6:	b085      	sub	sp, #20
 8001ca8:	4698      	mov	r8, r3
 8001caa:	4689      	mov	r9, r1
 8001cac:	4692      	mov	sl, r2
  uint32_t tickstart = HAL_GetTick();
 8001cae:	f7fe feef 	bl	8000a90 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cb2:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  uint32_t tickstart = HAL_GetTick();
 8001cb6:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cb8:	2b20      	cmp	r3, #32
 8001cba:	d003      	beq.n	8001cc4 <HAL_I2C_IsDeviceReady+0x24>
    return HAL_BUSY;
 8001cbc:	2002      	movs	r0, #2
}
 8001cbe:	b005      	add	sp, #20
 8001cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001cc4:	9000      	str	r0, [sp, #0]
 8001cc6:	2319      	movs	r3, #25
 8001cc8:	2201      	movs	r2, #1
 8001cca:	4949      	ldr	r1, [pc, #292]	; (8001df0 <HAL_I2C_IsDeviceReady+0x150>)
 8001ccc:	4620      	mov	r0, r4
 8001cce:	f7ff fca4 	bl	800161a <I2C_WaitOnFlagUntilTimeout>
 8001cd2:	2800      	cmp	r0, #0
 8001cd4:	d1f2      	bne.n	8001cbc <HAL_I2C_IsDeviceReady+0x1c>
    __HAL_LOCK(hi2c);
 8001cd6:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d0ee      	beq.n	8001cbc <HAL_I2C_IsDeviceReady+0x1c>
 8001cde:	2301      	movs	r3, #1
 8001ce0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ce4:	6823      	ldr	r3, [r4, #0]
  uint32_t I2C_Trials = 1U;
 8001ce6:	2701      	movs	r7, #1
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ce8:	681a      	ldr	r2, [r3, #0]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001cea:	f8df b104 	ldr.w	fp, [pc, #260]	; 8001df0 <HAL_I2C_IsDeviceReady+0x150>
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001cee:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8001cf0:	bf58      	it	pl
 8001cf2:	681a      	ldrpl	r2, [r3, #0]
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001cf4:	f009 09fe 	and.w	r9, r9, #254	; 0xfe
      __HAL_I2C_ENABLE(hi2c);
 8001cf8:	bf5c      	itt	pl
 8001cfa:	f042 0201 	orrpl.w	r2, r2, #1
 8001cfe:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d06:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d08:	2324      	movs	r3, #36	; 0x24
 8001d0a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d12:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8001d16:	62e3      	str	r3, [r4, #44]	; 0x2c
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d18:	6822      	ldr	r2, [r4, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001d1a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d1e:	6813      	ldr	r3, [r2, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001d20:	4620      	mov	r0, r4
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d26:	6013      	str	r3, [r2, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001d28:	9500      	str	r5, [sp, #0]
 8001d2a:	4643      	mov	r3, r8
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f7ff fc74 	bl	800161a <I2C_WaitOnFlagUntilTimeout>
 8001d32:	b108      	cbz	r0, 8001d38 <HAL_I2C_IsDeviceReady+0x98>
    return HAL_ERROR;
 8001d34:	2001      	movs	r0, #1
 8001d36:	e7c2      	b.n	8001cbe <HAL_I2C_IsDeviceReady+0x1e>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001d38:	6823      	ldr	r3, [r4, #0]
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001d3a:	26a0      	movs	r6, #160	; 0xa0
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001d3c:	f8c3 9010 	str.w	r9, [r3, #16]
      tickstart = HAL_GetTick();
 8001d40:	f7fe fea6 	bl	8000a90 <HAL_GetTick>
 8001d44:	4605      	mov	r5, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001d46:	6823      	ldr	r3, [r4, #0]
 8001d48:	695a      	ldr	r2, [r3, #20]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001d4a:	695b      	ldr	r3, [r3, #20]
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001d4c:	f3c2 0240 	ubfx	r2, r2, #1, #1
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001d50:	f3c3 2380 	ubfx	r3, r3, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001d54:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8001d58:	29a0      	cmp	r1, #160	; 0xa0
 8001d5a:	d001      	beq.n	8001d60 <HAL_I2C_IsDeviceReady+0xc0>
 8001d5c:	b902      	cbnz	r2, 8001d60 <HAL_I2C_IsDeviceReady+0xc0>
 8001d5e:	b303      	cbz	r3, 8001da2 <HAL_I2C_IsDeviceReady+0x102>
      hi2c->State = HAL_I2C_STATE_READY;
 8001d60:	2620      	movs	r6, #32
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001d62:	6823      	ldr	r3, [r4, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 8001d64:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001d68:	695a      	ldr	r2, [r3, #20]
 8001d6a:	f012 0f02 	tst.w	r2, #2
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d74:	601a      	str	r2, [r3, #0]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001d76:	d026      	beq.n	8001dc6 <HAL_I2C_IsDeviceReady+0x126>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d78:	2200      	movs	r2, #0
 8001d7a:	9203      	str	r2, [sp, #12]
 8001d7c:	695a      	ldr	r2, [r3, #20]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d7e:	491c      	ldr	r1, [pc, #112]	; (8001df0 <HAL_I2C_IsDeviceReady+0x150>)
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d80:	9203      	str	r2, [sp, #12]
 8001d82:	699b      	ldr	r3, [r3, #24]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d84:	2201      	movs	r2, #1
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d86:	9303      	str	r3, [sp, #12]
 8001d88:	9b03      	ldr	r3, [sp, #12]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d8a:	9500      	str	r5, [sp, #0]
 8001d8c:	2319      	movs	r3, #25
 8001d8e:	4620      	mov	r0, r4
 8001d90:	f7ff fc43 	bl	800161a <I2C_WaitOnFlagUntilTimeout>
 8001d94:	2800      	cmp	r0, #0
 8001d96:	d1cd      	bne.n	8001d34 <HAL_I2C_IsDeviceReady+0x94>
        hi2c->State = HAL_I2C_STATE_READY;
 8001d98:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001d9c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
        return HAL_OK;
 8001da0:	e78d      	b.n	8001cbe <HAL_I2C_IsDeviceReady+0x1e>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001da2:	f7fe fe75 	bl	8000a90 <HAL_GetTick>
 8001da6:	1b40      	subs	r0, r0, r5
 8001da8:	4580      	cmp	r8, r0
 8001daa:	d302      	bcc.n	8001db2 <HAL_I2C_IsDeviceReady+0x112>
 8001dac:	f1b8 0f00 	cmp.w	r8, #0
 8001db0:	d101      	bne.n	8001db6 <HAL_I2C_IsDeviceReady+0x116>
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001db2:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001db6:	6823      	ldr	r3, [r4, #0]
 8001db8:	695a      	ldr	r2, [r3, #20]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001dba:	695b      	ldr	r3, [r3, #20]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001dbc:	f3c2 0240 	ubfx	r2, r2, #1, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001dc0:	f3c3 2380 	ubfx	r3, r3, #10, #1
 8001dc4:	e7c6      	b.n	8001d54 <HAL_I2C_IsDeviceReady+0xb4>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001dc6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001dca:	4659      	mov	r1, fp
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001dcc:	615a      	str	r2, [r3, #20]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001dce:	4620      	mov	r0, r4
 8001dd0:	9500      	str	r5, [sp, #0]
 8001dd2:	2319      	movs	r3, #25
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	f7ff fc20 	bl	800161a <I2C_WaitOnFlagUntilTimeout>
 8001dda:	2800      	cmp	r0, #0
 8001ddc:	d1aa      	bne.n	8001d34 <HAL_I2C_IsDeviceReady+0x94>
      I2C_Trials++;
 8001dde:	3701      	adds	r7, #1
    while (I2C_Trials < Trials);
 8001de0:	4557      	cmp	r7, sl
 8001de2:	d399      	bcc.n	8001d18 <HAL_I2C_IsDeviceReady+0x78>
    hi2c->State = HAL_I2C_STATE_READY;
 8001de4:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8001de8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 8001dec:	e7a2      	b.n	8001d34 <HAL_I2C_IsDeviceReady+0x94>
 8001dee:	bf00      	nop
 8001df0:	00100002 	.word	0x00100002

08001df4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001df4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001df8:	4605      	mov	r5, r0
 8001dfa:	b908      	cbnz	r0, 8001e00 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8001dfc:	2001      	movs	r0, #1
 8001dfe:	e03c      	b.n	8001e7a <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e00:	6803      	ldr	r3, [r0, #0]
 8001e02:	07db      	lsls	r3, r3, #31
 8001e04:	d410      	bmi.n	8001e28 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e06:	682b      	ldr	r3, [r5, #0]
 8001e08:	079f      	lsls	r7, r3, #30
 8001e0a:	d45d      	bmi.n	8001ec8 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e0c:	682b      	ldr	r3, [r5, #0]
 8001e0e:	0719      	lsls	r1, r3, #28
 8001e10:	f100 8094 	bmi.w	8001f3c <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e14:	682b      	ldr	r3, [r5, #0]
 8001e16:	075a      	lsls	r2, r3, #29
 8001e18:	f100 80be 	bmi.w	8001f98 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e1c:	69e8      	ldr	r0, [r5, #28]
 8001e1e:	2800      	cmp	r0, #0
 8001e20:	f040 812c 	bne.w	800207c <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8001e24:	2000      	movs	r0, #0
 8001e26:	e028      	b.n	8001e7a <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e28:	4c8f      	ldr	r4, [pc, #572]	; (8002068 <HAL_RCC_OscConfig+0x274>)
 8001e2a:	6863      	ldr	r3, [r4, #4]
 8001e2c:	f003 030c 	and.w	r3, r3, #12
 8001e30:	2b04      	cmp	r3, #4
 8001e32:	d007      	beq.n	8001e44 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e34:	6863      	ldr	r3, [r4, #4]
 8001e36:	f003 030c 	and.w	r3, r3, #12
 8001e3a:	2b08      	cmp	r3, #8
 8001e3c:	d109      	bne.n	8001e52 <HAL_RCC_OscConfig+0x5e>
 8001e3e:	6863      	ldr	r3, [r4, #4]
 8001e40:	03de      	lsls	r6, r3, #15
 8001e42:	d506      	bpl.n	8001e52 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e44:	6823      	ldr	r3, [r4, #0]
 8001e46:	039c      	lsls	r4, r3, #14
 8001e48:	d5dd      	bpl.n	8001e06 <HAL_RCC_OscConfig+0x12>
 8001e4a:	686b      	ldr	r3, [r5, #4]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d1da      	bne.n	8001e06 <HAL_RCC_OscConfig+0x12>
 8001e50:	e7d4      	b.n	8001dfc <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e52:	686b      	ldr	r3, [r5, #4]
 8001e54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e58:	d112      	bne.n	8001e80 <HAL_RCC_OscConfig+0x8c>
 8001e5a:	6823      	ldr	r3, [r4, #0]
 8001e5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e60:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001e62:	f7fe fe15 	bl	8000a90 <HAL_GetTick>
 8001e66:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e68:	6823      	ldr	r3, [r4, #0]
 8001e6a:	0398      	lsls	r0, r3, #14
 8001e6c:	d4cb      	bmi.n	8001e06 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e6e:	f7fe fe0f 	bl	8000a90 <HAL_GetTick>
 8001e72:	1b80      	subs	r0, r0, r6
 8001e74:	2864      	cmp	r0, #100	; 0x64
 8001e76:	d9f7      	bls.n	8001e68 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001e78:	2003      	movs	r0, #3
}
 8001e7a:	b002      	add	sp, #8
 8001e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e80:	b99b      	cbnz	r3, 8001eaa <HAL_RCC_OscConfig+0xb6>
 8001e82:	6823      	ldr	r3, [r4, #0]
 8001e84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e88:	6023      	str	r3, [r4, #0]
 8001e8a:	6823      	ldr	r3, [r4, #0]
 8001e8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e90:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001e92:	f7fe fdfd 	bl	8000a90 <HAL_GetTick>
 8001e96:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e98:	6823      	ldr	r3, [r4, #0]
 8001e9a:	0399      	lsls	r1, r3, #14
 8001e9c:	d5b3      	bpl.n	8001e06 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e9e:	f7fe fdf7 	bl	8000a90 <HAL_GetTick>
 8001ea2:	1b80      	subs	r0, r0, r6
 8001ea4:	2864      	cmp	r0, #100	; 0x64
 8001ea6:	d9f7      	bls.n	8001e98 <HAL_RCC_OscConfig+0xa4>
 8001ea8:	e7e6      	b.n	8001e78 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001eaa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001eae:	6823      	ldr	r3, [r4, #0]
 8001eb0:	d103      	bne.n	8001eba <HAL_RCC_OscConfig+0xc6>
 8001eb2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001eb6:	6023      	str	r3, [r4, #0]
 8001eb8:	e7cf      	b.n	8001e5a <HAL_RCC_OscConfig+0x66>
 8001eba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ebe:	6023      	str	r3, [r4, #0]
 8001ec0:	6823      	ldr	r3, [r4, #0]
 8001ec2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ec6:	e7cb      	b.n	8001e60 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ec8:	4c67      	ldr	r4, [pc, #412]	; (8002068 <HAL_RCC_OscConfig+0x274>)
 8001eca:	6863      	ldr	r3, [r4, #4]
 8001ecc:	f013 0f0c 	tst.w	r3, #12
 8001ed0:	d007      	beq.n	8001ee2 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ed2:	6863      	ldr	r3, [r4, #4]
 8001ed4:	f003 030c 	and.w	r3, r3, #12
 8001ed8:	2b08      	cmp	r3, #8
 8001eda:	d110      	bne.n	8001efe <HAL_RCC_OscConfig+0x10a>
 8001edc:	6863      	ldr	r3, [r4, #4]
 8001ede:	03da      	lsls	r2, r3, #15
 8001ee0:	d40d      	bmi.n	8001efe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ee2:	6823      	ldr	r3, [r4, #0]
 8001ee4:	079b      	lsls	r3, r3, #30
 8001ee6:	d502      	bpl.n	8001eee <HAL_RCC_OscConfig+0xfa>
 8001ee8:	692b      	ldr	r3, [r5, #16]
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d186      	bne.n	8001dfc <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eee:	6823      	ldr	r3, [r4, #0]
 8001ef0:	696a      	ldr	r2, [r5, #20]
 8001ef2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001ef6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001efa:	6023      	str	r3, [r4, #0]
 8001efc:	e786      	b.n	8001e0c <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001efe:	692a      	ldr	r2, [r5, #16]
 8001f00:	4b5a      	ldr	r3, [pc, #360]	; (800206c <HAL_RCC_OscConfig+0x278>)
 8001f02:	b16a      	cbz	r2, 8001f20 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8001f04:	2201      	movs	r2, #1
 8001f06:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001f08:	f7fe fdc2 	bl	8000a90 <HAL_GetTick>
 8001f0c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f0e:	6823      	ldr	r3, [r4, #0]
 8001f10:	079f      	lsls	r7, r3, #30
 8001f12:	d4ec      	bmi.n	8001eee <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f14:	f7fe fdbc 	bl	8000a90 <HAL_GetTick>
 8001f18:	1b80      	subs	r0, r0, r6
 8001f1a:	2802      	cmp	r0, #2
 8001f1c:	d9f7      	bls.n	8001f0e <HAL_RCC_OscConfig+0x11a>
 8001f1e:	e7ab      	b.n	8001e78 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001f20:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001f22:	f7fe fdb5 	bl	8000a90 <HAL_GetTick>
 8001f26:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f28:	6823      	ldr	r3, [r4, #0]
 8001f2a:	0798      	lsls	r0, r3, #30
 8001f2c:	f57f af6e 	bpl.w	8001e0c <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f30:	f7fe fdae 	bl	8000a90 <HAL_GetTick>
 8001f34:	1b80      	subs	r0, r0, r6
 8001f36:	2802      	cmp	r0, #2
 8001f38:	d9f6      	bls.n	8001f28 <HAL_RCC_OscConfig+0x134>
 8001f3a:	e79d      	b.n	8001e78 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f3c:	69aa      	ldr	r2, [r5, #24]
 8001f3e:	4c4a      	ldr	r4, [pc, #296]	; (8002068 <HAL_RCC_OscConfig+0x274>)
 8001f40:	4b4b      	ldr	r3, [pc, #300]	; (8002070 <HAL_RCC_OscConfig+0x27c>)
 8001f42:	b1da      	cbz	r2, 8001f7c <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8001f44:	2201      	movs	r2, #1
 8001f46:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001f48:	f7fe fda2 	bl	8000a90 <HAL_GetTick>
 8001f4c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f50:	079b      	lsls	r3, r3, #30
 8001f52:	d50d      	bpl.n	8001f70 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f54:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001f58:	4b46      	ldr	r3, [pc, #280]	; (8002074 <HAL_RCC_OscConfig+0x280>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f60:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8001f62:	bf00      	nop
  }
  while (Delay --);
 8001f64:	9b01      	ldr	r3, [sp, #4]
 8001f66:	1e5a      	subs	r2, r3, #1
 8001f68:	9201      	str	r2, [sp, #4]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1f9      	bne.n	8001f62 <HAL_RCC_OscConfig+0x16e>
 8001f6e:	e751      	b.n	8001e14 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f70:	f7fe fd8e 	bl	8000a90 <HAL_GetTick>
 8001f74:	1b80      	subs	r0, r0, r6
 8001f76:	2802      	cmp	r0, #2
 8001f78:	d9e9      	bls.n	8001f4e <HAL_RCC_OscConfig+0x15a>
 8001f7a:	e77d      	b.n	8001e78 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001f7c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001f7e:	f7fe fd87 	bl	8000a90 <HAL_GetTick>
 8001f82:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f86:	079f      	lsls	r7, r3, #30
 8001f88:	f57f af44 	bpl.w	8001e14 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f8c:	f7fe fd80 	bl	8000a90 <HAL_GetTick>
 8001f90:	1b80      	subs	r0, r0, r6
 8001f92:	2802      	cmp	r0, #2
 8001f94:	d9f6      	bls.n	8001f84 <HAL_RCC_OscConfig+0x190>
 8001f96:	e76f      	b.n	8001e78 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f98:	4c33      	ldr	r4, [pc, #204]	; (8002068 <HAL_RCC_OscConfig+0x274>)
 8001f9a:	69e3      	ldr	r3, [r4, #28]
 8001f9c:	00d8      	lsls	r0, r3, #3
 8001f9e:	d424      	bmi.n	8001fea <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8001fa0:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fa2:	69e3      	ldr	r3, [r4, #28]
 8001fa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fa8:	61e3      	str	r3, [r4, #28]
 8001faa:	69e3      	ldr	r3, [r4, #28]
 8001fac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fb0:	9300      	str	r3, [sp, #0]
 8001fb2:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb4:	4e30      	ldr	r6, [pc, #192]	; (8002078 <HAL_RCC_OscConfig+0x284>)
 8001fb6:	6833      	ldr	r3, [r6, #0]
 8001fb8:	05d9      	lsls	r1, r3, #23
 8001fba:	d518      	bpl.n	8001fee <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fbc:	68eb      	ldr	r3, [r5, #12]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	d126      	bne.n	8002010 <HAL_RCC_OscConfig+0x21c>
 8001fc2:	6a23      	ldr	r3, [r4, #32]
 8001fc4:	f043 0301 	orr.w	r3, r3, #1
 8001fc8:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001fca:	f7fe fd61 	bl	8000a90 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fce:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001fd2:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fd4:	6a23      	ldr	r3, [r4, #32]
 8001fd6:	079b      	lsls	r3, r3, #30
 8001fd8:	d53f      	bpl.n	800205a <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 8001fda:	2f00      	cmp	r7, #0
 8001fdc:	f43f af1e 	beq.w	8001e1c <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fe0:	69e3      	ldr	r3, [r4, #28]
 8001fe2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fe6:	61e3      	str	r3, [r4, #28]
 8001fe8:	e718      	b.n	8001e1c <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8001fea:	2700      	movs	r7, #0
 8001fec:	e7e2      	b.n	8001fb4 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fee:	6833      	ldr	r3, [r6, #0]
 8001ff0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ff4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001ff6:	f7fe fd4b 	bl	8000a90 <HAL_GetTick>
 8001ffa:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ffc:	6833      	ldr	r3, [r6, #0]
 8001ffe:	05da      	lsls	r2, r3, #23
 8002000:	d4dc      	bmi.n	8001fbc <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002002:	f7fe fd45 	bl	8000a90 <HAL_GetTick>
 8002006:	eba0 0008 	sub.w	r0, r0, r8
 800200a:	2864      	cmp	r0, #100	; 0x64
 800200c:	d9f6      	bls.n	8001ffc <HAL_RCC_OscConfig+0x208>
 800200e:	e733      	b.n	8001e78 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002010:	b9ab      	cbnz	r3, 800203e <HAL_RCC_OscConfig+0x24a>
 8002012:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002014:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002018:	f023 0301 	bic.w	r3, r3, #1
 800201c:	6223      	str	r3, [r4, #32]
 800201e:	6a23      	ldr	r3, [r4, #32]
 8002020:	f023 0304 	bic.w	r3, r3, #4
 8002024:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002026:	f7fe fd33 	bl	8000a90 <HAL_GetTick>
 800202a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800202c:	6a23      	ldr	r3, [r4, #32]
 800202e:	0798      	lsls	r0, r3, #30
 8002030:	d5d3      	bpl.n	8001fda <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002032:	f7fe fd2d 	bl	8000a90 <HAL_GetTick>
 8002036:	1b80      	subs	r0, r0, r6
 8002038:	4540      	cmp	r0, r8
 800203a:	d9f7      	bls.n	800202c <HAL_RCC_OscConfig+0x238>
 800203c:	e71c      	b.n	8001e78 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800203e:	2b05      	cmp	r3, #5
 8002040:	6a23      	ldr	r3, [r4, #32]
 8002042:	d103      	bne.n	800204c <HAL_RCC_OscConfig+0x258>
 8002044:	f043 0304 	orr.w	r3, r3, #4
 8002048:	6223      	str	r3, [r4, #32]
 800204a:	e7ba      	b.n	8001fc2 <HAL_RCC_OscConfig+0x1ce>
 800204c:	f023 0301 	bic.w	r3, r3, #1
 8002050:	6223      	str	r3, [r4, #32]
 8002052:	6a23      	ldr	r3, [r4, #32]
 8002054:	f023 0304 	bic.w	r3, r3, #4
 8002058:	e7b6      	b.n	8001fc8 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800205a:	f7fe fd19 	bl	8000a90 <HAL_GetTick>
 800205e:	eba0 0008 	sub.w	r0, r0, r8
 8002062:	42b0      	cmp	r0, r6
 8002064:	d9b6      	bls.n	8001fd4 <HAL_RCC_OscConfig+0x1e0>
 8002066:	e707      	b.n	8001e78 <HAL_RCC_OscConfig+0x84>
 8002068:	40021000 	.word	0x40021000
 800206c:	42420000 	.word	0x42420000
 8002070:	42420480 	.word	0x42420480
 8002074:	20000018 	.word	0x20000018
 8002078:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800207c:	4b2a      	ldr	r3, [pc, #168]	; (8002128 <HAL_RCC_OscConfig+0x334>)
 800207e:	685a      	ldr	r2, [r3, #4]
 8002080:	461c      	mov	r4, r3
 8002082:	f002 020c 	and.w	r2, r2, #12
 8002086:	2a08      	cmp	r2, #8
 8002088:	d03d      	beq.n	8002106 <HAL_RCC_OscConfig+0x312>
 800208a:	2300      	movs	r3, #0
 800208c:	4e27      	ldr	r6, [pc, #156]	; (800212c <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800208e:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8002090:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002092:	d12b      	bne.n	80020ec <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8002094:	f7fe fcfc 	bl	8000a90 <HAL_GetTick>
 8002098:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800209a:	6823      	ldr	r3, [r4, #0]
 800209c:	0199      	lsls	r1, r3, #6
 800209e:	d41f      	bmi.n	80020e0 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80020a0:	6a2b      	ldr	r3, [r5, #32]
 80020a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020a6:	d105      	bne.n	80020b4 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80020a8:	6862      	ldr	r2, [r4, #4]
 80020aa:	68a9      	ldr	r1, [r5, #8]
 80020ac:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80020b0:	430a      	orrs	r2, r1
 80020b2:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020b4:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80020b6:	6862      	ldr	r2, [r4, #4]
 80020b8:	430b      	orrs	r3, r1
 80020ba:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80020be:	4313      	orrs	r3, r2
 80020c0:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80020c2:	2301      	movs	r3, #1
 80020c4:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80020c6:	f7fe fce3 	bl	8000a90 <HAL_GetTick>
 80020ca:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020cc:	6823      	ldr	r3, [r4, #0]
 80020ce:	019a      	lsls	r2, r3, #6
 80020d0:	f53f aea8 	bmi.w	8001e24 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020d4:	f7fe fcdc 	bl	8000a90 <HAL_GetTick>
 80020d8:	1b40      	subs	r0, r0, r5
 80020da:	2802      	cmp	r0, #2
 80020dc:	d9f6      	bls.n	80020cc <HAL_RCC_OscConfig+0x2d8>
 80020de:	e6cb      	b.n	8001e78 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020e0:	f7fe fcd6 	bl	8000a90 <HAL_GetTick>
 80020e4:	1bc0      	subs	r0, r0, r7
 80020e6:	2802      	cmp	r0, #2
 80020e8:	d9d7      	bls.n	800209a <HAL_RCC_OscConfig+0x2a6>
 80020ea:	e6c5      	b.n	8001e78 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 80020ec:	f7fe fcd0 	bl	8000a90 <HAL_GetTick>
 80020f0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020f2:	6823      	ldr	r3, [r4, #0]
 80020f4:	019b      	lsls	r3, r3, #6
 80020f6:	f57f ae95 	bpl.w	8001e24 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020fa:	f7fe fcc9 	bl	8000a90 <HAL_GetTick>
 80020fe:	1b40      	subs	r0, r0, r5
 8002100:	2802      	cmp	r0, #2
 8002102:	d9f6      	bls.n	80020f2 <HAL_RCC_OscConfig+0x2fe>
 8002104:	e6b8      	b.n	8001e78 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002106:	2801      	cmp	r0, #1
 8002108:	f43f aeb7 	beq.w	8001e7a <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 800210c:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800210e:	6a2b      	ldr	r3, [r5, #32]
 8002110:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8002114:	429a      	cmp	r2, r3
 8002116:	f47f ae71 	bne.w	8001dfc <HAL_RCC_OscConfig+0x8>
 800211a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800211c:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8002120:	1ac0      	subs	r0, r0, r3
 8002122:	bf18      	it	ne
 8002124:	2001      	movne	r0, #1
 8002126:	e6a8      	b.n	8001e7a <HAL_RCC_OscConfig+0x86>
 8002128:	40021000 	.word	0x40021000
 800212c:	42420060 	.word	0x42420060

08002130 <HAL_RCC_GetSysClockFreq>:
{
 8002130:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002132:	4b19      	ldr	r3, [pc, #100]	; (8002198 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8002134:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002136:	ac02      	add	r4, sp, #8
 8002138:	f103 0510 	add.w	r5, r3, #16
 800213c:	4622      	mov	r2, r4
 800213e:	6818      	ldr	r0, [r3, #0]
 8002140:	6859      	ldr	r1, [r3, #4]
 8002142:	3308      	adds	r3, #8
 8002144:	c203      	stmia	r2!, {r0, r1}
 8002146:	42ab      	cmp	r3, r5
 8002148:	4614      	mov	r4, r2
 800214a:	d1f7      	bne.n	800213c <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800214c:	2301      	movs	r3, #1
 800214e:	f88d 3004 	strb.w	r3, [sp, #4]
 8002152:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8002154:	4911      	ldr	r1, [pc, #68]	; (800219c <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002156:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800215a:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800215c:	f003 020c 	and.w	r2, r3, #12
 8002160:	2a08      	cmp	r2, #8
 8002162:	d117      	bne.n	8002194 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002164:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8002168:	a806      	add	r0, sp, #24
 800216a:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800216c:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800216e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002172:	d50c      	bpl.n	800218e <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002174:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002176:	480a      	ldr	r0, [pc, #40]	; (80021a0 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002178:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800217c:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800217e:	aa06      	add	r2, sp, #24
 8002180:	4413      	add	r3, r2
 8002182:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002186:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800218a:	b007      	add	sp, #28
 800218c:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800218e:	4805      	ldr	r0, [pc, #20]	; (80021a4 <HAL_RCC_GetSysClockFreq+0x74>)
 8002190:	4350      	muls	r0, r2
 8002192:	e7fa      	b.n	800218a <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8002194:	4802      	ldr	r0, [pc, #8]	; (80021a0 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8002196:	e7f8      	b.n	800218a <HAL_RCC_GetSysClockFreq+0x5a>
 8002198:	08005eb4 	.word	0x08005eb4
 800219c:	40021000 	.word	0x40021000
 80021a0:	007a1200 	.word	0x007a1200
 80021a4:	003d0900 	.word	0x003d0900

080021a8 <HAL_RCC_ClockConfig>:
{
 80021a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021ac:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80021ae:	4604      	mov	r4, r0
 80021b0:	b910      	cbnz	r0, 80021b8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80021b2:	2001      	movs	r0, #1
 80021b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021b8:	4a45      	ldr	r2, [pc, #276]	; (80022d0 <HAL_RCC_ClockConfig+0x128>)
 80021ba:	6813      	ldr	r3, [r2, #0]
 80021bc:	f003 0307 	and.w	r3, r3, #7
 80021c0:	428b      	cmp	r3, r1
 80021c2:	d329      	bcc.n	8002218 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021c4:	6821      	ldr	r1, [r4, #0]
 80021c6:	078e      	lsls	r6, r1, #30
 80021c8:	d431      	bmi.n	800222e <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021ca:	07ca      	lsls	r2, r1, #31
 80021cc:	d444      	bmi.n	8002258 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021ce:	4a40      	ldr	r2, [pc, #256]	; (80022d0 <HAL_RCC_ClockConfig+0x128>)
 80021d0:	6813      	ldr	r3, [r2, #0]
 80021d2:	f003 0307 	and.w	r3, r3, #7
 80021d6:	429d      	cmp	r5, r3
 80021d8:	d367      	bcc.n	80022aa <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021da:	6822      	ldr	r2, [r4, #0]
 80021dc:	4d3d      	ldr	r5, [pc, #244]	; (80022d4 <HAL_RCC_ClockConfig+0x12c>)
 80021de:	f012 0f04 	tst.w	r2, #4
 80021e2:	d16e      	bne.n	80022c2 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021e4:	0713      	lsls	r3, r2, #28
 80021e6:	d506      	bpl.n	80021f6 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021e8:	686b      	ldr	r3, [r5, #4]
 80021ea:	6922      	ldr	r2, [r4, #16]
 80021ec:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80021f0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80021f4:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021f6:	f7ff ff9b 	bl	8002130 <HAL_RCC_GetSysClockFreq>
 80021fa:	686b      	ldr	r3, [r5, #4]
 80021fc:	4a36      	ldr	r2, [pc, #216]	; (80022d8 <HAL_RCC_ClockConfig+0x130>)
 80021fe:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002202:	5cd3      	ldrb	r3, [r2, r3]
 8002204:	40d8      	lsrs	r0, r3
 8002206:	4b35      	ldr	r3, [pc, #212]	; (80022dc <HAL_RCC_ClockConfig+0x134>)
 8002208:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800220a:	4b35      	ldr	r3, [pc, #212]	; (80022e0 <HAL_RCC_ClockConfig+0x138>)
 800220c:	6818      	ldr	r0, [r3, #0]
 800220e:	f7fe fbfd 	bl	8000a0c <HAL_InitTick>
  return HAL_OK;
 8002212:	2000      	movs	r0, #0
 8002214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002218:	6813      	ldr	r3, [r2, #0]
 800221a:	f023 0307 	bic.w	r3, r3, #7
 800221e:	430b      	orrs	r3, r1
 8002220:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002222:	6813      	ldr	r3, [r2, #0]
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	4299      	cmp	r1, r3
 800222a:	d1c2      	bne.n	80021b2 <HAL_RCC_ClockConfig+0xa>
 800222c:	e7ca      	b.n	80021c4 <HAL_RCC_ClockConfig+0x1c>
 800222e:	4b29      	ldr	r3, [pc, #164]	; (80022d4 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002230:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002234:	bf1e      	ittt	ne
 8002236:	685a      	ldrne	r2, [r3, #4]
 8002238:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 800223c:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800223e:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002240:	bf42      	ittt	mi
 8002242:	685a      	ldrmi	r2, [r3, #4]
 8002244:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8002248:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800224a:	685a      	ldr	r2, [r3, #4]
 800224c:	68a0      	ldr	r0, [r4, #8]
 800224e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002252:	4302      	orrs	r2, r0
 8002254:	605a      	str	r2, [r3, #4]
 8002256:	e7b8      	b.n	80021ca <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002258:	6862      	ldr	r2, [r4, #4]
 800225a:	4e1e      	ldr	r6, [pc, #120]	; (80022d4 <HAL_RCC_ClockConfig+0x12c>)
 800225c:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800225e:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002260:	d11b      	bne.n	800229a <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002262:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002266:	d0a4      	beq.n	80021b2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002268:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800226a:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800226e:	f023 0303 	bic.w	r3, r3, #3
 8002272:	4313      	orrs	r3, r2
 8002274:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8002276:	f7fe fc0b 	bl	8000a90 <HAL_GetTick>
 800227a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800227c:	6873      	ldr	r3, [r6, #4]
 800227e:	6862      	ldr	r2, [r4, #4]
 8002280:	f003 030c 	and.w	r3, r3, #12
 8002284:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002288:	d0a1      	beq.n	80021ce <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800228a:	f7fe fc01 	bl	8000a90 <HAL_GetTick>
 800228e:	1bc0      	subs	r0, r0, r7
 8002290:	4540      	cmp	r0, r8
 8002292:	d9f3      	bls.n	800227c <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8002294:	2003      	movs	r0, #3
}
 8002296:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800229a:	2a02      	cmp	r2, #2
 800229c:	d102      	bne.n	80022a4 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800229e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80022a2:	e7e0      	b.n	8002266 <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022a4:	f013 0f02 	tst.w	r3, #2
 80022a8:	e7dd      	b.n	8002266 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022aa:	6813      	ldr	r3, [r2, #0]
 80022ac:	f023 0307 	bic.w	r3, r3, #7
 80022b0:	432b      	orrs	r3, r5
 80022b2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022b4:	6813      	ldr	r3, [r2, #0]
 80022b6:	f003 0307 	and.w	r3, r3, #7
 80022ba:	429d      	cmp	r5, r3
 80022bc:	f47f af79 	bne.w	80021b2 <HAL_RCC_ClockConfig+0xa>
 80022c0:	e78b      	b.n	80021da <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022c2:	686b      	ldr	r3, [r5, #4]
 80022c4:	68e1      	ldr	r1, [r4, #12]
 80022c6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80022ca:	430b      	orrs	r3, r1
 80022cc:	606b      	str	r3, [r5, #4]
 80022ce:	e789      	b.n	80021e4 <HAL_RCC_ClockConfig+0x3c>
 80022d0:	40022000 	.word	0x40022000
 80022d4:	40021000 	.word	0x40021000
 80022d8:	08006ed7 	.word	0x08006ed7
 80022dc:	20000018 	.word	0x20000018
 80022e0:	20000004 	.word	0x20000004

080022e4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022e4:	4b04      	ldr	r3, [pc, #16]	; (80022f8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80022e6:	4a05      	ldr	r2, [pc, #20]	; (80022fc <HAL_RCC_GetPCLK1Freq+0x18>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80022ee:	5cd3      	ldrb	r3, [r2, r3]
 80022f0:	4a03      	ldr	r2, [pc, #12]	; (8002300 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80022f2:	6810      	ldr	r0, [r2, #0]
}
 80022f4:	40d8      	lsrs	r0, r3
 80022f6:	4770      	bx	lr
 80022f8:	40021000 	.word	0x40021000
 80022fc:	08006ee7 	.word	0x08006ee7
 8002300:	20000018 	.word	0x20000018

08002304 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002304:	4b04      	ldr	r3, [pc, #16]	; (8002318 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002306:	4a05      	ldr	r2, [pc, #20]	; (800231c <HAL_RCC_GetPCLK2Freq+0x18>)
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800230e:	5cd3      	ldrb	r3, [r2, r3]
 8002310:	4a03      	ldr	r2, [pc, #12]	; (8002320 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002312:	6810      	ldr	r0, [r2, #0]
}
 8002314:	40d8      	lsrs	r0, r3
 8002316:	4770      	bx	lr
 8002318:	40021000 	.word	0x40021000
 800231c:	08006ee7 	.word	0x08006ee7
 8002320:	20000018 	.word	0x20000018

08002324 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002324:	6803      	ldr	r3, [r0, #0]
{
 8002326:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800232a:	07d9      	lsls	r1, r3, #31
{
 800232c:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800232e:	d520      	bpl.n	8002372 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002330:	4c35      	ldr	r4, [pc, #212]	; (8002408 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002332:	69e3      	ldr	r3, [r4, #28]
 8002334:	00da      	lsls	r2, r3, #3
 8002336:	d432      	bmi.n	800239e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8002338:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800233a:	69e3      	ldr	r3, [r4, #28]
 800233c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002340:	61e3      	str	r3, [r4, #28]
 8002342:	69e3      	ldr	r3, [r4, #28]
 8002344:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002348:	9301      	str	r3, [sp, #4]
 800234a:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800234c:	4e2f      	ldr	r6, [pc, #188]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800234e:	6833      	ldr	r3, [r6, #0]
 8002350:	05db      	lsls	r3, r3, #23
 8002352:	d526      	bpl.n	80023a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002354:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002356:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800235a:	d136      	bne.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800235c:	6a23      	ldr	r3, [r4, #32]
 800235e:	686a      	ldr	r2, [r5, #4]
 8002360:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002364:	4313      	orrs	r3, r2
 8002366:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002368:	b11f      	cbz	r7, 8002372 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800236a:	69e3      	ldr	r3, [r4, #28]
 800236c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002370:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002372:	6828      	ldr	r0, [r5, #0]
 8002374:	0783      	lsls	r3, r0, #30
 8002376:	d506      	bpl.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002378:	4a23      	ldr	r2, [pc, #140]	; (8002408 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800237a:	68a9      	ldr	r1, [r5, #8]
 800237c:	6853      	ldr	r3, [r2, #4]
 800237e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002382:	430b      	orrs	r3, r1
 8002384:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002386:	f010 0010 	ands.w	r0, r0, #16
 800238a:	d01b      	beq.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800238c:	4a1e      	ldr	r2, [pc, #120]	; (8002408 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800238e:	6969      	ldr	r1, [r5, #20]
 8002390:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002392:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002394:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002398:	430b      	orrs	r3, r1
 800239a:	6053      	str	r3, [r2, #4]
 800239c:	e012      	b.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 800239e:	2700      	movs	r7, #0
 80023a0:	e7d4      	b.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023a2:	6833      	ldr	r3, [r6, #0]
 80023a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023a8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80023aa:	f7fe fb71 	bl	8000a90 <HAL_GetTick>
 80023ae:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023b0:	6833      	ldr	r3, [r6, #0]
 80023b2:	05d8      	lsls	r0, r3, #23
 80023b4:	d4ce      	bmi.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023b6:	f7fe fb6b 	bl	8000a90 <HAL_GetTick>
 80023ba:	eba0 0008 	sub.w	r0, r0, r8
 80023be:	2864      	cmp	r0, #100	; 0x64
 80023c0:	d9f6      	bls.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 80023c2:	2003      	movs	r0, #3
}
 80023c4:	b002      	add	sp, #8
 80023c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80023ca:	686a      	ldr	r2, [r5, #4]
 80023cc:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d0c3      	beq.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 80023d4:	2001      	movs	r0, #1
 80023d6:	4a0e      	ldr	r2, [pc, #56]	; (8002410 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80023d8:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80023da:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80023dc:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80023de:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80023e2:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 80023e4:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80023e6:	07d9      	lsls	r1, r3, #31
 80023e8:	d5b8      	bpl.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 80023ea:	f7fe fb51 	bl	8000a90 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ee:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80023f2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023f4:	6a23      	ldr	r3, [r4, #32]
 80023f6:	079a      	lsls	r2, r3, #30
 80023f8:	d4b0      	bmi.n	800235c <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023fa:	f7fe fb49 	bl	8000a90 <HAL_GetTick>
 80023fe:	1b80      	subs	r0, r0, r6
 8002400:	4540      	cmp	r0, r8
 8002402:	d9f7      	bls.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8002404:	e7dd      	b.n	80023c2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8002406:	bf00      	nop
 8002408:	40021000 	.word	0x40021000
 800240c:	40007000 	.word	0x40007000
 8002410:	42420440 	.word	0x42420440

08002414 <SPI_WaitFlagStateUntilTimeout.constprop.8>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8002414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002416:	4604      	mov	r4, r0
 8002418:	460e      	mov	r6, r1
 800241a:	4615      	mov	r5, r2
 800241c:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800241e:	6821      	ldr	r1, [r4, #0]
 8002420:	688a      	ldr	r2, [r1, #8]
 8002422:	ea36 0302 	bics.w	r3, r6, r2
 8002426:	d001      	beq.n	800242c <SPI_WaitFlagStateUntilTimeout.constprop.8+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8002428:	2000      	movs	r0, #0
}
 800242a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 800242c:	1c6b      	adds	r3, r5, #1
 800242e:	d0f7      	beq.n	8002420 <SPI_WaitFlagStateUntilTimeout.constprop.8+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002430:	f7fe fb2e 	bl	8000a90 <HAL_GetTick>
 8002434:	1bc0      	subs	r0, r0, r7
 8002436:	4285      	cmp	r5, r0
 8002438:	d8f1      	bhi.n	800241e <SPI_WaitFlagStateUntilTimeout.constprop.8+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800243a:	6823      	ldr	r3, [r4, #0]
 800243c:	685a      	ldr	r2, [r3, #4]
 800243e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002442:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002444:	6862      	ldr	r2, [r4, #4]
 8002446:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800244a:	d10a      	bne.n	8002462 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
 800244c:	68a2      	ldr	r2, [r4, #8]
 800244e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002452:	d002      	beq.n	800245a <SPI_WaitFlagStateUntilTimeout.constprop.8+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002454:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8002458:	d103      	bne.n	8002462 <SPI_WaitFlagStateUntilTimeout.constprop.8+0x4e>
          __HAL_SPI_DISABLE(hspi);
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002460:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002462:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002464:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002468:	d107      	bne.n	800247a <SPI_WaitFlagStateUntilTimeout.constprop.8+0x66>
          SPI_RESET_CRC(hspi);
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002470:	601a      	str	r2, [r3, #0]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002478:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800247a:	2301      	movs	r3, #1
 800247c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8002480:	2300      	movs	r3, #0
 8002482:	2003      	movs	r0, #3
 8002484:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8002488:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800248a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800248a:	b538      	push	{r3, r4, r5, lr}
 800248c:	4613      	mov	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800248e:	6842      	ldr	r2, [r0, #4]
{
 8002490:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002492:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002496:	d116      	bne.n	80024c6 <SPI_EndRxTransaction+0x3c>
 8002498:	6880      	ldr	r0, [r0, #8]
 800249a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800249e:	d002      	beq.n	80024a6 <SPI_EndRxTransaction+0x1c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80024a0:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80024a4:	d10f      	bne.n	80024c6 <SPI_EndRxTransaction+0x3c>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80024a6:	6822      	ldr	r2, [r4, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80024a8:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
    __HAL_SPI_DISABLE(hspi);
 80024ac:	6815      	ldr	r5, [r2, #0]
 80024ae:	f025 0540 	bic.w	r5, r5, #64	; 0x40
 80024b2:	6015      	str	r5, [r2, #0]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80024b4:	d107      	bne.n	80024c6 <SPI_EndRxTransaction+0x3c>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80024b6:	460a      	mov	r2, r1
 80024b8:	2101      	movs	r1, #1
 80024ba:	4620      	mov	r0, r4
 80024bc:	f7ff ffaa 	bl	8002414 <SPI_WaitFlagStateUntilTimeout.constprop.8>
 80024c0:	b920      	cbnz	r0, 80024cc <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 80024c2:	2000      	movs	r0, #0
 80024c4:	bd38      	pop	{r3, r4, r5, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80024c6:	460a      	mov	r2, r1
 80024c8:	2180      	movs	r1, #128	; 0x80
 80024ca:	e7f6      	b.n	80024ba <SPI_EndRxTransaction+0x30>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 80024ce:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024d0:	f043 0320 	orr.w	r3, r3, #32
 80024d4:	6563      	str	r3, [r4, #84]	; 0x54
}
 80024d6:	bd38      	pop	{r3, r4, r5, pc}

080024d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80024d8:	b510      	push	{r4, lr}
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80024da:	4613      	mov	r3, r2
 80024dc:	460a      	mov	r2, r1
 80024de:	2180      	movs	r1, #128	; 0x80
{
 80024e0:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80024e2:	f7ff ff97 	bl	8002414 <SPI_WaitFlagStateUntilTimeout.constprop.8>
 80024e6:	b120      	cbz	r0, 80024f2 <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 80024e8:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024ea:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80024ec:	f043 0320 	orr.w	r3, r3, #32
 80024f0:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 80024f2:	bd10      	pop	{r4, pc}

080024f4 <HAL_SPI_Init>:
{
 80024f4:	b510      	push	{r4, lr}
  if (hspi == NULL)
 80024f6:	4604      	mov	r4, r0
 80024f8:	2800      	cmp	r0, #0
 80024fa:	d034      	beq.n	8002566 <HAL_SPI_Init+0x72>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024fc:	2300      	movs	r3, #0
 80024fe:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002500:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8002504:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002508:	b91b      	cbnz	r3, 8002512 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 800250a:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 800250e:	f002 fb3f 	bl	8004b90 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8002512:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8002514:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002516:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 800251a:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800251c:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 800251e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002522:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002524:	6863      	ldr	r3, [r4, #4]
 8002526:	69a1      	ldr	r1, [r4, #24]
 8002528:	4303      	orrs	r3, r0
 800252a:	68e0      	ldr	r0, [r4, #12]
 800252c:	4303      	orrs	r3, r0
 800252e:	6920      	ldr	r0, [r4, #16]
 8002530:	4303      	orrs	r3, r0
 8002532:	6960      	ldr	r0, [r4, #20]
 8002534:	4303      	orrs	r3, r0
 8002536:	69e0      	ldr	r0, [r4, #28]
 8002538:	4303      	orrs	r3, r0
 800253a:	6a20      	ldr	r0, [r4, #32]
 800253c:	4303      	orrs	r3, r0
 800253e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002540:	4303      	orrs	r3, r0
 8002542:	f401 7000 	and.w	r0, r1, #512	; 0x200
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002546:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002548:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800254a:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800254e:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002550:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002552:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002554:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002556:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800255a:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 800255c:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800255e:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002560:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8002564:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002566:	2001      	movs	r0, #1
}
 8002568:	bd10      	pop	{r4, pc}

0800256a <HAL_SPI_Transmit>:
{
 800256a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800256e:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8002570:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8002574:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8002576:	2b01      	cmp	r3, #1
{
 8002578:	460d      	mov	r5, r1
 800257a:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 800257c:	f000 809c 	beq.w	80026b8 <HAL_SPI_Transmit+0x14e>
 8002580:	2301      	movs	r3, #1
 8002582:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002586:	f7fe fa83 	bl	8000a90 <HAL_GetTick>
 800258a:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800258c:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8002590:	b2c0      	uxtb	r0, r0
 8002592:	2801      	cmp	r0, #1
 8002594:	f040 808e 	bne.w	80026b4 <HAL_SPI_Transmit+0x14a>
  if ((pData == NULL) || (Size == 0U))
 8002598:	2d00      	cmp	r5, #0
 800259a:	d05e      	beq.n	800265a <HAL_SPI_Transmit+0xf0>
 800259c:	f1b8 0f00 	cmp.w	r8, #0
 80025a0:	d05b      	beq.n	800265a <HAL_SPI_Transmit+0xf0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80025a2:	2303      	movs	r3, #3
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80025a4:	2000      	movs	r0, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80025a6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80025aa:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80025ac:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80025ae:	63a0      	str	r0, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 80025b0:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 80025b4:	87a0      	strh	r0, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80025b6:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80025b8:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 80025ba:	6420      	str	r0, [r4, #64]	; 0x40
 80025bc:	6820      	ldr	r0, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80025be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 80025c2:	bf08      	it	eq
 80025c4:	6803      	ldreq	r3, [r0, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80025c6:	6325      	str	r5, [r4, #48]	; 0x30
    SPI_1LINE_TX(hspi);
 80025c8:	bf08      	it	eq
 80025ca:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  hspi->TxXferSize  = Size;
 80025ce:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 80025d2:	bf08      	it	eq
 80025d4:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025d6:	6803      	ldr	r3, [r0, #0]
 80025d8:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 80025da:	bf5e      	ittt	pl
 80025dc:	6803      	ldrpl	r3, [r0, #0]
 80025de:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 80025e2:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80025e4:	68e3      	ldr	r3, [r4, #12]
 80025e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80025ea:	6863      	ldr	r3, [r4, #4]
 80025ec:	d13e      	bne.n	800266c <HAL_SPI_Transmit+0x102>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80025ee:	b113      	cbz	r3, 80025f6 <HAL_SPI_Transmit+0x8c>
 80025f0:	f1b8 0f01 	cmp.w	r8, #1
 80025f4:	d107      	bne.n	8002606 <HAL_SPI_Transmit+0x9c>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80025f6:	f835 3b02 	ldrh.w	r3, [r5], #2
 80025fa:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80025fc:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80025fe:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002600:	3b01      	subs	r3, #1
 8002602:	b29b      	uxth	r3, r3
 8002604:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8002606:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002608:	b29b      	uxth	r3, r3
 800260a:	b9a3      	cbnz	r3, 8002636 <HAL_SPI_Transmit+0xcc>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800260c:	463a      	mov	r2, r7
 800260e:	4631      	mov	r1, r6
 8002610:	4620      	mov	r0, r4
 8002612:	f7ff ff61 	bl	80024d8 <SPI_EndRxTxTransaction>
 8002616:	2800      	cmp	r0, #0
 8002618:	d149      	bne.n	80026ae <HAL_SPI_Transmit+0x144>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800261a:	68a3      	ldr	r3, [r4, #8]
 800261c:	b933      	cbnz	r3, 800262c <HAL_SPI_Transmit+0xc2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800261e:	9301      	str	r3, [sp, #4]
 8002620:	6823      	ldr	r3, [r4, #0]
 8002622:	68da      	ldr	r2, [r3, #12]
 8002624:	9201      	str	r2, [sp, #4]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	9301      	str	r3, [sp, #4]
 800262a:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800262c:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 800262e:	3000      	adds	r0, #0
 8002630:	bf18      	it	ne
 8002632:	2001      	movne	r0, #1
 8002634:	e011      	b.n	800265a <HAL_SPI_Transmit+0xf0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002636:	6822      	ldr	r2, [r4, #0]
 8002638:	6893      	ldr	r3, [r2, #8]
 800263a:	0798      	lsls	r0, r3, #30
 800263c:	d505      	bpl.n	800264a <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800263e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002640:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002644:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002646:	6323      	str	r3, [r4, #48]	; 0x30
 8002648:	e7d9      	b.n	80025fe <HAL_SPI_Transmit+0x94>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800264a:	f7fe fa21 	bl	8000a90 <HAL_GetTick>
 800264e:	1bc0      	subs	r0, r0, r7
 8002650:	42b0      	cmp	r0, r6
 8002652:	d3d8      	bcc.n	8002606 <HAL_SPI_Transmit+0x9c>
 8002654:	1c71      	adds	r1, r6, #1
 8002656:	d0d6      	beq.n	8002606 <HAL_SPI_Transmit+0x9c>
          errorcode = HAL_TIMEOUT;
 8002658:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800265a:	2301      	movs	r3, #1
 800265c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002660:	2300      	movs	r3, #0
 8002662:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002666:	b002      	add	sp, #8
 8002668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800266c:	b113      	cbz	r3, 8002674 <HAL_SPI_Transmit+0x10a>
 800266e:	f1b8 0f01 	cmp.w	r8, #1
 8002672:	d108      	bne.n	8002686 <HAL_SPI_Transmit+0x11c>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002674:	782b      	ldrb	r3, [r5, #0]
 8002676:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002678:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800267a:	3301      	adds	r3, #1
 800267c:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800267e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002680:	3b01      	subs	r3, #1
 8002682:	b29b      	uxth	r3, r3
 8002684:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8002686:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002688:	b29b      	uxth	r3, r3
 800268a:	2b00      	cmp	r3, #0
 800268c:	d0be      	beq.n	800260c <HAL_SPI_Transmit+0xa2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800268e:	6823      	ldr	r3, [r4, #0]
 8002690:	689a      	ldr	r2, [r3, #8]
 8002692:	0792      	lsls	r2, r2, #30
 8002694:	d503      	bpl.n	800269e <HAL_SPI_Transmit+0x134>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002696:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002698:	7812      	ldrb	r2, [r2, #0]
 800269a:	731a      	strb	r2, [r3, #12]
 800269c:	e7ec      	b.n	8002678 <HAL_SPI_Transmit+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800269e:	f7fe f9f7 	bl	8000a90 <HAL_GetTick>
 80026a2:	1bc0      	subs	r0, r0, r7
 80026a4:	4286      	cmp	r6, r0
 80026a6:	d8ee      	bhi.n	8002686 <HAL_SPI_Transmit+0x11c>
 80026a8:	1c73      	adds	r3, r6, #1
 80026aa:	d0ec      	beq.n	8002686 <HAL_SPI_Transmit+0x11c>
 80026ac:	e7d4      	b.n	8002658 <HAL_SPI_Transmit+0xee>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80026ae:	2320      	movs	r3, #32
 80026b0:	6563      	str	r3, [r4, #84]	; 0x54
 80026b2:	e7b2      	b.n	800261a <HAL_SPI_Transmit+0xb0>
    errorcode = HAL_BUSY;
 80026b4:	2002      	movs	r0, #2
 80026b6:	e7d0      	b.n	800265a <HAL_SPI_Transmit+0xf0>
  __HAL_LOCK(hspi);
 80026b8:	2002      	movs	r0, #2
 80026ba:	e7d4      	b.n	8002666 <HAL_SPI_Transmit+0xfc>

080026bc <HAL_SPI_TransmitReceive>:
{
 80026bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80026c0:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 80026c2:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 80026c6:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80026c8:	2b01      	cmp	r3, #1
{
 80026ca:	460d      	mov	r5, r1
 80026cc:	4691      	mov	r9, r2
 80026ce:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 80026d0:	f000 80e2 	beq.w	8002898 <HAL_SPI_TransmitReceive+0x1dc>
 80026d4:	2301      	movs	r3, #1
 80026d6:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80026da:	f7fe f9d9 	bl	8000a90 <HAL_GetTick>
  tmp_state           = hspi->State;
 80026de:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 80026e2:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 80026e4:	b2db      	uxtb	r3, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80026e6:	2b01      	cmp	r3, #1
  tmp_mode            = hspi->Init.Mode;
 80026e8:	6861      	ldr	r1, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80026ea:	d00a      	beq.n	8002702 <HAL_SPI_TransmitReceive+0x46>
 80026ec:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 80026f0:	f040 80d0 	bne.w	8002894 <HAL_SPI_TransmitReceive+0x1d8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80026f4:	68a0      	ldr	r0, [r4, #8]
 80026f6:	2800      	cmp	r0, #0
 80026f8:	f040 80cc 	bne.w	8002894 <HAL_SPI_TransmitReceive+0x1d8>
 80026fc:	2b04      	cmp	r3, #4
 80026fe:	f040 80c9 	bne.w	8002894 <HAL_SPI_TransmitReceive+0x1d8>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002702:	2d00      	cmp	r5, #0
 8002704:	f000 80c4 	beq.w	8002890 <HAL_SPI_TransmitReceive+0x1d4>
 8002708:	f1b9 0f00 	cmp.w	r9, #0
 800270c:	f000 80c0 	beq.w	8002890 <HAL_SPI_TransmitReceive+0x1d4>
 8002710:	2e00      	cmp	r6, #0
 8002712:	f000 80bd 	beq.w	8002890 <HAL_SPI_TransmitReceive+0x1d4>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002716:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800271a:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800271e:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002720:	bf1c      	itt	ne
 8002722:	2305      	movne	r3, #5
 8002724:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002728:	2300      	movs	r3, #0
 800272a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 800272c:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 800272e:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002730:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8002732:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8002734:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002736:	681a      	ldr	r2, [r3, #0]
  hspi->RxXferSize  = Size;
 8002738:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800273a:	0650      	lsls	r0, r2, #25
    __HAL_SPI_ENABLE(hspi);
 800273c:	bf58      	it	pl
 800273e:	681a      	ldrpl	r2, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002740:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8002742:	bf58      	it	pl
 8002744:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
  hspi->TxXferSize  = Size;
 8002748:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 800274a:	bf58      	it	pl
 800274c:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800274e:	68e2      	ldr	r2, [r4, #12]
 8002750:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8002754:	d158      	bne.n	8002808 <HAL_SPI_TransmitReceive+0x14c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002756:	b109      	cbz	r1, 800275c <HAL_SPI_TransmitReceive+0xa0>
 8002758:	2e01      	cmp	r6, #1
 800275a:	d107      	bne.n	800276c <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800275c:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002760:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8002762:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002764:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002766:	3b01      	subs	r3, #1
 8002768:	b29b      	uxth	r3, r3
 800276a:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800276c:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800276e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002770:	b29b      	uxth	r3, r3
 8002772:	b9ab      	cbnz	r3, 80027a0 <HAL_SPI_TransmitReceive+0xe4>
 8002774:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002776:	b29b      	uxth	r3, r3
 8002778:	b993      	cbnz	r3, 80027a0 <HAL_SPI_TransmitReceive+0xe4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800277a:	4642      	mov	r2, r8
 800277c:	4639      	mov	r1, r7
 800277e:	4620      	mov	r0, r4
 8002780:	f7ff feaa 	bl	80024d8 <SPI_EndRxTxTransaction>
 8002784:	2800      	cmp	r0, #0
 8002786:	f040 8081 	bne.w	800288c <HAL_SPI_TransmitReceive+0x1d0>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800278a:	68a3      	ldr	r3, [r4, #8]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d132      	bne.n	80027f6 <HAL_SPI_TransmitReceive+0x13a>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002790:	6823      	ldr	r3, [r4, #0]
 8002792:	9001      	str	r0, [sp, #4]
 8002794:	68da      	ldr	r2, [r3, #12]
 8002796:	9201      	str	r2, [sp, #4]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	9301      	str	r3, [sp, #4]
 800279c:	9b01      	ldr	r3, [sp, #4]
 800279e:	e02a      	b.n	80027f6 <HAL_SPI_TransmitReceive+0x13a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80027a0:	6822      	ldr	r2, [r4, #0]
 80027a2:	6893      	ldr	r3, [r2, #8]
 80027a4:	0799      	lsls	r1, r3, #30
 80027a6:	d50d      	bpl.n	80027c4 <HAL_SPI_TransmitReceive+0x108>
 80027a8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	b153      	cbz	r3, 80027c4 <HAL_SPI_TransmitReceive+0x108>
 80027ae:	b14d      	cbz	r5, 80027c4 <HAL_SPI_TransmitReceive+0x108>
        txallowed = 0U;
 80027b0:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80027b2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80027b4:	f833 1b02 	ldrh.w	r1, [r3], #2
 80027b8:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80027ba:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80027bc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80027be:	3b01      	subs	r3, #1
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80027c4:	6893      	ldr	r3, [r2, #8]
 80027c6:	07db      	lsls	r3, r3, #31
 80027c8:	d50c      	bpl.n	80027e4 <HAL_SPI_TransmitReceive+0x128>
 80027ca:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	b14b      	cbz	r3, 80027e4 <HAL_SPI_TransmitReceive+0x128>
        txallowed = 1U;
 80027d0:	2501      	movs	r5, #1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80027d2:	68d2      	ldr	r2, [r2, #12]
 80027d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80027d6:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80027da:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80027dc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80027de:	3b01      	subs	r3, #1
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80027e4:	f7fe f954 	bl	8000a90 <HAL_GetTick>
 80027e8:	eba0 0008 	sub.w	r0, r0, r8
 80027ec:	4287      	cmp	r7, r0
 80027ee:	d8be      	bhi.n	800276e <HAL_SPI_TransmitReceive+0xb2>
 80027f0:	1c7e      	adds	r6, r7, #1
 80027f2:	d0bc      	beq.n	800276e <HAL_SPI_TransmitReceive+0xb2>
        errorcode = HAL_TIMEOUT;
 80027f4:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 80027f6:	2301      	movs	r3, #1
 80027f8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80027fc:	2300      	movs	r3, #0
 80027fe:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002802:	b003      	add	sp, #12
 8002804:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002808:	b109      	cbz	r1, 800280e <HAL_SPI_TransmitReceive+0x152>
 800280a:	2e01      	cmp	r6, #1
 800280c:	d108      	bne.n	8002820 <HAL_SPI_TransmitReceive+0x164>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800280e:	782a      	ldrb	r2, [r5, #0]
 8002810:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002812:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002814:	3301      	adds	r3, #1
 8002816:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002818:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800281a:	3b01      	subs	r3, #1
 800281c:	b29b      	uxth	r3, r3
 800281e:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8002820:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002822:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002824:	b29b      	uxth	r3, r3
 8002826:	b91b      	cbnz	r3, 8002830 <HAL_SPI_TransmitReceive+0x174>
 8002828:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800282a:	b29b      	uxth	r3, r3
 800282c:	2b00      	cmp	r3, #0
 800282e:	d0a4      	beq.n	800277a <HAL_SPI_TransmitReceive+0xbe>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002830:	6822      	ldr	r2, [r4, #0]
 8002832:	6893      	ldr	r3, [r2, #8]
 8002834:	0798      	lsls	r0, r3, #30
 8002836:	d50e      	bpl.n	8002856 <HAL_SPI_TransmitReceive+0x19a>
 8002838:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800283a:	b29b      	uxth	r3, r3
 800283c:	b15b      	cbz	r3, 8002856 <HAL_SPI_TransmitReceive+0x19a>
 800283e:	b155      	cbz	r5, 8002856 <HAL_SPI_TransmitReceive+0x19a>
        txallowed = 0U;
 8002840:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002842:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8002848:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800284a:	3301      	adds	r3, #1
 800284c:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800284e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002850:	3b01      	subs	r3, #1
 8002852:	b29b      	uxth	r3, r3
 8002854:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002856:	6822      	ldr	r2, [r4, #0]
 8002858:	6893      	ldr	r3, [r2, #8]
 800285a:	07d9      	lsls	r1, r3, #31
 800285c:	d50d      	bpl.n	800287a <HAL_SPI_TransmitReceive+0x1be>
 800285e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002860:	b29b      	uxth	r3, r3
 8002862:	b153      	cbz	r3, 800287a <HAL_SPI_TransmitReceive+0x1be>
        txallowed = 1U;
 8002864:	2501      	movs	r5, #1
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002866:	68d2      	ldr	r2, [r2, #12]
 8002868:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800286a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800286c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800286e:	3301      	adds	r3, #1
 8002870:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002872:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002874:	3b01      	subs	r3, #1
 8002876:	b29b      	uxth	r3, r3
 8002878:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800287a:	f7fe f909 	bl	8000a90 <HAL_GetTick>
 800287e:	eba0 0008 	sub.w	r0, r0, r8
 8002882:	4287      	cmp	r7, r0
 8002884:	d8cd      	bhi.n	8002822 <HAL_SPI_TransmitReceive+0x166>
 8002886:	1c7b      	adds	r3, r7, #1
 8002888:	d0cb      	beq.n	8002822 <HAL_SPI_TransmitReceive+0x166>
 800288a:	e7b3      	b.n	80027f4 <HAL_SPI_TransmitReceive+0x138>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800288c:	2320      	movs	r3, #32
 800288e:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8002890:	2001      	movs	r0, #1
 8002892:	e7b0      	b.n	80027f6 <HAL_SPI_TransmitReceive+0x13a>
    errorcode = HAL_BUSY;
 8002894:	2002      	movs	r0, #2
 8002896:	e7ae      	b.n	80027f6 <HAL_SPI_TransmitReceive+0x13a>
  __HAL_LOCK(hspi);
 8002898:	2002      	movs	r0, #2
 800289a:	e7b2      	b.n	8002802 <HAL_SPI_TransmitReceive+0x146>

0800289c <HAL_SPI_Receive>:
{
 800289c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80028a0:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80028a2:	6843      	ldr	r3, [r0, #4]
{
 80028a4:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80028a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
{
 80028aa:	4688      	mov	r8, r1
 80028ac:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80028ae:	d10c      	bne.n	80028ca <HAL_SPI_Receive+0x2e>
 80028b0:	6883      	ldr	r3, [r0, #8]
 80028b2:	b953      	cbnz	r3, 80028ca <HAL_SPI_Receive+0x2e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80028b4:	2304      	movs	r3, #4
 80028b6:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80028ba:	4613      	mov	r3, r2
 80028bc:	9500      	str	r5, [sp, #0]
 80028be:	460a      	mov	r2, r1
 80028c0:	f7ff fefc 	bl	80026bc <HAL_SPI_TransmitReceive>
}
 80028c4:	b002      	add	sp, #8
 80028c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 80028ca:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d079      	beq.n	80029c6 <HAL_SPI_Receive+0x12a>
 80028d2:	2301      	movs	r3, #1
 80028d4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 80028d8:	f7fe f8da 	bl	8000a90 <HAL_GetTick>
 80028dc:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80028de:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80028e2:	b2c0      	uxtb	r0, r0
 80028e4:	2801      	cmp	r0, #1
 80028e6:	d16c      	bne.n	80029c2 <HAL_SPI_Receive+0x126>
  if ((pData == NULL) || (Size == 0U))
 80028e8:	f1b8 0f00 	cmp.w	r8, #0
 80028ec:	d057      	beq.n	800299e <HAL_SPI_Receive+0x102>
 80028ee:	2f00      	cmp	r7, #0
 80028f0:	d055      	beq.n	800299e <HAL_SPI_Receive+0x102>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80028f2:	2304      	movs	r3, #4
 80028f4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80028f8:	2300      	movs	r3, #0
 80028fa:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80028fc:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->RxXferCount = Size;
 80028fe:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = 0U;
 8002900:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002902:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002904:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002906:	6463      	str	r3, [r4, #68]	; 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002908:	68a3      	ldr	r3, [r4, #8]
  hspi->RxXferSize  = Size;
 800290a:	87a7      	strh	r7, [r4, #60]	; 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800290c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002910:	6823      	ldr	r3, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002912:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
    SPI_1LINE_RX(hspi);
 8002916:	bf02      	ittt	eq
 8002918:	681a      	ldreq	r2, [r3, #0]
 800291a:	f422 4280 	biceq.w	r2, r2, #16384	; 0x4000
 800291e:	601a      	streq	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	0657      	lsls	r7, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8002924:	bf5e      	ittt	pl
 8002926:	681a      	ldrpl	r2, [r3, #0]
 8002928:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 800292c:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800292e:	68e3      	ldr	r3, [r4, #12]
 8002930:	b1f3      	cbz	r3, 8002970 <HAL_SPI_Receive+0xd4>
    while (hspi->RxXferCount > 0U)
 8002932:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002934:	b29b      	uxth	r3, r3
 8002936:	b1fb      	cbz	r3, 8002978 <HAL_SPI_Receive+0xdc>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002938:	6823      	ldr	r3, [r4, #0]
 800293a:	689a      	ldr	r2, [r3, #8]
 800293c:	07d2      	lsls	r2, r2, #31
 800293e:	d535      	bpl.n	80029ac <HAL_SPI_Receive+0x110>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002940:	68da      	ldr	r2, [r3, #12]
 8002942:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002944:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002948:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800294a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800294c:	3b01      	subs	r3, #1
 800294e:	b29b      	uxth	r3, r3
 8002950:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8002952:	e7ee      	b.n	8002932 <HAL_SPI_Receive+0x96>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002954:	6823      	ldr	r3, [r4, #0]
 8002956:	689a      	ldr	r2, [r3, #8]
 8002958:	07d0      	lsls	r0, r2, #31
 800295a:	d518      	bpl.n	800298e <HAL_SPI_Receive+0xf2>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800295c:	7b1b      	ldrb	r3, [r3, #12]
 800295e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002960:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002962:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002964:	3301      	adds	r3, #1
 8002966:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002968:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800296a:	3b01      	subs	r3, #1
 800296c:	b29b      	uxth	r3, r3
 800296e:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 8002970:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002972:	b29b      	uxth	r3, r3
 8002974:	2b00      	cmp	r3, #0
 8002976:	d1ed      	bne.n	8002954 <HAL_SPI_Receive+0xb8>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002978:	4632      	mov	r2, r6
 800297a:	4629      	mov	r1, r5
 800297c:	4620      	mov	r0, r4
 800297e:	f7ff fd84 	bl	800248a <SPI_EndRxTransaction>
 8002982:	b9d8      	cbnz	r0, 80029bc <HAL_SPI_Receive+0x120>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002984:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8002986:	3000      	adds	r0, #0
 8002988:	bf18      	it	ne
 800298a:	2001      	movne	r0, #1
 800298c:	e007      	b.n	800299e <HAL_SPI_Receive+0x102>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800298e:	f7fe f87f 	bl	8000a90 <HAL_GetTick>
 8002992:	1b80      	subs	r0, r0, r6
 8002994:	4285      	cmp	r5, r0
 8002996:	d8eb      	bhi.n	8002970 <HAL_SPI_Receive+0xd4>
 8002998:	1c69      	adds	r1, r5, #1
 800299a:	d0e9      	beq.n	8002970 <HAL_SPI_Receive+0xd4>
          errorcode = HAL_TIMEOUT;
 800299c:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 800299e:	2301      	movs	r3, #1
 80029a0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80029a4:	2300      	movs	r3, #0
 80029a6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 80029aa:	e78b      	b.n	80028c4 <HAL_SPI_Receive+0x28>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80029ac:	f7fe f870 	bl	8000a90 <HAL_GetTick>
 80029b0:	1b80      	subs	r0, r0, r6
 80029b2:	4285      	cmp	r5, r0
 80029b4:	d8bd      	bhi.n	8002932 <HAL_SPI_Receive+0x96>
 80029b6:	1c6b      	adds	r3, r5, #1
 80029b8:	d0bb      	beq.n	8002932 <HAL_SPI_Receive+0x96>
 80029ba:	e7ef      	b.n	800299c <HAL_SPI_Receive+0x100>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80029bc:	2320      	movs	r3, #32
 80029be:	6563      	str	r3, [r4, #84]	; 0x54
 80029c0:	e7e0      	b.n	8002984 <HAL_SPI_Receive+0xe8>
    errorcode = HAL_BUSY;
 80029c2:	2002      	movs	r0, #2
 80029c4:	e7eb      	b.n	800299e <HAL_SPI_Receive+0x102>
  __HAL_LOCK(hspi);
 80029c6:	2002      	movs	r0, #2
 80029c8:	e77c      	b.n	80028c4 <HAL_SPI_Receive+0x28>

080029ca <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029ca:	6803      	ldr	r3, [r0, #0]
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
}
 80029cc:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029ce:	68da      	ldr	r2, [r3, #12]
 80029d0:	f042 0201 	orr.w	r2, r2, #1
 80029d4:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029d6:	689a      	ldr	r2, [r3, #8]
 80029d8:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029dc:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 80029de:	bf1e      	ittt	ne
 80029e0:	681a      	ldrne	r2, [r3, #0]
 80029e2:	f042 0201 	orrne.w	r2, r2, #1
 80029e6:	601a      	strne	r2, [r3, #0]
}
 80029e8:	4770      	bx	lr

080029ea <HAL_TIM_OC_DelayElapsedCallback>:
 80029ea:	4770      	bx	lr

080029ec <HAL_TIM_IC_CaptureCallback>:
 80029ec:	4770      	bx	lr

080029ee <HAL_TIM_PWM_PulseFinishedCallback>:
 80029ee:	4770      	bx	lr

080029f0 <HAL_TIM_TriggerCallback>:
 80029f0:	4770      	bx	lr

080029f2 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80029f2:	6803      	ldr	r3, [r0, #0]
{
 80029f4:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80029f6:	691a      	ldr	r2, [r3, #16]
{
 80029f8:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80029fa:	0791      	lsls	r1, r2, #30
 80029fc:	d50e      	bpl.n	8002a1c <HAL_TIM_IRQHandler+0x2a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80029fe:	68da      	ldr	r2, [r3, #12]
 8002a00:	0792      	lsls	r2, r2, #30
 8002a02:	d50b      	bpl.n	8002a1c <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002a04:	f06f 0202 	mvn.w	r2, #2
 8002a08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a0a:	2201      	movs	r2, #1

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a0c:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a0e:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a10:	079b      	lsls	r3, r3, #30
 8002a12:	d077      	beq.n	8002b04 <HAL_TIM_IRQHandler+0x112>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a14:	f7ff ffea 	bl	80029ec <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002a1c:	6823      	ldr	r3, [r4, #0]
 8002a1e:	691a      	ldr	r2, [r3, #16]
 8002a20:	0750      	lsls	r0, r2, #29
 8002a22:	d510      	bpl.n	8002a46 <HAL_TIM_IRQHandler+0x54>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002a24:	68da      	ldr	r2, [r3, #12]
 8002a26:	0751      	lsls	r1, r2, #29
 8002a28:	d50d      	bpl.n	8002a46 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002a2a:	f06f 0204 	mvn.w	r2, #4
 8002a2e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a30:	2202      	movs	r2, #2
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a32:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a34:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a36:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a3a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a3c:	d068      	beq.n	8002b10 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002a3e:	f7ff ffd5 	bl	80029ec <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a42:	2300      	movs	r3, #0
 8002a44:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002a46:	6823      	ldr	r3, [r4, #0]
 8002a48:	691a      	ldr	r2, [r3, #16]
 8002a4a:	0712      	lsls	r2, r2, #28
 8002a4c:	d50f      	bpl.n	8002a6e <HAL_TIM_IRQHandler+0x7c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002a4e:	68da      	ldr	r2, [r3, #12]
 8002a50:	0710      	lsls	r0, r2, #28
 8002a52:	d50c      	bpl.n	8002a6e <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002a54:	f06f 0208 	mvn.w	r2, #8
 8002a58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a5a:	2204      	movs	r2, #4
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a5c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a5e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a60:	0799      	lsls	r1, r3, #30
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a62:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a64:	d05a      	beq.n	8002b1c <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002a66:	f7ff ffc1 	bl	80029ec <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002a6e:	6823      	ldr	r3, [r4, #0]
 8002a70:	691a      	ldr	r2, [r3, #16]
 8002a72:	06d2      	lsls	r2, r2, #27
 8002a74:	d510      	bpl.n	8002a98 <HAL_TIM_IRQHandler+0xa6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002a76:	68da      	ldr	r2, [r3, #12]
 8002a78:	06d0      	lsls	r0, r2, #27
 8002a7a:	d50d      	bpl.n	8002a98 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002a7c:	f06f 0210 	mvn.w	r2, #16
 8002a80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a82:	2208      	movs	r2, #8
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a84:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a86:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a88:	f413 7f40 	tst.w	r3, #768	; 0x300
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a8c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a8e:	d04b      	beq.n	8002b28 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002a90:	f7ff ffac 	bl	80029ec <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a94:	2300      	movs	r3, #0
 8002a96:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002a98:	6823      	ldr	r3, [r4, #0]
 8002a9a:	691a      	ldr	r2, [r3, #16]
 8002a9c:	07d1      	lsls	r1, r2, #31
 8002a9e:	d508      	bpl.n	8002ab2 <HAL_TIM_IRQHandler+0xc0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002aa0:	68da      	ldr	r2, [r3, #12]
 8002aa2:	07d2      	lsls	r2, r2, #31
 8002aa4:	d505      	bpl.n	8002ab2 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002aa6:	f06f 0201 	mvn.w	r2, #1
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002aaa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002aac:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002aae:	f000 fd1b 	bl	80034e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002ab2:	6823      	ldr	r3, [r4, #0]
 8002ab4:	691a      	ldr	r2, [r3, #16]
 8002ab6:	0610      	lsls	r0, r2, #24
 8002ab8:	d508      	bpl.n	8002acc <HAL_TIM_IRQHandler+0xda>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002aba:	68da      	ldr	r2, [r3, #12]
 8002abc:	0611      	lsls	r1, r2, #24
 8002abe:	d505      	bpl.n	8002acc <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ac0:	f06f 0280 	mvn.w	r2, #128	; 0x80
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ac4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ac6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002ac8:	f000 f8bb 	bl	8002c42 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002acc:	6823      	ldr	r3, [r4, #0]
 8002ace:	691a      	ldr	r2, [r3, #16]
 8002ad0:	0652      	lsls	r2, r2, #25
 8002ad2:	d508      	bpl.n	8002ae6 <HAL_TIM_IRQHandler+0xf4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002ad4:	68da      	ldr	r2, [r3, #12]
 8002ad6:	0650      	lsls	r0, r2, #25
 8002ad8:	d505      	bpl.n	8002ae6 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ada:	f06f 0240 	mvn.w	r2, #64	; 0x40
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ade:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ae0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002ae2:	f7ff ff85 	bl	80029f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ae6:	6823      	ldr	r3, [r4, #0]
 8002ae8:	691a      	ldr	r2, [r3, #16]
 8002aea:	0691      	lsls	r1, r2, #26
 8002aec:	d522      	bpl.n	8002b34 <HAL_TIM_IRQHandler+0x142>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002aee:	68da      	ldr	r2, [r3, #12]
 8002af0:	0692      	lsls	r2, r2, #26
 8002af2:	d51f      	bpl.n	8002b34 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002af4:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002af8:	4620      	mov	r0, r4
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002afa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002afe:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002b00:	f000 b89e 	b.w	8002c40 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b04:	f7ff ff71 	bl	80029ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b08:	4620      	mov	r0, r4
 8002b0a:	f7ff ff70 	bl	80029ee <HAL_TIM_PWM_PulseFinishedCallback>
 8002b0e:	e783      	b.n	8002a18 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b10:	f7ff ff6b 	bl	80029ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b14:	4620      	mov	r0, r4
 8002b16:	f7ff ff6a 	bl	80029ee <HAL_TIM_PWM_PulseFinishedCallback>
 8002b1a:	e792      	b.n	8002a42 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b1c:	f7ff ff65 	bl	80029ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b20:	4620      	mov	r0, r4
 8002b22:	f7ff ff64 	bl	80029ee <HAL_TIM_PWM_PulseFinishedCallback>
 8002b26:	e7a0      	b.n	8002a6a <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b28:	f7ff ff5f 	bl	80029ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b2c:	4620      	mov	r0, r4
 8002b2e:	f7ff ff5e 	bl	80029ee <HAL_TIM_PWM_PulseFinishedCallback>
 8002b32:	e7af      	b.n	8002a94 <HAL_TIM_IRQHandler+0xa2>
 8002b34:	bd10      	pop	{r4, pc}
	...

08002b38 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b38:	4a24      	ldr	r2, [pc, #144]	; (8002bcc <TIM_Base_SetConfig+0x94>)
  tmpcr1 = TIMx->CR1;
 8002b3a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b3c:	4290      	cmp	r0, r2
 8002b3e:	d012      	beq.n	8002b66 <TIM_Base_SetConfig+0x2e>
 8002b40:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002b44:	4290      	cmp	r0, r2
 8002b46:	d00e      	beq.n	8002b66 <TIM_Base_SetConfig+0x2e>
 8002b48:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002b4c:	d00b      	beq.n	8002b66 <TIM_Base_SetConfig+0x2e>
 8002b4e:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8002b52:	4290      	cmp	r0, r2
 8002b54:	d007      	beq.n	8002b66 <TIM_Base_SetConfig+0x2e>
 8002b56:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b5a:	4290      	cmp	r0, r2
 8002b5c:	d003      	beq.n	8002b66 <TIM_Base_SetConfig+0x2e>
 8002b5e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b62:	4290      	cmp	r0, r2
 8002b64:	d11d      	bne.n	8002ba2 <TIM_Base_SetConfig+0x6a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002b66:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002b6c:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b6e:	4a17      	ldr	r2, [pc, #92]	; (8002bcc <TIM_Base_SetConfig+0x94>)
 8002b70:	4290      	cmp	r0, r2
 8002b72:	d012      	beq.n	8002b9a <TIM_Base_SetConfig+0x62>
 8002b74:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002b78:	4290      	cmp	r0, r2
 8002b7a:	d00e      	beq.n	8002b9a <TIM_Base_SetConfig+0x62>
 8002b7c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002b80:	d00b      	beq.n	8002b9a <TIM_Base_SetConfig+0x62>
 8002b82:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8002b86:	4290      	cmp	r0, r2
 8002b88:	d007      	beq.n	8002b9a <TIM_Base_SetConfig+0x62>
 8002b8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b8e:	4290      	cmp	r0, r2
 8002b90:	d003      	beq.n	8002b9a <TIM_Base_SetConfig+0x62>
 8002b92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b96:	4290      	cmp	r0, r2
 8002b98:	d103      	bne.n	8002ba2 <TIM_Base_SetConfig+0x6a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b9a:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ba0:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ba2:	694a      	ldr	r2, [r1, #20]
 8002ba4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ba8:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002baa:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bac:	688b      	ldr	r3, [r1, #8]
 8002bae:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bb0:	680b      	ldr	r3, [r1, #0]
 8002bb2:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bb4:	4b05      	ldr	r3, [pc, #20]	; (8002bcc <TIM_Base_SetConfig+0x94>)
 8002bb6:	4298      	cmp	r0, r3
 8002bb8:	d003      	beq.n	8002bc2 <TIM_Base_SetConfig+0x8a>
 8002bba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002bbe:	4298      	cmp	r0, r3
 8002bc0:	d101      	bne.n	8002bc6 <TIM_Base_SetConfig+0x8e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bc2:	690b      	ldr	r3, [r1, #16]
 8002bc4:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	6143      	str	r3, [r0, #20]
 8002bca:	4770      	bx	lr
 8002bcc:	40012c00 	.word	0x40012c00

08002bd0 <HAL_TIM_Base_Init>:
{
 8002bd0:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002bd2:	4604      	mov	r4, r0
 8002bd4:	b1a0      	cbz	r0, 8002c00 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002bd6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002bda:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002bde:	b91b      	cbnz	r3, 8002be8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002be0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002be4:	f002 f816 	bl	8004c14 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002be8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bea:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002bec:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bf0:	1d21      	adds	r1, r4, #4
 8002bf2:	f7ff ffa1 	bl	8002b38 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002bf6:	2301      	movs	r3, #1
  return HAL_OK;
 8002bf8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002bfa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002bfe:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002c00:	2001      	movs	r0, #1
}
 8002c02:	bd10      	pop	{r4, pc}

08002c04 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c04:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002c08:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	f04f 0302 	mov.w	r3, #2
 8002c10:	d014      	beq.n	8002c3c <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c12:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002c14:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8002c18:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c1a:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c1c:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c1e:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c20:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002c24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c28:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c2a:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c2c:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002c2e:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c30:	2301      	movs	r3, #1
 8002c32:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c36:	2300      	movs	r3, #0
 8002c38:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002c3c:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002c3e:	bd30      	pop	{r4, r5, pc}

08002c40 <HAL_TIMEx_CommutCallback>:
 8002c40:	4770      	bx	lr

08002c42 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c42:	4770      	bx	lr

08002c44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c44:	b538      	push	{r3, r4, r5, lr}
 8002c46:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c48:	6803      	ldr	r3, [r0, #0]
 8002c4a:	68c1      	ldr	r1, [r0, #12]
 8002c4c:	691a      	ldr	r2, [r3, #16]
 8002c4e:	2419      	movs	r4, #25
 8002c50:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002c54:	430a      	orrs	r2, r1
 8002c56:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c58:	6882      	ldr	r2, [r0, #8]
 8002c5a:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002c5c:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c5e:	4302      	orrs	r2, r0
 8002c60:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 8002c62:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8002c66:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c6a:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c70:	695a      	ldr	r2, [r3, #20]
 8002c72:	69a9      	ldr	r1, [r5, #24]
 8002c74:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002c78:	430a      	orrs	r2, r1
 8002c7a:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002c7c:	4a0d      	ldr	r2, [pc, #52]	; (8002cb4 <UART_SetConfig+0x70>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d114      	bne.n	8002cac <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002c82:	f7ff fb3f 	bl	8002304 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c86:	4360      	muls	r0, r4
 8002c88:	686c      	ldr	r4, [r5, #4]
 8002c8a:	2264      	movs	r2, #100	; 0x64
 8002c8c:	00a4      	lsls	r4, r4, #2
 8002c8e:	fbb0 f0f4 	udiv	r0, r0, r4
 8002c92:	fbb0 f4f2 	udiv	r4, r0, r2
 8002c96:	fb02 0314 	mls	r3, r2, r4, r0
 8002c9a:	011b      	lsls	r3, r3, #4
 8002c9c:	3332      	adds	r3, #50	; 0x32
 8002c9e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002ca2:	6829      	ldr	r1, [r5, #0]
 8002ca4:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8002ca8:	608b      	str	r3, [r1, #8]
 8002caa:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8002cac:	f7ff fb1a 	bl	80022e4 <HAL_RCC_GetPCLK1Freq>
 8002cb0:	e7e9      	b.n	8002c86 <UART_SetConfig+0x42>
 8002cb2:	bf00      	nop
 8002cb4:	40013800 	.word	0x40013800

08002cb8 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8002cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cba:	4604      	mov	r4, r0
 8002cbc:	460e      	mov	r6, r1
 8002cbe:	4617      	mov	r7, r2
 8002cc0:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cc2:	6821      	ldr	r1, [r4, #0]
 8002cc4:	680b      	ldr	r3, [r1, #0]
 8002cc6:	ea36 0303 	bics.w	r3, r6, r3
 8002cca:	d101      	bne.n	8002cd0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8002ccc:	2000      	movs	r0, #0
}
 8002cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002cd0:	1c6b      	adds	r3, r5, #1
 8002cd2:	d0f7      	beq.n	8002cc4 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002cd4:	b995      	cbnz	r5, 8002cfc <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002cd6:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8002cd8:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002cda:	68da      	ldr	r2, [r3, #12]
 8002cdc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002ce0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ce2:	695a      	ldr	r2, [r3, #20]
 8002ce4:	f022 0201 	bic.w	r2, r2, #1
 8002ce8:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002cea:	2320      	movs	r3, #32
 8002cec:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002cf0:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8002cfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002cfc:	f7fd fec8 	bl	8000a90 <HAL_GetTick>
 8002d00:	1bc0      	subs	r0, r0, r7
 8002d02:	4285      	cmp	r5, r0
 8002d04:	d2dd      	bcs.n	8002cc2 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8002d06:	e7e6      	b.n	8002cd6 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08002d08 <HAL_UART_Init>:
{
 8002d08:	b510      	push	{r4, lr}
  if (huart == NULL)
 8002d0a:	4604      	mov	r4, r0
 8002d0c:	b340      	cbz	r0, 8002d60 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002d0e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002d12:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002d16:	b91b      	cbnz	r3, 8002d20 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002d18:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002d1c:	f001 ff98 	bl	8004c50 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002d20:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002d22:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002d24:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002d28:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8002d2a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8002d2c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d30:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002d32:	f7ff ff87 	bl	8002c44 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d36:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d38:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d3a:	691a      	ldr	r2, [r3, #16]
 8002d3c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d42:	695a      	ldr	r2, [r3, #20]
 8002d44:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d48:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002d4a:	68da      	ldr	r2, [r3, #12]
 8002d4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d50:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002d52:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d54:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002d56:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002d5a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002d5e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002d60:	2001      	movs	r0, #1
}
 8002d62:	bd10      	pop	{r4, pc}

08002d64 <HAL_UART_Transmit>:
{
 8002d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d68:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002d6a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8002d6e:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8002d70:	2b20      	cmp	r3, #32
{
 8002d72:	460d      	mov	r5, r1
 8002d74:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8002d76:	d14e      	bne.n	8002e16 <HAL_UART_Transmit+0xb2>
    if ((pData == NULL) || (Size == 0U))
 8002d78:	2900      	cmp	r1, #0
 8002d7a:	d049      	beq.n	8002e10 <HAL_UART_Transmit+0xac>
 8002d7c:	2a00      	cmp	r2, #0
 8002d7e:	d047      	beq.n	8002e10 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8002d80:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d046      	beq.n	8002e16 <HAL_UART_Transmit+0xb2>
 8002d88:	2301      	movs	r3, #1
 8002d8a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d92:	2321      	movs	r3, #33	; 0x21
 8002d94:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002d98:	f7fd fe7a 	bl	8000a90 <HAL_GetTick>
 8002d9c:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8002d9e:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8002da2:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002da6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	b96b      	cbnz	r3, 8002dc8 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002dac:	463b      	mov	r3, r7
 8002dae:	4632      	mov	r2, r6
 8002db0:	2140      	movs	r1, #64	; 0x40
 8002db2:	4620      	mov	r0, r4
 8002db4:	f7ff ff80 	bl	8002cb8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002db8:	b9a8      	cbnz	r0, 8002de6 <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8002dba:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002dbc:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8002dc0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8002dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8002dc8:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002dca:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8002dcc:	3b01      	subs	r3, #1
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002dd2:	68a3      	ldr	r3, [r4, #8]
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002dd4:	2180      	movs	r1, #128	; 0x80
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002dd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002dda:	4620      	mov	r0, r4
 8002ddc:	463b      	mov	r3, r7
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002dde:	d10e      	bne.n	8002dfe <HAL_UART_Transmit+0x9a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002de0:	f7ff ff6a 	bl	8002cb8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002de4:	b110      	cbz	r0, 8002dec <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 8002de6:	2003      	movs	r0, #3
 8002de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002dec:	882b      	ldrh	r3, [r5, #0]
 8002dee:	6822      	ldr	r2, [r4, #0]
 8002df0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002df4:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002df6:	6923      	ldr	r3, [r4, #16]
 8002df8:	b943      	cbnz	r3, 8002e0c <HAL_UART_Transmit+0xa8>
          pData += 2U;
 8002dfa:	3502      	adds	r5, #2
 8002dfc:	e7d3      	b.n	8002da6 <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002dfe:	f7ff ff5b 	bl	8002cb8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002e02:	2800      	cmp	r0, #0
 8002e04:	d1ef      	bne.n	8002de6 <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002e06:	6823      	ldr	r3, [r4, #0]
 8002e08:	782a      	ldrb	r2, [r5, #0]
 8002e0a:	605a      	str	r2, [r3, #4]
 8002e0c:	3501      	adds	r5, #1
 8002e0e:	e7ca      	b.n	8002da6 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002e10:	2001      	movs	r0, #1
 8002e12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8002e16:	2002      	movs	r0, #2
}
 8002e18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002e1c <MPU6050_SetDataRate>:
	/* Return OK */
	return MPU6050_Result_Ok;
}

MPU6050_Result MPU6050_SetDataRate(I2C_HandleTypeDef* I2Cx,MPU6050* DataStruct, uint8_t rate)
{
 8002e1c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t d[2];
	I2C_HandleTypeDef* Handle = I2Cx;
	uint8_t address = DataStruct->Address;
	/* Format array to send */
	d[0] = MPU6050_SMPLRT_DIV;
 8002e1e:	2319      	movs	r3, #25
{
 8002e20:	4605      	mov	r5, r0
	d[1] = rate;

	/* Set data sample rate */
	while(HAL_I2C_Master_Transmit(Handle,(uint16_t)address,(uint8_t *)d,2,1000)!=HAL_OK);
 8002e22:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
	uint8_t address = DataStruct->Address;
 8002e26:	780c      	ldrb	r4, [r1, #0]
	d[0] = MPU6050_SMPLRT_DIV;
 8002e28:	f88d 300c 	strb.w	r3, [sp, #12]
	d[1] = rate;
 8002e2c:	f88d 200d 	strb.w	r2, [sp, #13]
	while(HAL_I2C_Master_Transmit(Handle,(uint16_t)address,(uint8_t *)d,2,1000)!=HAL_OK);
 8002e30:	b2a4      	uxth	r4, r4
 8002e32:	9600      	str	r6, [sp, #0]
 8002e34:	2302      	movs	r3, #2
 8002e36:	aa03      	add	r2, sp, #12
 8002e38:	4621      	mov	r1, r4
 8002e3a:	4628      	mov	r0, r5
 8002e3c:	f7fe fcea 	bl	8001814 <HAL_I2C_Master_Transmit>
 8002e40:	2800      	cmp	r0, #0
 8002e42:	d1f6      	bne.n	8002e32 <MPU6050_SetDataRate+0x16>
				return MPU6050_Result_Error;
	}*/

	/* Return OK */
	return MPU6050_Result_Ok;
}
 8002e44:	b004      	add	sp, #16
 8002e46:	bd70      	pop	{r4, r5, r6, pc}

08002e48 <MPU6050_SetAccelerometer>:
MPU6050_Result MPU6050_SetAccelerometer(I2C_HandleTypeDef* I2Cx,MPU6050* DataStruct, MPU6050_Accelerometer AccelerometerSensitivity)
{
	uint8_t temp;
	I2C_HandleTypeDef* Handle = I2Cx;
	uint8_t address = DataStruct->Address;
	uint8_t regAdd =(uint8_t )MPU6050_ACCEL_CONFIG;
 8002e48:	231c      	movs	r3, #28
{
 8002e4a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002e4e:	4607      	mov	r7, r0
 8002e50:	460c      	mov	r4, r1
 8002e52:	4616      	mov	r6, r2

	/* Config accelerometer */
	while(HAL_I2C_Master_Transmit(Handle, (uint16_t)address,&regAdd, 1, 1000) != HAL_OK);
 8002e54:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
{
 8002e58:	b085      	sub	sp, #20
	uint8_t address = DataStruct->Address;
 8002e5a:	780d      	ldrb	r5, [r1, #0]
	uint8_t regAdd =(uint8_t )MPU6050_ACCEL_CONFIG;
 8002e5c:	f10d 0810 	add.w	r8, sp, #16
 8002e60:	f808 3d01 	strb.w	r3, [r8, #-1]!
	while(HAL_I2C_Master_Transmit(Handle, (uint16_t)address,&regAdd, 1, 1000) != HAL_OK);
 8002e64:	b2ad      	uxth	r5, r5
 8002e66:	f8cd 9000 	str.w	r9, [sp]
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	4642      	mov	r2, r8
 8002e6e:	4629      	mov	r1, r5
 8002e70:	4638      	mov	r0, r7
 8002e72:	f7fe fccf 	bl	8001814 <HAL_I2C_Master_Transmit>
 8002e76:	2800      	cmp	r0, #0
 8002e78:	d1f5      	bne.n	8002e66 <MPU6050_SetAccelerometer+0x1e>
	/*{
				return MPU6050_Result_Error;
	}*/
	while(HAL_I2C_Master_Receive(Handle, (uint16_t)address, &temp, 1, 1000) != HAL_OK);
 8002e7a:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 8002e7e:	f8cd 8000 	str.w	r8, [sp]
 8002e82:	2301      	movs	r3, #1
 8002e84:	f10d 020e 	add.w	r2, sp, #14
 8002e88:	4629      	mov	r1, r5
 8002e8a:	4638      	mov	r0, r7
 8002e8c:	f7fe fd90 	bl	80019b0 <HAL_I2C_Master_Receive>
 8002e90:	2800      	cmp	r0, #0
 8002e92:	d1f4      	bne.n	8002e7e <MPU6050_SetAccelerometer+0x36>
	/*{
				return MPU6050_Result_Error;
	}*/
	temp = (temp & 0xE7) | (uint8_t)AccelerometerSensitivity << 3;
	while(HAL_I2C_Master_Transmit(Handle, (uint16_t)address,&temp, 1, 1000) != HAL_OK);
 8002e94:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	temp = (temp & 0xE7) | (uint8_t)AccelerometerSensitivity << 3;
 8002e98:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8002e9c:	f023 0318 	bic.w	r3, r3, #24
 8002ea0:	ea43 03c6 	orr.w	r3, r3, r6, lsl #3
 8002ea4:	f88d 300e 	strb.w	r3, [sp, #14]
	while(HAL_I2C_Master_Transmit(Handle, (uint16_t)address,&temp, 1, 1000) != HAL_OK);
 8002ea8:	f8cd 8000 	str.w	r8, [sp]
 8002eac:	2301      	movs	r3, #1
 8002eae:	f10d 020e 	add.w	r2, sp, #14
 8002eb2:	4629      	mov	r1, r5
 8002eb4:	4638      	mov	r0, r7
 8002eb6:	f7fe fcad 	bl	8001814 <HAL_I2C_Master_Transmit>
 8002eba:	2800      	cmp	r0, #0
 8002ebc:	d1f4      	bne.n	8002ea8 <MPU6050_SetAccelerometer+0x60>
	/*{
				return MPU6050_Result_Error;
	}*/

	/* Set sensitivities for multiplying gyro and accelerometer data */
	switch (AccelerometerSensitivity) {
 8002ebe:	2e03      	cmp	r6, #3
 8002ec0:	d806      	bhi.n	8002ed0 <MPU6050_SetAccelerometer+0x88>
 8002ec2:	e8df f006 	tbb	[pc, r6]
 8002ec6:	0902      	.short	0x0902
 8002ec8:	0f0c      	.short	0x0f0c
		case MPU6050_Accelerometer_2G:
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_2;
 8002eca:	f04f 5362 	mov.w	r3, #947912704	; 0x38800000
			break;
		case MPU6050_Accelerometer_8G:
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_8;
			break;
		case MPU6050_Accelerometer_16G:
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_16;
 8002ece:	60a3      	str	r3, [r4, #8]
			break;
		}

	/* Return OK */
	return MPU6050_Result_Ok;
}
 8002ed0:	2000      	movs	r0, #0
 8002ed2:	b005      	add	sp, #20
 8002ed4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_4;
 8002ed8:	f04f 5364 	mov.w	r3, #956301312	; 0x39000000
 8002edc:	e7f7      	b.n	8002ece <MPU6050_SetAccelerometer+0x86>
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_8;
 8002ede:	f04f 5366 	mov.w	r3, #964689920	; 0x39800000
 8002ee2:	e7f4      	b.n	8002ece <MPU6050_SetAccelerometer+0x86>
			DataStruct->Acce_Mult = (float)1 / MPU6050_ACCE_SENS_16;
 8002ee4:	f04f 5368 	mov.w	r3, #973078528	; 0x3a000000
 8002ee8:	e7f1      	b.n	8002ece <MPU6050_SetAccelerometer+0x86>
	...

08002eec <MPU6050_SetGyroscope>:
MPU6050_Result MPU6050_SetGyroscope(I2C_HandleTypeDef* I2Cx,MPU6050* DataStruct, MPU6050_Gyroscope GyroscopeSensitivity)
{
	uint8_t temp;
	I2C_HandleTypeDef* Handle = I2Cx;
	uint8_t address = DataStruct->Address;
	uint8_t regAdd =(uint8_t )MPU6050_GYRO_CONFIG;
 8002eec:	231b      	movs	r3, #27
{
 8002eee:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ef2:	4607      	mov	r7, r0
 8002ef4:	460c      	mov	r4, r1
 8002ef6:	4616      	mov	r6, r2

	/* Config gyroscope */
	while(HAL_I2C_Master_Transmit(Handle, (uint16_t)address,&regAdd, 1, 1000) != HAL_OK);
 8002ef8:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
{
 8002efc:	b085      	sub	sp, #20
	uint8_t address = DataStruct->Address;
 8002efe:	780d      	ldrb	r5, [r1, #0]
	uint8_t regAdd =(uint8_t )MPU6050_GYRO_CONFIG;
 8002f00:	f10d 0810 	add.w	r8, sp, #16
 8002f04:	f808 3d01 	strb.w	r3, [r8, #-1]!
	while(HAL_I2C_Master_Transmit(Handle, (uint16_t)address,&regAdd, 1, 1000) != HAL_OK);
 8002f08:	b2ad      	uxth	r5, r5
 8002f0a:	f8cd 9000 	str.w	r9, [sp]
 8002f0e:	2301      	movs	r3, #1
 8002f10:	4642      	mov	r2, r8
 8002f12:	4629      	mov	r1, r5
 8002f14:	4638      	mov	r0, r7
 8002f16:	f7fe fc7d 	bl	8001814 <HAL_I2C_Master_Transmit>
 8002f1a:	2800      	cmp	r0, #0
 8002f1c:	d1f5      	bne.n	8002f0a <MPU6050_SetGyroscope+0x1e>
	/*{
				return MPU6050_Result_Error;
	}*/
	while(HAL_I2C_Master_Receive(Handle, (uint16_t)address, &temp, 1, 1000) != HAL_OK);
 8002f1e:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 8002f22:	f8cd 8000 	str.w	r8, [sp]
 8002f26:	2301      	movs	r3, #1
 8002f28:	f10d 020e 	add.w	r2, sp, #14
 8002f2c:	4629      	mov	r1, r5
 8002f2e:	4638      	mov	r0, r7
 8002f30:	f7fe fd3e 	bl	80019b0 <HAL_I2C_Master_Receive>
 8002f34:	2800      	cmp	r0, #0
 8002f36:	d1f4      	bne.n	8002f22 <MPU6050_SetGyroscope+0x36>
	/*{
				return MPU6050_Result_Error;
	}*/
	temp = (temp & 0xE7) | (uint8_t)GyroscopeSensitivity << 3;
	while(HAL_I2C_Master_Transmit(Handle, (uint16_t)address,&temp, 1, 1000) != HAL_OK);
 8002f38:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	temp = (temp & 0xE7) | (uint8_t)GyroscopeSensitivity << 3;
 8002f3c:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8002f40:	f023 0318 	bic.w	r3, r3, #24
 8002f44:	ea43 03c6 	orr.w	r3, r3, r6, lsl #3
 8002f48:	f88d 300e 	strb.w	r3, [sp, #14]
	while(HAL_I2C_Master_Transmit(Handle, (uint16_t)address,&temp, 1, 1000) != HAL_OK);
 8002f4c:	f8cd 8000 	str.w	r8, [sp]
 8002f50:	2301      	movs	r3, #1
 8002f52:	f10d 020e 	add.w	r2, sp, #14
 8002f56:	4629      	mov	r1, r5
 8002f58:	4638      	mov	r0, r7
 8002f5a:	f7fe fc5b 	bl	8001814 <HAL_I2C_Master_Transmit>
 8002f5e:	2800      	cmp	r0, #0
 8002f60:	d1f4      	bne.n	8002f4c <MPU6050_SetGyroscope+0x60>
	/*{
				return MPU6050_Result_Error;
	}*/

	switch (GyroscopeSensitivity) {
 8002f62:	2e03      	cmp	r6, #3
 8002f64:	d805      	bhi.n	8002f72 <MPU6050_SetGyroscope+0x86>
 8002f66:	e8df f006 	tbb	[pc, r6]
 8002f6a:	0802      	.short	0x0802
 8002f6c:	0c0a      	.short	0x0c0a
			case MPU6050_Gyroscope_250s:
				DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_250;
 8002f6e:	4b06      	ldr	r3, [pc, #24]	; (8002f88 <MPU6050_SetGyroscope+0x9c>)
				break;
			case MPU6050_Gyroscope_1000s:
				DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_1000;
				break;
			case MPU6050_Gyroscope_2000s:
				DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_2000;
 8002f70:	6063      	str	r3, [r4, #4]
			default:
				break;
		}
	/* Return OK */
	return MPU6050_Result_Ok;
}
 8002f72:	2000      	movs	r0, #0
 8002f74:	b005      	add	sp, #20
 8002f76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_500;
 8002f7a:	4b04      	ldr	r3, [pc, #16]	; (8002f8c <MPU6050_SetGyroscope+0xa0>)
 8002f7c:	e7f8      	b.n	8002f70 <MPU6050_SetGyroscope+0x84>
				DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_1000;
 8002f7e:	4b04      	ldr	r3, [pc, #16]	; (8002f90 <MPU6050_SetGyroscope+0xa4>)
 8002f80:	e7f6      	b.n	8002f70 <MPU6050_SetGyroscope+0x84>
				DataStruct->Gyro_Mult = (float)1 / MPU6050_GYRO_SENS_2000;
 8002f82:	4b04      	ldr	r3, [pc, #16]	; (8002f94 <MPU6050_SetGyroscope+0xa8>)
 8002f84:	e7f4      	b.n	8002f70 <MPU6050_SetGyroscope+0x84>
 8002f86:	bf00      	nop
 8002f88:	3bfa232d 	.word	0x3bfa232d
 8002f8c:	3c7a232d 	.word	0x3c7a232d
 8002f90:	3cf9c190 	.word	0x3cf9c190
 8002f94:	3d79c190 	.word	0x3d79c190

08002f98 <MPU6050_Init>:
{
 8002f98:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8002f9c:	4698      	mov	r8, r3
	uint8_t WHO_AM_I = (uint8_t)MPU6050_WHO_AM_I;
 8002f9e:	2375      	movs	r3, #117	; 0x75
	DataStruct->Address = MPU6050_I2C_ADDR | (uint8_t)DeviceNumber;
 8002fa0:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
	if(HAL_I2C_IsDeviceReady(Handle,address,2,5)!=HAL_OK)
 8002fa4:	b294      	uxth	r4, r2
	DataStruct->Address = MPU6050_I2C_ADDR | (uint8_t)DeviceNumber;
 8002fa6:	700a      	strb	r2, [r1, #0]
{
 8002fa8:	460e      	mov	r6, r1
	uint8_t WHO_AM_I = (uint8_t)MPU6050_WHO_AM_I;
 8002faa:	f88d 300a 	strb.w	r3, [sp, #10]
	if(HAL_I2C_IsDeviceReady(Handle,address,2,5)!=HAL_OK)
 8002fae:	2202      	movs	r2, #2
 8002fb0:	2305      	movs	r3, #5
 8002fb2:	4621      	mov	r1, r4
{
 8002fb4:	4605      	mov	r5, r0
	if(HAL_I2C_IsDeviceReady(Handle,address,2,5)!=HAL_OK)
 8002fb6:	f7fe fe73 	bl	8001ca0 <HAL_I2C_IsDeviceReady>
 8002fba:	b118      	cbz	r0, 8002fc4 <MPU6050_Init+0x2c>
				return MPU6050_Result_Error;
 8002fbc:	2001      	movs	r0, #1
}
 8002fbe:	b004      	add	sp, #16
 8002fc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if(HAL_I2C_Master_Transmit(Handle, address, &WHO_AM_I, 1, 1000) != HAL_OK)
 8002fc4:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
 8002fc8:	2301      	movs	r3, #1
 8002fca:	9700      	str	r7, [sp, #0]
 8002fcc:	f10d 020a 	add.w	r2, sp, #10
 8002fd0:	4621      	mov	r1, r4
 8002fd2:	4628      	mov	r0, r5
 8002fd4:	f7fe fc1e 	bl	8001814 <HAL_I2C_Master_Transmit>
 8002fd8:	2800      	cmp	r0, #0
 8002fda:	d1ef      	bne.n	8002fbc <MPU6050_Init+0x24>
		if(HAL_I2C_Master_Receive(Handle, address, &temp, 1, 1000) != HAL_OK)
 8002fdc:	9700      	str	r7, [sp, #0]
 8002fde:	2301      	movs	r3, #1
 8002fe0:	f10d 020b 	add.w	r2, sp, #11
 8002fe4:	4621      	mov	r1, r4
 8002fe6:	4628      	mov	r0, r5
 8002fe8:	f7fe fce2 	bl	80019b0 <HAL_I2C_Master_Receive>
 8002fec:	2800      	cmp	r0, #0
 8002fee:	d1e5      	bne.n	8002fbc <MPU6050_Init+0x24>
		while(temp != MPU6050_I_AM)
 8002ff0:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8002ff4:	2b68      	cmp	r3, #104	; 0x68
 8002ff6:	d120      	bne.n	800303a <MPU6050_Init+0xa2>
		d[0] = MPU6050_PWR_MGMT_1;
 8002ff8:	236b      	movs	r3, #107	; 0x6b
		d[1] = 0x00;
 8002ffa:	f88d 000d 	strb.w	r0, [sp, #13]
		d[0] = MPU6050_PWR_MGMT_1;
 8002ffe:	f88d 300c 	strb.w	r3, [sp, #12]
		if(HAL_I2C_Master_Transmit(Handle,(uint16_t)address , (uint8_t *)d, 2, 1000) != HAL_OK)
 8003002:	4621      	mov	r1, r4
 8003004:	9700      	str	r7, [sp, #0]
 8003006:	2302      	movs	r3, #2
 8003008:	aa03      	add	r2, sp, #12
 800300a:	4628      	mov	r0, r5
 800300c:	f7fe fc02 	bl	8001814 <HAL_I2C_Master_Transmit>
 8003010:	4604      	mov	r4, r0
 8003012:	2800      	cmp	r0, #0
 8003014:	d1d2      	bne.n	8002fbc <MPU6050_Init+0x24>
	MPU6050_SetDataRate(I2Cx,DataStruct, MPU6050_DataRate_1KHz);
 8003016:	2207      	movs	r2, #7
 8003018:	4631      	mov	r1, r6
 800301a:	4628      	mov	r0, r5
 800301c:	f7ff fefe 	bl	8002e1c <MPU6050_SetDataRate>
	MPU6050_SetAccelerometer(I2Cx,DataStruct, AccelerometerSensitivity);
 8003020:	4642      	mov	r2, r8
 8003022:	4631      	mov	r1, r6
 8003024:	4628      	mov	r0, r5
 8003026:	f7ff ff0f 	bl	8002e48 <MPU6050_SetAccelerometer>
	MPU6050_SetGyroscope(I2Cx,DataStruct, GyroscopeSensitivity);
 800302a:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 800302e:	4631      	mov	r1, r6
 8003030:	4628      	mov	r0, r5
 8003032:	f7ff ff5b 	bl	8002eec <MPU6050_SetGyroscope>
	return MPU6050_Result_Ok;
 8003036:	4620      	mov	r0, r4
 8003038:	e7c1      	b.n	8002fbe <MPU6050_Init+0x26>
				return MPU6050_Result_DeviceInvalid;
 800303a:	2003      	movs	r0, #3
 800303c:	e7bf      	b.n	8002fbe <MPU6050_Init+0x26>

0800303e <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800303e:	b510      	push	{r4, lr}
 8003040:	b096      	sub	sp, #88	; 0x58
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003042:	2228      	movs	r2, #40	; 0x28
 8003044:	2100      	movs	r1, #0
 8003046:	a80c      	add	r0, sp, #48	; 0x30
 8003048:	f001 ff47 	bl	8004eda <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800304c:	2214      	movs	r2, #20
 800304e:	2100      	movs	r1, #0
 8003050:	a801      	add	r0, sp, #4
 8003052:	f001 ff42 	bl	8004eda <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8003056:	2218      	movs	r2, #24
 8003058:	2100      	movs	r1, #0
 800305a:	eb0d 0002 	add.w	r0, sp, r2
 800305e:	f001 ff3c 	bl	8004eda <memset>

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003062:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003066:	2201      	movs	r2, #1
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003068:	2402      	movs	r4, #2
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800306a:	930d      	str	r3, [sp, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800306c:	9314      	str	r3, [sp, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800306e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003072:	a80c      	add	r0, sp, #48	; 0x30
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003074:	920c      	str	r2, [sp, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003076:	9210      	str	r2, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003078:	9315      	str	r3, [sp, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800307a:	9413      	str	r4, [sp, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800307c:	f7fe feba 	bl	8001df4 <HAL_RCC_OscConfig>
		Error_Handler();
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8003080:	230f      	movs	r3, #15
 8003082:	9301      	str	r3, [sp, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003084:	2300      	movs	r3, #0
 8003086:	9303      	str	r3, [sp, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003088:	f44f 6380 	mov.w	r3, #1024	; 0x400
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800308c:	4621      	mov	r1, r4
 800308e:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003090:	9304      	str	r3, [sp, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003092:	9305      	str	r3, [sp, #20]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003094:	9402      	str	r4, [sp, #8]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8003096:	f7ff f887 	bl	80021a8 <HAL_RCC_ClockConfig>
		Error_Handler();
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800309a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800309e:	a806      	add	r0, sp, #24
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80030a0:	9406      	str	r4, [sp, #24]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80030a2:	9308      	str	r3, [sp, #32]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80030a4:	f7ff f93e 	bl	8002324 <HAL_RCCEx_PeriphCLKConfig>
		Error_Handler();
	}
}
 80030a8:	b016      	add	sp, #88	; 0x58
 80030aa:	bd10      	pop	{r4, pc}

080030ac <main>:
int main(void) {
 80030ac:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 */
static void MX_GPIO_Init(void) {
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE()
 80030b0:	4db5      	ldr	r5, [pc, #724]	; (8003388 <main+0x2dc>)
int main(void) {
 80030b2:	b08f      	sub	sp, #60	; 0x3c
	HAL_Init();
 80030b4:	f7fd fcce 	bl	8000a54 <HAL_Init>
	SystemClock_Config();
 80030b8:	f7ff ffc1 	bl	800303e <SystemClock_Config>
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80030bc:	2210      	movs	r2, #16
 80030be:	2100      	movs	r1, #0
 80030c0:	a80a      	add	r0, sp, #40	; 0x28
 80030c2:	f001 ff0a 	bl	8004eda <memset>
	__HAL_RCC_GPIOD_CLK_ENABLE()
 80030c6:	69ab      	ldr	r3, [r5, #24]
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, CSN_Pin | CE_Pin, GPIO_PIN_RESET);
 80030c8:	2200      	movs	r2, #0
	__HAL_RCC_GPIOD_CLK_ENABLE()
 80030ca:	f043 0320 	orr.w	r3, r3, #32
 80030ce:	61ab      	str	r3, [r5, #24]
 80030d0:	69ab      	ldr	r3, [r5, #24]
	HAL_GPIO_WritePin(GPIOA, CSN_Pin | CE_Pin, GPIO_PIN_RESET);
 80030d2:	2112      	movs	r1, #18
	__HAL_RCC_GPIOD_CLK_ENABLE()
 80030d4:	f003 0320 	and.w	r3, r3, #32
 80030d8:	9306      	str	r3, [sp, #24]
 80030da:	9b06      	ldr	r3, [sp, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE()
 80030dc:	69ab      	ldr	r3, [r5, #24]
	HAL_GPIO_WritePin(GPIOA, CSN_Pin | CE_Pin, GPIO_PIN_RESET);
 80030de:	48ab      	ldr	r0, [pc, #684]	; (800338c <main+0x2e0>)
	__HAL_RCC_GPIOC_CLK_ENABLE()
 80030e0:	f043 0310 	orr.w	r3, r3, #16
 80030e4:	61ab      	str	r3, [r5, #24]
 80030e6:	69ab      	ldr	r3, [r5, #24]
			GPIO_PIN_RESET);

	/*Configure GPIO pins : CSN_Pin CE_Pin */
	GPIO_InitStruct.Pin = CSN_Pin | CE_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e8:	2400      	movs	r4, #0
	__HAL_RCC_GPIOC_CLK_ENABLE()
 80030ea:	f003 0310 	and.w	r3, r3, #16
 80030ee:	9307      	str	r3, [sp, #28]
 80030f0:	9b07      	ldr	r3, [sp, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE()
 80030f2:	69ab      	ldr	r3, [r5, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030f4:	2601      	movs	r6, #1
	__HAL_RCC_GPIOA_CLK_ENABLE()
 80030f6:	f043 0304 	orr.w	r3, r3, #4
 80030fa:	61ab      	str	r3, [r5, #24]
 80030fc:	69ab      	ldr	r3, [r5, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030fe:	2702      	movs	r7, #2
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8003100:	f003 0304 	and.w	r3, r3, #4
 8003104:	9308      	str	r3, [sp, #32]
 8003106:	9b08      	ldr	r3, [sp, #32]
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8003108:	69ab      	ldr	r3, [r5, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	/*Configure GPIO pins : JOY1_PB_Pin JOY2_PB_Pin */
	GPIO_InitStruct.Pin = JOY1_PB_Pin | JOY2_PB_Pin;
 800310a:	f04f 0a06 	mov.w	sl, #6
	__HAL_RCC_GPIOB_CLK_ENABLE()
 800310e:	f043 0308 	orr.w	r3, r3, #8
 8003112:	61ab      	str	r3, [r5, #24]
 8003114:	69ab      	ldr	r3, [r5, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

	/*Configure GPIO pin : PA8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003116:	f44f 7980 	mov.w	r9, #256	; 0x100
	__HAL_RCC_GPIOB_CLK_ENABLE()
 800311a:	f003 0308 	and.w	r3, r3, #8
 800311e:	9309      	str	r3, [sp, #36]	; 0x24
 8003120:	9b09      	ldr	r3, [sp, #36]	; 0x24
	HAL_GPIO_WritePin(GPIOA, CSN_Pin | CE_Pin, GPIO_PIN_RESET);
 8003122:	f7fe f9af 	bl	8001484 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, MPU_PWR_Pin | RC_PWR_Pin | OLED_PWR_Pin | BUZZ_Pin,
 8003126:	2200      	movs	r2, #0
 8003128:	f44f 4143 	mov.w	r1, #49920	; 0xc300
 800312c:	4898      	ldr	r0, [pc, #608]	; (8003390 <main+0x2e4>)
 800312e:	f7fe f9a9 	bl	8001484 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, LED_BAT_Pin | LED_EXT_Pin | LED_MODE_Pin,
 8003132:	2200      	movs	r2, #0
 8003134:	f44f 7160 	mov.w	r1, #896	; 0x380
 8003138:	4896      	ldr	r0, [pc, #600]	; (8003394 <main+0x2e8>)
 800313a:	f7fe f9a3 	bl	8001484 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = CSN_Pin | CE_Pin;
 800313e:	2312      	movs	r3, #18
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003140:	a90a      	add	r1, sp, #40	; 0x28
 8003142:	4892      	ldr	r0, [pc, #584]	; (800338c <main+0x2e0>)
	GPIO_InitStruct.Pin = CSN_Pin | CE_Pin;
 8003144:	930a      	str	r3, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003146:	940c      	str	r4, [sp, #48]	; 0x30
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003148:	970d      	str	r7, [sp, #52]	; 0x34
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800314a:	960b      	str	r6, [sp, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800314c:	f7fe f8ae 	bl	80012ac <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003150:	a90a      	add	r1, sp, #40	; 0x28
 8003152:	488f      	ldr	r0, [pc, #572]	; (8003390 <main+0x2e4>)
	GPIO_InitStruct.Pin = JOY1_PB_Pin | JOY2_PB_Pin;
 8003154:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003158:	940b      	str	r4, [sp, #44]	; 0x2c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800315a:	940c      	str	r4, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800315c:	f7fe f8a6 	bl	80012ac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = MPU_PWR_Pin | RC_PWR_Pin | OLED_PWR_Pin | BUZZ_Pin;
 8003160:	f44f 4343 	mov.w	r3, #49920	; 0xc300
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003164:	a90a      	add	r1, sp, #40	; 0x28
 8003166:	488a      	ldr	r0, [pc, #552]	; (8003390 <main+0x2e4>)
	GPIO_InitStruct.Pin = MPU_PWR_Pin | RC_PWR_Pin | OLED_PWR_Pin | BUZZ_Pin;
 8003168:	930a      	str	r3, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316a:	940c      	str	r4, [sp, #48]	; 0x30
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800316c:	970d      	str	r7, [sp, #52]	; 0x34
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800316e:	960b      	str	r6, [sp, #44]	; 0x2c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003170:	f7fe f89c 	bl	80012ac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = MPU_INT_Pin;
 8003174:	2340      	movs	r3, #64	; 0x40
	HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 8003176:	a90a      	add	r1, sp, #40	; 0x28
 8003178:	4886      	ldr	r0, [pc, #536]	; (8003394 <main+0x2e8>)
	GPIO_InitStruct.Pin = MPU_INT_Pin;
 800317a:	930a      	str	r3, [sp, #40]	; 0x28
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800317c:	940b      	str	r4, [sp, #44]	; 0x2c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800317e:	940c      	str	r4, [sp, #48]	; 0x30
	HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 8003180:	f7fe f894 	bl	80012ac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LED_BAT_Pin | LED_EXT_Pin | LED_MODE_Pin;
 8003184:	f44f 7360 	mov.w	r3, #896	; 0x380
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

	/*Configure GPIO pin : ENC_A_EXT_Pin */
	GPIO_InitStruct.Pin = ENC_A_EXT_Pin;
 8003188:	f44f 7800 	mov.w	r8, #512	; 0x200
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800318c:	a90a      	add	r1, sp, #40	; 0x28
 800318e:	4881      	ldr	r0, [pc, #516]	; (8003394 <main+0x2e8>)
	GPIO_InitStruct.Pin = LED_BAT_Pin | LED_EXT_Pin | LED_MODE_Pin;
 8003190:	930a      	str	r3, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003192:	940c      	str	r4, [sp, #48]	; 0x30
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003194:	970d      	str	r7, [sp, #52]	; 0x34
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003196:	960b      	str	r6, [sp, #44]	; 0x2c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003198:	f7fe f888 	bl	80012ac <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800319c:	a90a      	add	r1, sp, #40	; 0x28
 800319e:	487b      	ldr	r0, [pc, #492]	; (800338c <main+0x2e0>)
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 80031a0:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031a4:	940b      	str	r4, [sp, #44]	; 0x2c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a6:	940c      	str	r4, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031a8:	f7fe f880 	bl	80012ac <HAL_GPIO_Init>
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80031ac:	4b7a      	ldr	r3, [pc, #488]	; (8003398 <main+0x2ec>)
	GPIO_InitStruct.Pull = GPIO_PULLUP;
	HAL_GPIO_Init(ENC_A_EXT_GPIO_Port, &GPIO_InitStruct);
 80031ae:	a90a      	add	r1, sp, #40	; 0x28
 80031b0:	4876      	ldr	r0, [pc, #472]	; (800338c <main+0x2e0>)
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80031b2:	930b      	str	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Pin = ENC_A_EXT_Pin;
 80031b4:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031b8:	960c      	str	r6, [sp, #48]	; 0x30
	HAL_GPIO_Init(ENC_A_EXT_GPIO_Port, &GPIO_InitStruct);
 80031ba:	f7fe f877 	bl	80012ac <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80031be:	4622      	mov	r2, r4
 80031c0:	4621      	mov	r1, r4
 80031c2:	2017      	movs	r0, #23
 80031c4:	f7fd fec0 	bl	8000f48 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80031c8:	2017      	movs	r0, #23
 80031ca:	f7fd fef1 	bl	8000fb0 <HAL_NVIC_EnableIRQ>
	__HAL_RCC_DMA1_CLK_ENABLE()
 80031ce:	696b      	ldr	r3, [r5, #20]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80031d0:	4622      	mov	r2, r4
	__HAL_RCC_DMA1_CLK_ENABLE()
 80031d2:	4333      	orrs	r3, r6
 80031d4:	616b      	str	r3, [r5, #20]
 80031d6:	696b      	ldr	r3, [r5, #20]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80031d8:	4621      	mov	r1, r4
	__HAL_RCC_DMA1_CLK_ENABLE()
 80031da:	4033      	ands	r3, r6
 80031dc:	9305      	str	r3, [sp, #20]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80031de:	200b      	movs	r0, #11
	__HAL_RCC_DMA1_CLK_ENABLE()
 80031e0:	9b05      	ldr	r3, [sp, #20]
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80031e2:	f7fd feb1 	bl	8000f48 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80031e6:	200b      	movs	r0, #11
	hadc1.Instance = ADC1;
 80031e8:	4d6c      	ldr	r5, [pc, #432]	; (800339c <main+0x2f0>)
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80031ea:	f7fd fee1 	bl	8000fb0 <HAL_NVIC_EnableIRQ>
	hadc1.Instance = ADC1;
 80031ee:	4b6c      	ldr	r3, [pc, #432]	; (80033a0 <main+0x2f4>)
	hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80031f0:	f8c5 9008 	str.w	r9, [r5, #8]
	hadc1.Instance = ADC1;
 80031f4:	602b      	str	r3, [r5, #0]
	hadc1.Init.NbrOfConversion = 11;
 80031f6:	f04f 090b 	mov.w	r9, #11
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80031fa:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80031fe:	f04f 0b07 	mov.w	fp, #7
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8003202:	4628      	mov	r0, r5
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003204:	61eb      	str	r3, [r5, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003206:	752c      	strb	r4, [r5, #20]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003208:	606c      	str	r4, [r5, #4]
	hadc1.Init.NbrOfConversion = 11;
 800320a:	f8c5 9010 	str.w	r9, [r5, #16]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 800320e:	940a      	str	r4, [sp, #40]	; 0x28
 8003210:	940b      	str	r4, [sp, #44]	; 0x2c
 8003212:	940c      	str	r4, [sp, #48]	; 0x30
	hadc1.Init.ContinuousConvMode = ENABLE;
 8003214:	732e      	strb	r6, [r5, #12]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8003216:	f7fd fdfb 	bl	8000e10 <HAL_ADC_Init>
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800321a:	a90a      	add	r1, sp, #40	; 0x28
 800321c:	4628      	mov	r0, r5
	sConfig.Channel = ADC_CHANNEL_0;
 800321e:	940a      	str	r4, [sp, #40]	; 0x28
	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8003220:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8003224:	960b      	str	r6, [sp, #44]	; 0x2c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8003226:	f7fd fc87 	bl	8000b38 <HAL_ADC_ConfigChannel>
	sConfig.Channel = ADC_CHANNEL_5;
 800322a:	2205      	movs	r2, #5
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800322c:	a90a      	add	r1, sp, #40	; 0x28
 800322e:	4628      	mov	r0, r5
	sConfig.Channel = ADC_CHANNEL_5;
 8003230:	920a      	str	r2, [sp, #40]	; 0x28
 8003232:	9203      	str	r2, [sp, #12]
	sConfig.Rank = ADC_REGULAR_RANK_2;
 8003234:	970b      	str	r7, [sp, #44]	; 0x2c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8003236:	f7fd fc7f 	bl	8000b38 <HAL_ADC_ConfigChannel>
	sConfig.Rank = ADC_REGULAR_RANK_3;
 800323a:	2303      	movs	r3, #3
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800323c:	a90a      	add	r1, sp, #40	; 0x28
 800323e:	4628      	mov	r0, r5
	sConfig.Channel = ADC_CHANNEL_6;
 8003240:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
	sConfig.Rank = ADC_REGULAR_RANK_3;
 8003244:	930b      	str	r3, [sp, #44]	; 0x2c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8003246:	f7fd fc77 	bl	8000b38 <HAL_ADC_ConfigChannel>
	sConfig.Rank = ADC_REGULAR_RANK_4;
 800324a:	2304      	movs	r3, #4
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800324c:	a90a      	add	r1, sp, #40	; 0x28
 800324e:	4628      	mov	r0, r5
	sConfig.Channel = ADC_CHANNEL_7;
 8003250:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
	sConfig.Rank = ADC_REGULAR_RANK_4;
 8003254:	930b      	str	r3, [sp, #44]	; 0x2c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8003256:	f7fd fc6f 	bl	8000b38 <HAL_ADC_ConfigChannel>
	sConfig.Channel = ADC_CHANNEL_8;
 800325a:	2308      	movs	r3, #8
	sConfig.Channel = ADC_CHANNEL_10;
 800325c:	270a      	movs	r7, #10
	sConfig.Rank = ADC_REGULAR_RANK_5;
 800325e:	9a03      	ldr	r2, [sp, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8003260:	a90a      	add	r1, sp, #40	; 0x28
 8003262:	4628      	mov	r0, r5
	sConfig.Rank = ADC_REGULAR_RANK_5;
 8003264:	920b      	str	r2, [sp, #44]	; 0x2c
	sConfig.Channel = ADC_CHANNEL_8;
 8003266:	930a      	str	r3, [sp, #40]	; 0x28
 8003268:	9302      	str	r3, [sp, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800326a:	f7fd fc65 	bl	8000b38 <HAL_ADC_ConfigChannel>
	sConfig.Rank = ADC_REGULAR_RANK_6;
 800326e:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
	sConfig.Channel = ADC_CHANNEL_12;
 8003272:	f04f 0a0c 	mov.w	sl, #12
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8003276:	a90a      	add	r1, sp, #40	; 0x28
 8003278:	4628      	mov	r0, r5
	sConfig.Channel = ADC_CHANNEL_10;
 800327a:	970a      	str	r7, [sp, #40]	; 0x28
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800327c:	f7fd fc5c 	bl	8000b38 <HAL_ADC_ConfigChannel>
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8003280:	a90a      	add	r1, sp, #40	; 0x28
 8003282:	4628      	mov	r0, r5
	sConfig.Channel = ADC_CHANNEL_11;
 8003284:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
	sConfig.Rank = ADC_REGULAR_RANK_7;
 8003288:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800328c:	f7fd fc54 	bl	8000b38 <HAL_ADC_ConfigChannel>
	sConfig.Rank = ADC_REGULAR_RANK_8;
 8003290:	9b02      	ldr	r3, [sp, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8003292:	a90a      	add	r1, sp, #40	; 0x28
 8003294:	4628      	mov	r0, r5
	sConfig.Rank = ADC_REGULAR_RANK_8;
 8003296:	930b      	str	r3, [sp, #44]	; 0x2c
	sConfig.Channel = ADC_CHANNEL_12;
 8003298:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800329c:	f7fd fc4c 	bl	8000b38 <HAL_ADC_ConfigChannel>
	sConfig.Channel = ADC_CHANNEL_13;
 80032a0:	230d      	movs	r3, #13
 80032a2:	930a      	str	r3, [sp, #40]	; 0x28
	sConfig.Rank = ADC_REGULAR_RANK_9;
 80032a4:	2309      	movs	r3, #9
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80032a6:	a90a      	add	r1, sp, #40	; 0x28
 80032a8:	4628      	mov	r0, r5
	sConfig.Rank = ADC_REGULAR_RANK_9;
 80032aa:	930b      	str	r3, [sp, #44]	; 0x2c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80032ac:	f7fd fc44 	bl	8000b38 <HAL_ADC_ConfigChannel>
	sConfig.Channel = ADC_CHANNEL_14;
 80032b0:	230e      	movs	r3, #14
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80032b2:	a90a      	add	r1, sp, #40	; 0x28
 80032b4:	4628      	mov	r0, r5
	sConfig.Channel = ADC_CHANNEL_14;
 80032b6:	930a      	str	r3, [sp, #40]	; 0x28
	sConfig.Rank = ADC_REGULAR_RANK_10;
 80032b8:	970b      	str	r7, [sp, #44]	; 0x2c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80032ba:	f7fd fc3d 	bl	8000b38 <HAL_ADC_ConfigChannel>
	sConfig.Channel = ADC_CHANNEL_15;
 80032be:	230f      	movs	r3, #15
	sConfig.Rank = ADC_REGULAR_RANK_11;
 80032c0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80032c4:	f44f 4980 	mov.w	r9, #16384	; 0x4000
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80032c8:	a90a      	add	r1, sp, #40	; 0x28
 80032ca:	4628      	mov	r0, r5
	sConfig.Channel = ADC_CHANNEL_15;
 80032cc:	930a      	str	r3, [sp, #40]	; 0x28
	hi2c1.Init.ClockSpeed = 400000;
 80032ce:	f8df b0f8 	ldr.w	fp, [pc, #248]	; 80033c8 <main+0x31c>
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80032d2:	f7fd fc31 	bl	8000b38 <HAL_ADC_ConfigChannel>
	hi2c1.Instance = I2C1;
 80032d6:	4833      	ldr	r0, [pc, #204]	; (80033a4 <main+0x2f8>)
	hi2c1.Init.ClockSpeed = 400000;
 80032d8:	4b33      	ldr	r3, [pc, #204]	; (80033a8 <main+0x2fc>)
	hi2c2.Instance = I2C2;
 80032da:	4d34      	ldr	r5, [pc, #208]	; (80033ac <main+0x300>)
	hi2c1.Init.ClockSpeed = 400000;
 80032dc:	e880 0808 	stmia.w	r0, {r3, fp}
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80032e0:	6084      	str	r4, [r0, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80032e2:	60c4      	str	r4, [r0, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80032e4:	6144      	str	r4, [r0, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80032e6:	6184      	str	r4, [r0, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80032e8:	61c4      	str	r4, [r0, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80032ea:	6204      	str	r4, [r0, #32]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80032ec:	f8c0 9010 	str.w	r9, [r0, #16]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80032f0:	f7fe f9ec 	bl	80016cc <HAL_I2C_Init>
	hi2c2.Instance = I2C2;
 80032f4:	4b2e      	ldr	r3, [pc, #184]	; (80033b0 <main+0x304>)
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 80032f6:	4628      	mov	r0, r5
	hi2c2.Init.ClockSpeed = 400000;
 80032f8:	e885 0808 	stmia.w	r5, {r3, fp}
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80032fc:	60ac      	str	r4, [r5, #8]
	hi2c2.Init.OwnAddress1 = 0;
 80032fe:	60ec      	str	r4, [r5, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003300:	616c      	str	r4, [r5, #20]
	hi2c2.Init.OwnAddress2 = 0;
 8003302:	61ac      	str	r4, [r5, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003304:	61ec      	str	r4, [r5, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003306:	622c      	str	r4, [r5, #32]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003308:	f8c5 9010 	str.w	r9, [r5, #16]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 800330c:	f7fe f9de 	bl	80016cc <HAL_I2C_Init>
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8003310:	f44f 7382 	mov.w	r3, #260	; 0x104
	hspi1.Instance = SPI1;
 8003314:	4827      	ldr	r0, [pc, #156]	; (80033b4 <main+0x308>)
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8003316:	4a28      	ldr	r2, [pc, #160]	; (80033b8 <main+0x30c>)
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003318:	6084      	str	r4, [r0, #8]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800331a:	e880 000c 	stmia.w	r0, {r2, r3}
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800331e:	2320      	movs	r3, #32
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003320:	60c4      	str	r4, [r0, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003322:	6104      	str	r4, [r0, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003324:	6144      	str	r4, [r0, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8003326:	f8c0 8018 	str.w	r8, [r0, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800332a:	61c3      	str	r3, [r0, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800332c:	6204      	str	r4, [r0, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800332e:	6244      	str	r4, [r0, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003330:	6284      	str	r4, [r0, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8003332:	62c7      	str	r7, [r0, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8003334:	f7ff f8de 	bl	80024f4 <HAL_SPI_Init>
	htim6.Init.Prescaler = 35;
 8003338:	2323      	movs	r3, #35	; 0x23
	htim6.Instance = TIM6;
 800333a:	f8df 8090 	ldr.w	r8, [pc, #144]	; 80033cc <main+0x320>
	htim6.Init.Prescaler = 35;
 800333e:	491f      	ldr	r1, [pc, #124]	; (80033bc <main+0x310>)
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 8003340:	4640      	mov	r0, r8
	htim6.Init.Prescaler = 35;
 8003342:	e888 000a 	stmia.w	r8, {r1, r3}
	htim6.Init.Period = 9999;
 8003346:	f242 730f 	movw	r3, #9999	; 0x270f
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800334a:	f8c8 4008 	str.w	r4, [r8, #8]
	htim6.Init.Period = 9999;
 800334e:	f8c8 300c 	str.w	r3, [r8, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003352:	f8c8 4018 	str.w	r4, [r8, #24]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003356:	940a      	str	r4, [sp, #40]	; 0x28
 8003358:	940b      	str	r4, [sp, #44]	; 0x2c
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 800335a:	f7ff fc39 	bl	8002bd0 <HAL_TIM_Base_Init>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig)
 800335e:	4640      	mov	r0, r8
	huart2.Init.BaudRate = 115200;
 8003360:	f44f 38e1 	mov.w	r8, #115200	; 0x1c200
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig)
 8003364:	a90a      	add	r1, sp, #40	; 0x28
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003366:	940a      	str	r4, [sp, #40]	; 0x28
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003368:	940b      	str	r4, [sp, #44]	; 0x2c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig)
 800336a:	f7ff fc4b 	bl	8002c04 <HAL_TIMEx_MasterConfigSynchronization>
	huart2.Instance = USART2;
 800336e:	4814      	ldr	r0, [pc, #80]	; (80033c0 <main+0x314>)
	huart2.Init.BaudRate = 115200;
 8003370:	4b14      	ldr	r3, [pc, #80]	; (80033c4 <main+0x318>)
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003372:	6084      	str	r4, [r0, #8]
	huart2.Init.BaudRate = 115200;
 8003374:	e880 0108 	stmia.w	r0, {r3, r8}
	huart2.Init.StopBits = UART_STOPBITS_1;
 8003378:	60c4      	str	r4, [r0, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800337a:	6104      	str	r4, [r0, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800337c:	6184      	str	r4, [r0, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800337e:	61c4      	str	r4, [r0, #28]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003380:	f8c0 a014 	str.w	sl, [r0, #20]
 8003384:	e024      	b.n	80033d0 <main+0x324>
 8003386:	bf00      	nop
 8003388:	40021000 	.word	0x40021000
 800338c:	40010800 	.word	0x40010800
 8003390:	40010c00 	.word	0x40010c00
 8003394:	40011000 	.word	0x40011000
 8003398:	10110000 	.word	0x10110000
 800339c:	2000067c 	.word	0x2000067c
 80033a0:	40012400 	.word	0x40012400
 80033a4:	200005d4 	.word	0x200005d4
 80033a8:	40005400 	.word	0x40005400
 80033ac:	20000628 	.word	0x20000628
 80033b0:	40005800 	.word	0x40005800
 80033b4:	20000750 	.word	0x20000750
 80033b8:	40013000 	.word	0x40013000
 80033bc:	40001000 	.word	0x40001000
 80033c0:	200007ac 	.word	0x200007ac
 80033c4:	40004400 	.word	0x40004400
 80033c8:	00061a80 	.word	0x00061a80
 80033cc:	20000710 	.word	0x20000710
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80033d0:	f7ff fc9a 	bl	8002d08 <HAL_UART_Init>
	huart3.Instance = USART3;
 80033d4:	4b30      	ldr	r3, [pc, #192]	; (8003498 <main+0x3ec>)
 80033d6:	4831      	ldr	r0, [pc, #196]	; (800349c <main+0x3f0>)
	huart3.Init.BaudRate = 115200;
 80033d8:	e880 0108 	stmia.w	r0, {r3, r8}
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80033dc:	6084      	str	r4, [r0, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80033de:	60c4      	str	r4, [r0, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80033e0:	6104      	str	r4, [r0, #16]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033e2:	6184      	str	r4, [r0, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80033e4:	61c4      	str	r4, [r0, #28]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80033e6:	f8c0 a014 	str.w	sl, [r0, #20]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 80033ea:	f7ff fc8d 	bl	8002d08 <HAL_UART_Init>
	oledInit();
 80033ee:	f000 fe4f 	bl	8004090 <oledInit>
	oledPrintInitScreen();
 80033f2:	f000 fe5d 	bl	80040b0 <oledPrintInitScreen>
	initNRF24andPrintStatus();
 80033f6:	f000 fe0b 	bl	8004010 <initNRF24andPrintStatus>
	HAL_GPIO_WritePin(MPU_PWR_GPIO_Port, MPU_PWR_Pin, RESET);
 80033fa:	4622      	mov	r2, r4
 80033fc:	4649      	mov	r1, r9
 80033fe:	4828      	ldr	r0, [pc, #160]	; (80034a0 <main+0x3f4>)
 8003400:	f7fe f840 	bl	8001484 <HAL_GPIO_WritePin>
	HAL_Delay(250);
 8003404:	20fa      	movs	r0, #250	; 0xfa
 8003406:	f7fd fb49 	bl	8000a9c <HAL_Delay>
	HAL_GPIO_WritePin(MPU_PWR_GPIO_Port, MPU_PWR_Pin, SET); //wlacz zasilanie do MPU
 800340a:	4632      	mov	r2, r6
 800340c:	4649      	mov	r1, r9
 800340e:	4824      	ldr	r0, [pc, #144]	; (80034a0 <main+0x3f4>)
 8003410:	f7fe f838 	bl	8001484 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8003414:	2032      	movs	r0, #50	; 0x32
 8003416:	f7fd fb41 	bl	8000a9c <HAL_Delay>
	mpu_result = MPU6050_Init(&hi2c2, &imu, MPU6050_Device_0,
 800341a:	4623      	mov	r3, r4
 800341c:	4622      	mov	r2, r4
 800341e:	9400      	str	r4, [sp, #0]
 8003420:	4920      	ldr	r1, [pc, #128]	; (80034a4 <main+0x3f8>)
 8003422:	4628      	mov	r0, r5
 8003424:	f7ff fdb8 	bl	8002f98 <MPU6050_Init>
 8003428:	4c1f      	ldr	r4, [pc, #124]	; (80034a8 <main+0x3fc>)
 800342a:	7020      	strb	r0, [r4, #0]
	HAL_Delay(10);
 800342c:	4638      	mov	r0, r7
 800342e:	f7fd fb35 	bl	8000a9c <HAL_Delay>
	if (mpu_result == MPU6050_Result_Ok) {
 8003432:	7823      	ldrb	r3, [r4, #0]
 8003434:	bb4b      	cbnz	r3, 800348a <main+0x3de>
		printf("MPU6050  initialization SUCCESS!\n");
 8003436:	481d      	ldr	r0, [pc, #116]	; (80034ac <main+0x400>)
		printf("MPU6050 initialization FAIL!\n");
 8003438:	f001 fdb4 	bl	8004fa4 <puts>
	update_rc_mode(RC_SIMPLE_JOYSTICK);
 800343c:	2001      	movs	r0, #1
 800343e:	f000 ff4d 	bl	80042dc <update_rc_mode>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_values, 11);
 8003442:	220b      	movs	r2, #11
 8003444:	491a      	ldr	r1, [pc, #104]	; (80034b0 <main+0x404>)
 8003446:	481b      	ldr	r0, [pc, #108]	; (80034b4 <main+0x408>)
 8003448:	f7fd fc32 	bl	8000cb0 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start_IT(&htim6);
 800344c:	481a      	ldr	r0, [pc, #104]	; (80034b8 <main+0x40c>)
 800344e:	f7ff fabc 	bl	80029ca <HAL_TIM_Base_Start_IT>
		if (NRF24_write(txValues, 32)) {
 8003452:	4c1a      	ldr	r4, [pc, #104]	; (80034bc <main+0x410>)
			printf("FAILED! \n");
 8003454:	4d1a      	ldr	r5, [pc, #104]	; (80034c0 <main+0x414>)
			HAL_GPIO_TogglePin(LED_BAT_GPIO_Port, LED_BAT_Pin);
 8003456:	4e1b      	ldr	r6, [pc, #108]	; (80034c4 <main+0x418>)
		if (NRF24_write(txValues, 32)) {
 8003458:	2120      	movs	r1, #32
 800345a:	4620      	mov	r0, r4
 800345c:	f000 fa30 	bl	80038c0 <NRF24_write>
 8003460:	b1a8      	cbz	r0, 800348e <main+0x3e2>
			memcpy(txValues, rc_channels.scaled_values, 22);
 8003462:	4b19      	ldr	r3, [pc, #100]	; (80034c8 <main+0x41c>)
 8003464:	4a15      	ldr	r2, [pc, #84]	; (80034bc <main+0x410>)
 8003466:	f103 0114 	add.w	r1, r3, #20
 800346a:	f853 0b04 	ldr.w	r0, [r3], #4
 800346e:	428b      	cmp	r3, r1
 8003470:	f842 0b04 	str.w	r0, [r2], #4
 8003474:	d1f9      	bne.n	800346a <main+0x3be>
 8003476:	881b      	ldrh	r3, [r3, #0]
			HAL_GPIO_TogglePin(LED_BAT_GPIO_Port, LED_BAT_Pin);
 8003478:	2180      	movs	r1, #128	; 0x80
			memcpy(txValues, rc_channels.scaled_values, 22);
 800347a:	8013      	strh	r3, [r2, #0]
			HAL_GPIO_TogglePin(LED_BAT_GPIO_Port, LED_BAT_Pin);
 800347c:	4630      	mov	r0, r6
 800347e:	f7fe f806 	bl	800148e <HAL_GPIO_TogglePin>
		HAL_Delay(50);
 8003482:	2032      	movs	r0, #50	; 0x32
 8003484:	f7fd fb0a 	bl	8000a9c <HAL_Delay>
		if (NRF24_write(txValues, 32)) {
 8003488:	e7e6      	b.n	8003458 <main+0x3ac>
		printf("MPU6050 initialization FAIL!\n");
 800348a:	4810      	ldr	r0, [pc, #64]	; (80034cc <main+0x420>)
 800348c:	e7d4      	b.n	8003438 <main+0x38c>
			printf("FAILED! \n");
 800348e:	4628      	mov	r0, r5
 8003490:	f001 fd88 	bl	8004fa4 <puts>
 8003494:	e7f5      	b.n	8003482 <main+0x3d6>
 8003496:	bf00      	nop
 8003498:	40004800 	.word	0x40004800
 800349c:	20000594 	.word	0x20000594
 80034a0:	40010c00 	.word	0x40010c00
 80034a4:	20000578 	.word	0x20000578
 80034a8:	200007a8 	.word	0x200007a8
 80034ac:	08006630 	.word	0x08006630
 80034b0:	200007ec 	.word	0x200007ec
 80034b4:	2000067c 	.word	0x2000067c
 80034b8:	20000710 	.word	0x20000710
 80034bc:	200006ac 	.word	0x200006ac
 80034c0:	0800666e 	.word	0x0800666e
 80034c4:	40011000 	.word	0x40011000
 80034c8:	20000802 	.word	0x20000802
 80034cc:	08006651 	.word	0x08006651

080034d0 <_write>:
	HAL_GPIO_TogglePin(LED_EXT_GPIO_Port, LED_EXT_Pin);
	HAL_Delay(100);
	HAL_GPIO_TogglePin(LED_MODE_GPIO_Port, LED_MODE_Pin);
}

int _write(int fd, char *str, int len) {
 80034d0:	b510      	push	{r4, lr}
 80034d2:	4614      	mov	r4, r2
	HAL_UART_Transmit(&DEBUG_UART, (uint8_t *) str, len, 10);  // usart2 - debug
 80034d4:	230a      	movs	r3, #10
 80034d6:	b292      	uxth	r2, r2
 80034d8:	4802      	ldr	r0, [pc, #8]	; (80034e4 <_write+0x14>)
 80034da:	f7ff fc43 	bl	8002d64 <HAL_UART_Transmit>
	return len;
}
 80034de:	4620      	mov	r0, r4
 80034e0:	bd10      	pop	{r4, pc}
 80034e2:	bf00      	nop
 80034e4:	20000594 	.word	0x20000594

080034e8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80034e8:	b508      	push	{r3, lr}

	static uint8_t slow = 0;
	slow++;
 80034ea:	4a0b      	ldr	r2, [pc, #44]	; (8003518 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80034ec:	7813      	ldrb	r3, [r2, #0]
 80034ee:	3301      	adds	r3, #1
 80034f0:	b2db      	uxtb	r3, r3
	if (slow > 5) {
 80034f2:	2b05      	cmp	r3, #5
 80034f4:	d805      	bhi.n	8003502 <HAL_TIM_PeriodElapsedCallback+0x1a>
	slow++;
 80034f6:	7013      	strb	r3, [r2, #0]
				rc_channels.low_pass_values[1],rc_channels.low_pass_values[2],
				rc_channels.low_pass_values[3]);


	}
	update_rc_channels(adc_values);
 80034f8:	4808      	ldr	r0, [pc, #32]	; (800351c <HAL_TIM_PeriodElapsedCallback+0x34>)

	//Aktualizuj wartoci z ADC do strukutry


//	printf("%4d\t%4d\t%4d\t%4d\t\r\n", adc_values[2], adc_values[3], adc_values[9] ,adc_values[10]);
}
 80034fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_rc_channels(adc_values);
 80034fe:	f000 bef7 	b.w	80042f0 <update_rc_channels>
		slow=0;
 8003502:	2300      	movs	r3, #0
		oledDrawValueBars(rc_channels.low_pass_values[0],
 8003504:	4806      	ldr	r0, [pc, #24]	; (8003520 <HAL_TIM_PeriodElapsedCallback+0x38>)
		slow=0;
 8003506:	7013      	strb	r3, [r2, #0]
		oledDrawValueBars(rc_channels.low_pass_values[0],
 8003508:	8b01      	ldrh	r1, [r0, #24]
 800350a:	8b83      	ldrh	r3, [r0, #28]
 800350c:	8b42      	ldrh	r2, [r0, #26]
 800350e:	8ac0      	ldrh	r0, [r0, #22]
 8003510:	f000 fe2e 	bl	8004170 <oledDrawValueBars>
 8003514:	e7f0      	b.n	80034f8 <HAL_TIM_PeriodElapsedCallback+0x10>
 8003516:	bf00      	nop
 8003518:	2000009c 	.word	0x2000009c
 800351c:	200007ec 	.word	0x200007ec
 8003520:	20000802 	.word	0x20000802

08003524 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
	if (GPIO_Pin == ENC_A_EXT_Pin) {
 8003524:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003528:	d107      	bne.n	800353a <HAL_GPIO_EXTI_Callback+0x16>
		HAL_GPIO_TogglePin(LED_EXT_GPIO_Port, LED_EXT_Pin);
 800352a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800352e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003532:	f500 3087 	add.w	r0, r0, #69120	; 0x10e00
 8003536:	f7fd bfaa 	b.w	800148e <HAL_GPIO_TogglePin>
 800353a:	4770      	bx	lr

0800353c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800353c:	4770      	bx	lr
	...

08003540 <NRF24_csn.part.0>:
}

//1. Chip Select function
void NRF24_csn(int state) {
	if (state)
		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 8003540:	4b03      	ldr	r3, [pc, #12]	; (8003550 <NRF24_csn.part.0+0x10>)
 8003542:	2201      	movs	r2, #1
 8003544:	8819      	ldrh	r1, [r3, #0]
 8003546:	4b03      	ldr	r3, [pc, #12]	; (8003554 <NRF24_csn.part.0+0x14>)
 8003548:	6818      	ldr	r0, [r3, #0]
 800354a:	f7fd bf9b 	b.w	8001484 <HAL_GPIO_WritePin>
 800354e:	bf00      	nop
 8003550:	200000a2 	.word	0x200000a2
 8003554:	200000a4 	.word	0x200000a4

08003558 <NRF24_ce.part.1>:
		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
//2. Chip Enable
void NRF24_ce(int state) {
	if (state)
		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 8003558:	4b03      	ldr	r3, [pc, #12]	; (8003568 <NRF24_ce.part.1+0x10>)
 800355a:	2201      	movs	r2, #1
 800355c:	8819      	ldrh	r1, [r3, #0]
 800355e:	4b03      	ldr	r3, [pc, #12]	; (800356c <NRF24_ce.part.1+0x14>)
 8003560:	6818      	ldr	r0, [r3, #0]
 8003562:	f7fd bf8f 	b.w	8001484 <HAL_GPIO_WritePin>
 8003566:	bf00      	nop
 8003568:	200000a0 	.word	0x200000a0
 800356c:	200000a4 	.word	0x200000a4

08003570 <NRF24_csn>:
	if (state)
 8003570:	4602      	mov	r2, r0
 8003572:	b108      	cbz	r0, 8003578 <NRF24_csn+0x8>
 8003574:	f7ff bfe4 	b.w	8003540 <NRF24_csn.part.0>
		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 8003578:	4b02      	ldr	r3, [pc, #8]	; (8003584 <NRF24_csn+0x14>)
 800357a:	8819      	ldrh	r1, [r3, #0]
 800357c:	4b02      	ldr	r3, [pc, #8]	; (8003588 <NRF24_csn+0x18>)
 800357e:	6818      	ldr	r0, [r3, #0]
 8003580:	f7fd bf80 	b.w	8001484 <HAL_GPIO_WritePin>
 8003584:	200000a2 	.word	0x200000a2
 8003588:	200000a4 	.word	0x200000a4

0800358c <NRF24_ce>:
	if (state)
 800358c:	4602      	mov	r2, r0
 800358e:	b108      	cbz	r0, 8003594 <NRF24_ce+0x8>
 8003590:	f7ff bfe2 	b.w	8003558 <NRF24_ce.part.1>
	else
		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 8003594:	4b02      	ldr	r3, [pc, #8]	; (80035a0 <NRF24_ce+0x14>)
 8003596:	8819      	ldrh	r1, [r3, #0]
 8003598:	4b02      	ldr	r3, [pc, #8]	; (80035a4 <NRF24_ce+0x18>)
 800359a:	6818      	ldr	r0, [r3, #0]
 800359c:	f7fd bf72 	b.w	8001484 <HAL_GPIO_WritePin>
 80035a0:	200000a0 	.word	0x200000a0
 80035a4:	200000a4 	.word	0x200000a4

080035a8 <NRF24_read_register>:
}
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg) {
 80035a8:	b513      	push	{r0, r1, r4, lr}
 80035aa:	4604      	mov	r4, r0
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 80035ac:	2000      	movs	r0, #0
 80035ae:	f7ff ffdf 	bl	8003570 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg & 0x1F;
 80035b2:	f004 041f 	and.w	r4, r4, #31
 80035b6:	a902      	add	r1, sp, #8
 80035b8:	f801 4d04 	strb.w	r4, [r1, #-4]!
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80035bc:	4c09      	ldr	r4, [pc, #36]	; (80035e4 <NRF24_read_register+0x3c>)
 80035be:	2364      	movs	r3, #100	; 0x64
 80035c0:	2201      	movs	r2, #1
 80035c2:	4620      	mov	r0, r4
 80035c4:	f7fe ffd1 	bl	800256a <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 80035c8:	2364      	movs	r3, #100	; 0x64
 80035ca:	2201      	movs	r2, #1
 80035cc:	f10d 0105 	add.w	r1, sp, #5
 80035d0:	4620      	mov	r0, r4
 80035d2:	f7ff f963 	bl	800289c <HAL_SPI_Receive>
	retData = spiBuf[1];
 80035d6:	f89d 4005 	ldrb.w	r4, [sp, #5]
 80035da:	f7ff ffb1 	bl	8003540 <NRF24_csn.part.0>
	//Bring CSN high
	NRF24_csn(1);
	return retData;
}
 80035de:	4620      	mov	r0, r4
 80035e0:	b002      	add	sp, #8
 80035e2:	bd10      	pop	{r4, pc}
 80035e4:	200000a8 	.word	0x200000a8

080035e8 <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len) {
 80035e8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80035ea:	4604      	mov	r4, r0
 80035ec:	460d      	mov	r5, r1
 80035ee:	4616      	mov	r6, r2
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80035f0:	2000      	movs	r0, #0
 80035f2:	f7ff ffbd 	bl	8003570 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg & 0x1F;
 80035f6:	f004 041f 	and.w	r4, r4, #31
 80035fa:	a902      	add	r1, sp, #8
 80035fc:	f801 4d04 	strb.w	r4, [r1, #-4]!
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8003600:	4c07      	ldr	r4, [pc, #28]	; (8003620 <NRF24_read_registerN+0x38>)
 8003602:	2364      	movs	r3, #100	; 0x64
 8003604:	2201      	movs	r2, #1
 8003606:	4620      	mov	r0, r4
 8003608:	f7fe ffaf 	bl	800256a <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 800360c:	2364      	movs	r3, #100	; 0x64
 800360e:	4632      	mov	r2, r6
 8003610:	4629      	mov	r1, r5
 8003612:	4620      	mov	r0, r4
 8003614:	f7ff f942 	bl	800289c <HAL_SPI_Receive>
 8003618:	f7ff ff92 	bl	8003540 <NRF24_csn.part.0>
	//Bring CSN high
	NRF24_csn(1);
}
 800361c:	b002      	add	sp, #8
 800361e:	bd70      	pop	{r4, r5, r6, pc}
 8003620:	200000a8 	.word	0x200000a8

08003624 <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value) {
 8003624:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003626:	4604      	mov	r4, r0
 8003628:	460d      	mov	r5, r1
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 800362a:	2000      	movs	r0, #0
 800362c:	f7ff ffa0 	bl	8003570 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg | 0x20;
 8003630:	f044 0420 	orr.w	r4, r4, #32
	spiBuf[1] = value;
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 8003634:	2364      	movs	r3, #100	; 0x64
 8003636:	2202      	movs	r2, #2
 8003638:	a901      	add	r1, sp, #4
 800363a:	4805      	ldr	r0, [pc, #20]	; (8003650 <NRF24_write_register+0x2c>)
	spiBuf[0] = reg | 0x20;
 800363c:	f88d 4004 	strb.w	r4, [sp, #4]
	spiBuf[1] = value;
 8003640:	f88d 5005 	strb.w	r5, [sp, #5]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 8003644:	f7fe ff91 	bl	800256a <HAL_SPI_Transmit>
 8003648:	f7ff ff7a 	bl	8003540 <NRF24_csn.part.0>
	//Bring CSN high
	NRF24_csn(1);
}
 800364c:	b003      	add	sp, #12
 800364e:	bd30      	pop	{r4, r5, pc}
 8003650:	200000a8 	.word	0x200000a8

08003654 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len) {
 8003654:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003656:	4604      	mov	r4, r0
 8003658:	460d      	mov	r5, r1
 800365a:	4616      	mov	r6, r2
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 800365c:	2000      	movs	r0, #0
 800365e:	f7ff ff87 	bl	8003570 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg | 0x20;
 8003662:	f044 0420 	orr.w	r4, r4, #32
 8003666:	a902      	add	r1, sp, #8
 8003668:	f801 4d04 	strb.w	r4, [r1, #-4]!
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 800366c:	4c07      	ldr	r4, [pc, #28]	; (800368c <NRF24_write_registerN+0x38>)
 800366e:	2364      	movs	r3, #100	; 0x64
 8003670:	2201      	movs	r2, #1
 8003672:	4620      	mov	r0, r4
 8003674:	f7fe ff79 	bl	800256a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*) buf, len, 100);
 8003678:	2364      	movs	r3, #100	; 0x64
 800367a:	4632      	mov	r2, r6
 800367c:	4629      	mov	r1, r5
 800367e:	4620      	mov	r0, r4
 8003680:	f7fe ff73 	bl	800256a <HAL_SPI_Transmit>
 8003684:	f7ff ff5c 	bl	8003540 <NRF24_csn.part.0>
	//Bring CSN high
	NRF24_csn(1);
}
 8003688:	b002      	add	sp, #8
 800368a:	bd70      	pop	{r4, r5, r6, pc}
 800368c:	200000a8 	.word	0x200000a8

08003690 <NRF24_write_payload>:
//7. Write transmit payload
void NRF24_write_payload(const void* buf, uint8_t len) {
 8003690:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003692:	4605      	mov	r5, r0
	uint8_t wrPayloadCmd;
	//Bring CSN low
	NRF24_csn(0);
 8003694:	2000      	movs	r0, #0
void NRF24_write_payload(const void* buf, uint8_t len) {
 8003696:	460e      	mov	r6, r1
	NRF24_csn(0);
 8003698:	f7ff ff6a 	bl	8003570 <NRF24_csn>
	//Send Write Tx payload command followed by pbuf data
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 800369c:	23a0      	movs	r3, #160	; 0xa0
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 800369e:	4c09      	ldr	r4, [pc, #36]	; (80036c4 <NRF24_write_payload+0x34>)
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 80036a0:	a902      	add	r1, sp, #8
 80036a2:	f801 3d01 	strb.w	r3, [r1, #-1]!
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 80036a6:	2201      	movs	r2, #1
 80036a8:	2364      	movs	r3, #100	; 0x64
 80036aa:	4620      	mov	r0, r4
 80036ac:	f7fe ff5d 	bl	800256a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t *) buf, len, 100);
 80036b0:	2364      	movs	r3, #100	; 0x64
 80036b2:	4632      	mov	r2, r6
 80036b4:	4629      	mov	r1, r5
 80036b6:	4620      	mov	r0, r4
 80036b8:	f7fe ff57 	bl	800256a <HAL_SPI_Transmit>
 80036bc:	f7ff ff40 	bl	8003540 <NRF24_csn.part.0>
	//Bring CSN high
	NRF24_csn(1);
}
 80036c0:	b002      	add	sp, #8
 80036c2:	bd70      	pop	{r4, r5, r6, pc}
 80036c4:	200000a8 	.word	0x200000a8

080036c8 <NRF24_flush_tx>:
	NRF24_csn(1);
}

//9. Flush Tx buffer
void NRF24_flush_tx(void) {
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 80036c8:	21ff      	movs	r1, #255	; 0xff
 80036ca:	20e1      	movs	r0, #225	; 0xe1
 80036cc:	f7ff bfaa 	b.w	8003624 <NRF24_write_register>

080036d0 <NRF24_flush_rx>:
}
//10. Flush Rx buffer
void NRF24_flush_rx(void) {
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 80036d0:	21ff      	movs	r1, #255	; 0xff
 80036d2:	20e2      	movs	r0, #226	; 0xe2
 80036d4:	f7ff bfa6 	b.w	8003624 <NRF24_write_register>

080036d8 <NRF24_get_status>:
}
//11. Get status register value
uint8_t NRF24_get_status(void) {
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 80036d8:	2007      	movs	r0, #7
 80036da:	f7ff bf65 	b.w	80035a8 <NRF24_read_register>

080036de <NRF24_stopListening>:
	NRF24_ce(1);
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
}
//14. Stop listening (essential before any write operation)
void NRF24_stopListening(void) {
 80036de:	b508      	push	{r3, lr}
	NRF24_ce(0);
 80036e0:	2000      	movs	r0, #0
 80036e2:	f7ff ff53 	bl	800358c <NRF24_ce>
	NRF24_flush_tx();
 80036e6:	f7ff ffef 	bl	80036c8 <NRF24_flush_tx>
	NRF24_flush_rx();
}
 80036ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	NRF24_flush_rx();
 80036ee:	f7ff bfef 	b.w	80036d0 <NRF24_flush_rx>
	...

080036f4 <NRF24_openWritingPipe>:
	NRF24_flush_rx();
	NRF24_getDynamicPayloadSize();
	return rxStatus;
}
//18. Open Tx pipe for writing (Cannot perform this while Listenning, has to call NRF24_stopListening)
void NRF24_openWritingPipe(uint64_t address) {
 80036f4:	b513      	push	{r0, r1, r4, lr}
 80036f6:	ac02      	add	r4, sp, #8
 80036f8:	e964 0102 	strd	r0, r1, [r4, #-8]!
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *) (&address), 5);
 80036fc:	2205      	movs	r2, #5
 80036fe:	4621      	mov	r1, r4
 8003700:	200a      	movs	r0, #10
 8003702:	f7ff ffa7 	bl	8003654 <NRF24_write_registerN>
	NRF24_write_registerN(REG_TX_ADDR, (uint8_t *) (&address), 5);
 8003706:	2205      	movs	r2, #5
 8003708:	4621      	mov	r1, r4
 800370a:	2010      	movs	r0, #16
 800370c:	f7ff ffa2 	bl	8003654 <NRF24_write_registerN>

	const uint8_t max_payload_size = 32;
	NRF24_write_register(REG_RX_PW_P0, MIN(payload_size, max_payload_size));
 8003710:	4b04      	ldr	r3, [pc, #16]	; (8003724 <NRF24_openWritingPipe+0x30>)
 8003712:	2011      	movs	r0, #17
 8003714:	7819      	ldrb	r1, [r3, #0]
 8003716:	2920      	cmp	r1, #32
 8003718:	bf28      	it	cs
 800371a:	2120      	movcs	r1, #32
 800371c:	f7ff ff82 	bl	8003624 <NRF24_write_register>
}
 8003720:	b002      	add	sp, #8
 8003722:	bd10      	pop	{r4, pc}
 8003724:	20000140 	.word	0x20000140

08003728 <NRF24_setChannel>:
}

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel) {
	const uint8_t max_channel = 127;
	NRF24_write_register(REG_RF_CH, MIN(channel, max_channel));
 8003728:	287f      	cmp	r0, #127	; 0x7f
 800372a:	4601      	mov	r1, r0
 800372c:	bf28      	it	cs
 800372e:	217f      	movcs	r1, #127	; 0x7f
 8003730:	2005      	movs	r0, #5
 8003732:	f7ff bf77 	b.w	8003624 <NRF24_write_register>

08003736 <NRF24_getDynamicPayloadSize>:
uint8_t NRF24_getPayloadSize(void) {
	return payload_size;
}
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void) {
	return NRF24_read_register(CMD_R_RX_PL_WID);
 8003736:	2060      	movs	r0, #96	; 0x60
 8003738:	f7ff bf36 	b.w	80035a8 <NRF24_read_register>

0800373c <NRF24_disableDynamicPayloads>:
			NRF24_read_register(
					REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
	dynamic_payloads_enabled = true;

}
void NRF24_disableDynamicPayloads(void) {
 800373c:	b508      	push	{r3, lr}
	NRF24_write_register(REG_FEATURE,
			NRF24_read_register(REG_FEATURE) & ~(_BV(BIT_EN_DPL)));
 800373e:	201d      	movs	r0, #29
 8003740:	f7ff ff32 	bl	80035a8 <NRF24_read_register>
	NRF24_write_register(REG_FEATURE,
 8003744:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 8003748:	201d      	movs	r0, #29
 800374a:	f7ff ff6b 	bl	8003624 <NRF24_write_register>
	//Disable for all pipes
	NRF24_write_register(REG_DYNPD, 0);
	dynamic_payloads_enabled = false;
}
 800374e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	NRF24_write_register(REG_DYNPD, 0);
 8003752:	2100      	movs	r1, #0
 8003754:	201c      	movs	r0, #28
 8003756:	f7ff bf65 	b.w	8003624 <NRF24_write_register>

0800375a <NRF24_setAutoAck>:
bool NRF24_isNRF_Plus(void) {
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable) {
	if (enable)
 800375a:	4601      	mov	r1, r0
 800375c:	b100      	cbz	r0, 8003760 <NRF24_setAutoAck+0x6>
		NRF24_write_register(REG_EN_AA, 0x3F);
 800375e:	213f      	movs	r1, #63	; 0x3f
	else
		NRF24_write_register(REG_EN_AA, 0x00);
 8003760:	2001      	movs	r0, #1
 8003762:	f7ff bf5f 	b.w	8003624 <NRF24_write_register>

08003766 <NRF24_setPALevel>:
		}
		NRF24_write_register( REG_EN_AA, en_aa);
	}
}
//30. Set transmit power level
void NRF24_setPALevel(rf24_pa_dbm_e level) {
 8003766:	b510      	push	{r4, lr}
 8003768:	4604      	mov	r4, r0
	uint8_t setup = NRF24_read_register(REG_RF_SETUP);
 800376a:	2006      	movs	r0, #6
 800376c:	f7ff ff1c 	bl	80035a8 <NRF24_read_register>
	setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH));

	// switch uses RAM (evil!)
	if (level == RF24_PA_0dB) {
 8003770:	2c03      	cmp	r4, #3
	setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH));
 8003772:	f000 01f9 	and.w	r1, r0, #249	; 0xf9
	if (level == RF24_PA_0dB) {
 8003776:	d102      	bne.n	800377e <NRF24_setPALevel+0x18>
		setup |= _BV(RF_PWR_LOW);
	} else if (level == RF24_PA_m18dB) {
		// nothing
	} else if (level == RF24_PA_ERROR) {
		// On error, go to maximum PA
		setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH));
 8003778:	f041 0106 	orr.w	r1, r1, #6
 800377c:	e003      	b.n	8003786 <NRF24_setPALevel+0x20>
	} else if (level == RF24_PA_m6dB) {
 800377e:	2c02      	cmp	r4, #2
 8003780:	d106      	bne.n	8003790 <NRF24_setPALevel+0x2a>
		setup |= _BV(RF_PWR_HIGH);
 8003782:	f041 0104 	orr.w	r1, r1, #4
	}

	NRF24_write_register( REG_RF_SETUP, setup);
 8003786:	2006      	movs	r0, #6
}
 8003788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	NRF24_write_register( REG_RF_SETUP, setup);
 800378c:	f7ff bf4a 	b.w	8003624 <NRF24_write_register>
	} else if (level == RF24_PA_m12dB) {
 8003790:	2c01      	cmp	r4, #1
 8003792:	d102      	bne.n	800379a <NRF24_setPALevel+0x34>
		setup |= _BV(RF_PWR_LOW);
 8003794:	f041 0102 	orr.w	r1, r1, #2
 8003798:	e7f5      	b.n	8003786 <NRF24_setPALevel+0x20>
	} else if (level == RF24_PA_ERROR) {
 800379a:	2c04      	cmp	r4, #4
 800379c:	d1f3      	bne.n	8003786 <NRF24_setPALevel+0x20>
 800379e:	e7eb      	b.n	8003778 <NRF24_setPALevel+0x12>

080037a0 <NRF24_setDataRate>:
	}

	return result;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed) {
 80037a0:	b538      	push	{r3, r4, r5, lr}
 80037a2:	4605      	mov	r5, r0
	bool result = false;
	uint8_t setup = NRF24_read_register(REG_RF_SETUP);
 80037a4:	2006      	movs	r0, #6
 80037a6:	f7ff feff 	bl	80035a8 <NRF24_read_register>

	// HIGH and LOW '00' is 1Mbs - our default
	wide_band = false;
	setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH));
	if (speed == RF24_250KBPS) {
 80037aa:	2d02      	cmp	r5, #2
	setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH));
 80037ac:	f000 04d7 	and.w	r4, r0, #215	; 0xd7
	if (speed == RF24_250KBPS) {
 80037b0:	d10c      	bne.n	80037cc <NRF24_setDataRate+0x2c>
		// Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
		// Making it '10'.
		wide_band = false;
		setup |= _BV(RF_DR_LOW);
 80037b2:	f044 0420 	orr.w	r4, r4, #32
		} else {
			// 1Mbs
			wide_band = false;
		}
	}
	NRF24_write_register(REG_RF_SETUP, setup);
 80037b6:	4621      	mov	r1, r4
 80037b8:	2006      	movs	r0, #6
 80037ba:	f7ff ff33 	bl	8003624 <NRF24_write_register>

	// Verify our result
	if (NRF24_read_register(REG_RF_SETUP) == setup) {
 80037be:	2006      	movs	r0, #6
 80037c0:	f7ff fef2 	bl	80035a8 <NRF24_read_register>
	} else {
		wide_band = false;
	}

	return result;
}
 80037c4:	1a23      	subs	r3, r4, r0
 80037c6:	4258      	negs	r0, r3
 80037c8:	4158      	adcs	r0, r3
 80037ca:	bd38      	pop	{r3, r4, r5, pc}
		if (speed == RF24_2MBPS) {
 80037cc:	2d01      	cmp	r5, #1
			setup |= _BV(RF_DR_HIGH);
 80037ce:	bf08      	it	eq
 80037d0:	f044 0408 	orreq.w	r4, r4, #8
 80037d4:	e7ef      	b.n	80037b6 <NRF24_setDataRate+0x16>

080037d6 <NRF24_setCRCLength>:
		result = RF24_1MBPS;
	}
	return result;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length) {
 80037d6:	b510      	push	{r4, lr}
 80037d8:	4604      	mov	r4, r0
	uint8_t config = NRF24_read_register(REG_CONFIG)
 80037da:	2000      	movs	r0, #0
 80037dc:	f7ff fee4 	bl	80035a8 <NRF24_read_register>
 80037e0:	f000 01f3 	and.w	r1, r0, #243	; 0xf3
			& ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC));

	// switch uses RAM
	if (length == RF24_CRC_DISABLED) {
 80037e4:	b12c      	cbz	r4, 80037f2 <NRF24_setCRCLength+0x1c>
		// Do nothing, we turned it off above.
	} else if (length == RF24_CRC_8) {
 80037e6:	2c01      	cmp	r4, #1
		config |= _BV(BIT_EN_CRC);
 80037e8:	bf0c      	ite	eq
 80037ea:	f041 0108 	orreq.w	r1, r1, #8
	} else {
		config |= _BV(BIT_EN_CRC);
		config |= _BV(BIT_CRCO);
 80037ee:	f041 010c 	orrne.w	r1, r1, #12
	}
	NRF24_write_register( REG_CONFIG, config);
 80037f2:	2000      	movs	r0, #0
}
 80037f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	NRF24_write_register( REG_CONFIG, config);
 80037f8:	f7ff bf14 	b.w	8003624 <NRF24_write_register>

080037fc <NRF24_powerDown>:
void NRF24_powerUp(void) {
	NRF24_write_register(REG_CONFIG,
			NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void) {
 80037fc:	b508      	push	{r3, lr}
	NRF24_write_register(REG_CONFIG,
			NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 80037fe:	2000      	movs	r0, #0
 8003800:	f7ff fed2 	bl	80035a8 <NRF24_read_register>
}
 8003804:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	NRF24_write_register(REG_CONFIG,
 8003808:	f000 01fd 	and.w	r1, r0, #253	; 0xfd
 800380c:	2000      	movs	r0, #0
 800380e:	f7ff bf09 	b.w	8003624 <NRF24_write_register>

08003812 <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num) {
 8003812:	b570      	push	{r4, r5, r6, lr}
 8003814:	4605      	mov	r5, r0
	uint8_t status = NRF24_get_status();
 8003816:	f7ff ff5f 	bl	80036d8 <NRF24_get_status>
 800381a:	f000 0340 	and.w	r3, r0, #64	; 0x40

	bool result = (status & _BV(BIT_RX_DR));
 800381e:	2b00      	cmp	r3, #0
	uint8_t status = NRF24_get_status();
 8003820:	4604      	mov	r4, r0
	bool result = (status & _BV(BIT_RX_DR));
 8003822:	bf14      	ite	ne
 8003824:	2601      	movne	r6, #1
 8003826:	2600      	moveq	r6, #0

	if (result) {
 8003828:	d00d      	beq.n	8003846 <NRF24_availablePipe+0x34>
		// If the caller wants the pipe number, include that
		if (pipe_num)
 800382a:	b115      	cbz	r5, 8003832 <NRF24_availablePipe+0x20>
			*pipe_num = (status >> BIT_RX_P_NO) & 0x7;
 800382c:	f3c0 0342 	ubfx	r3, r0, #1, #3
 8003830:	702b      	strb	r3, [r5, #0]

		// Clear the status bit
		NRF24_write_register(REG_STATUS, _BV(BIT_RX_DR));
 8003832:	2140      	movs	r1, #64	; 0x40
 8003834:	2007      	movs	r0, #7
 8003836:	f7ff fef5 	bl	8003624 <NRF24_write_register>

		// Handle ack payload receipt
		if (status & _BV(BIT_TX_DS)) {
 800383a:	06a3      	lsls	r3, r4, #26
 800383c:	d503      	bpl.n	8003846 <NRF24_availablePipe+0x34>
			NRF24_write_register(REG_STATUS, _BV(BIT_TX_DS));
 800383e:	2120      	movs	r1, #32
 8003840:	2007      	movs	r0, #7
 8003842:	f7ff feef 	bl	8003624 <NRF24_write_register>
		}
	}
	return result;
}
 8003846:	4630      	mov	r0, r6
 8003848:	bd70      	pop	{r4, r5, r6, pc}

0800384a <NRF24_available>:
	return NRF24_availablePipe(NULL);
 800384a:	2000      	movs	r0, #0
 800384c:	f7ff bfe1 	b.w	8003812 <NRF24_availablePipe>

08003850 <NRF24_startWrite>:
//40. Start write (for IRQ mode)
void NRF24_startWrite(const void* buf, uint8_t len) {
 8003850:	b538      	push	{r3, r4, r5, lr}
 8003852:	4604      	mov	r4, r0
	// Transmitter power-up
	NRF24_ce(0);
 8003854:	2000      	movs	r0, #0
void NRF24_startWrite(const void* buf, uint8_t len) {
 8003856:	460d      	mov	r5, r1
	NRF24_ce(0);
 8003858:	f7ff fe98 	bl	800358c <NRF24_ce>
	NRF24_write_register(REG_CONFIG,
			(NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP))
 800385c:	2000      	movs	r0, #0
 800385e:	f7ff fea3 	bl	80035a8 <NRF24_read_register>
	NRF24_write_register(REG_CONFIG,
 8003862:	f000 01fc 	and.w	r1, r0, #252	; 0xfc
 8003866:	f041 0102 	orr.w	r1, r1, #2
 800386a:	2000      	movs	r0, #0
 800386c:	f7ff feda 	bl	8003624 <NRF24_write_register>
 8003870:	f7ff fe72 	bl	8003558 <NRF24_ce.part.1>
					& ~_BV(BIT_PRIM_RX));
	NRF24_ce(1);
	NRF24_DelayMicroSeconds(150);

	// Send the payload
	NRF24_write_payload(buf, len);
 8003874:	4620      	mov	r0, r4
 8003876:	4629      	mov	r1, r5
 8003878:	f7ff ff0a 	bl	8003690 <NRF24_write_payload>
 800387c:	f7ff fe6c 	bl	8003558 <NRF24_ce.part.1>

	// Enable Tx for 15usec
	NRF24_ce(1);
	NRF24_DelayMicroSeconds(15);
	NRF24_ce(0);
}
 8003880:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	NRF24_ce(0);
 8003884:	2000      	movs	r0, #0
 8003886:	f7ff be81 	b.w	800358c <NRF24_ce>

0800388a <NRF24_whatHappened>:
	bool result = ack_payload_available;
	ack_payload_available = false;
	return result;
}
//43. Check interrupt flags
void NRF24_whatHappened(bool *tx_ok, bool *tx_fail, bool *rx_ready) {
 800388a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800388c:	4605      	mov	r5, r0
 800388e:	460f      	mov	r7, r1
 8003890:	4616      	mov	r6, r2
	uint8_t status = NRF24_get_status();
 8003892:	f7ff ff21 	bl	80036d8 <NRF24_get_status>
	*tx_ok = 0;
 8003896:	2300      	movs	r3, #0
	uint8_t status = NRF24_get_status();
 8003898:	4604      	mov	r4, r0
	*tx_ok = 0;
 800389a:	702b      	strb	r3, [r5, #0]
	NRF24_write_register(REG_STATUS,
 800389c:	2170      	movs	r1, #112	; 0x70
 800389e:	2007      	movs	r0, #7
 80038a0:	f7ff fec0 	bl	8003624 <NRF24_write_register>
	_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT));
	// Report to the user what happened
	*tx_ok = status & _BV(BIT_TX_DS);
 80038a4:	f3c4 1340 	ubfx	r3, r4, #5, #1
 80038a8:	702b      	strb	r3, [r5, #0]
	*tx_fail = status & _BV(BIT_MAX_RT);
 80038aa:	f3c4 1300 	ubfx	r3, r4, #4, #1
	*rx_ready = status & _BV(BIT_RX_DR);
 80038ae:	f3c4 1480 	ubfx	r4, r4, #6, #1
	*tx_fail = status & _BV(BIT_MAX_RT);
 80038b2:	703b      	strb	r3, [r7, #0]
	*rx_ready = status & _BV(BIT_RX_DR);
 80038b4:	7034      	strb	r4, [r6, #0]
 80038b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080038b8 <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void) {
	NRF24_write_register(REG_STATUS,
 80038b8:	2170      	movs	r1, #112	; 0x70
 80038ba:	2007      	movs	r0, #7
 80038bc:	f7ff beb2 	b.w	8003624 <NRF24_write_register>

080038c0 <NRF24_write>:
bool NRF24_write(const void* buf, uint8_t len) {
 80038c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80038c2:	4604      	mov	r4, r0
 80038c4:	460d      	mov	r5, r1
	NRF24_resetStatus();
 80038c6:	f7ff fff7 	bl	80038b8 <NRF24_resetStatus>
	NRF24_startWrite(buf, len);
 80038ca:	4620      	mov	r0, r4
 80038cc:	4629      	mov	r1, r5
 80038ce:	f7ff ffbf 	bl	8003850 <NRF24_startWrite>
	uint32_t sent_at = HAL_GetTick();
 80038d2:	f7fd f8dd 	bl	8000a90 <HAL_GetTick>
 80038d6:	4604      	mov	r4, r0
		NRF24_read_registerN(REG_OBSERVE_TX, &observe_tx, 1);
 80038d8:	2201      	movs	r2, #1
 80038da:	f10d 0105 	add.w	r1, sp, #5
 80038de:	2008      	movs	r0, #8
 80038e0:	f7ff fe82 	bl	80035e8 <NRF24_read_registerN>
		status = NRF24_get_status();
 80038e4:	f7ff fef8 	bl	80036d8 <NRF24_get_status>
			&& (HAL_GetTick() - sent_at < timeout));
 80038e8:	f010 0f30 	tst.w	r0, #48	; 0x30
 80038ec:	d016      	beq.n	800391c <NRF24_write+0x5c>
	NRF24_whatHappened(&tx_ok, &tx_fail, &ack_payload_available);
 80038ee:	4c0e      	ldr	r4, [pc, #56]	; (8003928 <NRF24_write+0x68>)
 80038f0:	f10d 0107 	add.w	r1, sp, #7
 80038f4:	4622      	mov	r2, r4
 80038f6:	f10d 0006 	add.w	r0, sp, #6
 80038fa:	f7ff ffc6 	bl	800388a <NRF24_whatHappened>
	if (ack_payload_available) {
 80038fe:	7823      	ldrb	r3, [r4, #0]
	retStatus = tx_ok;
 8003900:	f89d 5006 	ldrb.w	r5, [sp, #6]
	if (ack_payload_available) {
 8003904:	b11b      	cbz	r3, 800390e <NRF24_write+0x4e>
		ack_payload_length = NRF24_getDynamicPayloadSize();
 8003906:	f7ff ff16 	bl	8003736 <NRF24_getDynamicPayloadSize>
 800390a:	4b08      	ldr	r3, [pc, #32]	; (800392c <NRF24_write+0x6c>)
 800390c:	7018      	strb	r0, [r3, #0]
	NRF24_available();
 800390e:	f7ff ff9c 	bl	800384a <NRF24_available>
	NRF24_flush_tx();
 8003912:	f7ff fed9 	bl	80036c8 <NRF24_flush_tx>
}
 8003916:	4628      	mov	r0, r5
 8003918:	b003      	add	sp, #12
 800391a:	bd30      	pop	{r4, r5, pc}
			&& (HAL_GetTick() - sent_at < timeout));
 800391c:	f7fd f8b8 	bl	8000a90 <HAL_GetTick>
 8003920:	1b00      	subs	r0, r0, r4
 8003922:	2809      	cmp	r0, #9
 8003924:	d9d8      	bls.n	80038d8 <NRF24_write+0x18>
 8003926:	e7e2      	b.n	80038ee <NRF24_write+0x2e>
 8003928:	2000009d 	.word	0x2000009d
 800392c:	2000009e 	.word	0x2000009e

08003930 <NRF24_ACTIVATE_cmd>:
	_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT));
}

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void) {
 8003930:	b507      	push	{r0, r1, r2, lr}
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8003932:	2000      	movs	r0, #0
 8003934:	f7ff fe1c 	bl	8003570 <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 8003938:	2350      	movs	r3, #80	; 0x50
 800393a:	f88d 3004 	strb.w	r3, [sp, #4]
	cmdRxBuf[1] = 0x73;
 800393e:	2373      	movs	r3, #115	; 0x73
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8003940:	2202      	movs	r2, #2
	cmdRxBuf[1] = 0x73;
 8003942:	f88d 3005 	strb.w	r3, [sp, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8003946:	a901      	add	r1, sp, #4
 8003948:	2364      	movs	r3, #100	; 0x64
 800394a:	4804      	ldr	r0, [pc, #16]	; (800395c <NRF24_ACTIVATE_cmd+0x2c>)
 800394c:	f7fe fe0d 	bl	800256a <HAL_SPI_Transmit>
 8003950:	f7ff fdf6 	bl	8003540 <NRF24_csn.part.0>
	NRF24_csn(1);
}
 8003954:	b003      	add	sp, #12
 8003956:	f85d fb04 	ldr.w	pc, [sp], #4
 800395a:	bf00      	nop
 800395c:	200000a8 	.word	0x200000a8

08003960 <printRadioSettings>:
//48. Get AckPayload Size
uint8_t NRF24_GetAckPayloadSize(void) {
	return ack_payload_length;
}

void printRadioSettings(void) {
 8003960:	b510      	push	{r4, lr}
 8003962:	b0a0      	sub	sp, #128	; 0x80
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf,
 8003964:	49bc      	ldr	r1, [pc, #752]	; (8003c58 <printRadioSettings+0x2f8>)
 8003966:	a807      	add	r0, sp, #28
 8003968:	f001 fb48 	bl	8004ffc <strcpy>
			"\r\n**********************************************\r\n");
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 800396c:	a807      	add	r0, sp, #28
 800396e:	f7fc fc5b 	bl	8000228 <strlen>
 8003972:	230a      	movs	r3, #10
 8003974:	b282      	uxth	r2, r0
 8003976:	a907      	add	r1, sp, #28
 8003978:	48b8      	ldr	r0, [pc, #736]	; (8003c5c <printRadioSettings+0x2fc>)
 800397a:	f7ff f9f3 	bl	8002d64 <HAL_UART_Transmit>
			10);
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 800397e:	2000      	movs	r0, #0
 8003980:	f7ff fe12 	bl	80035a8 <NRF24_read_register>
	if (reg8Val & (1 << 3)) {
 8003984:	0704      	lsls	r4, r0, #28
 8003986:	f140 8230 	bpl.w	8003dea <printRadioSettings+0x48a>
		if (reg8Val & (1 << 2))
 800398a:	0740      	lsls	r0, r0, #29
			sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 800398c:	bf4c      	ite	mi
 800398e:	49b4      	ldrmi	r1, [pc, #720]	; (8003c60 <printRadioSettings+0x300>)
		else
			sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");
 8003990:	49b4      	ldrpl	r1, [pc, #720]	; (8003c64 <printRadioSettings+0x304>)
	} else {
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8003992:	a807      	add	r0, sp, #28
 8003994:	f001 fb32 	bl	8004ffc <strcpy>
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003998:	a807      	add	r0, sp, #28
 800399a:	f7fc fc45 	bl	8000228 <strlen>
 800399e:	230a      	movs	r3, #10
 80039a0:	b282      	uxth	r2, r0
 80039a2:	a907      	add	r1, sp, #28
 80039a4:	48ad      	ldr	r0, [pc, #692]	; (8003c5c <printRadioSettings+0x2fc>)
 80039a6:	f7ff f9dd 	bl	8002d64 <HAL_UART_Transmit>
			10);
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 80039aa:	2001      	movs	r0, #1
 80039ac:	f7ff fdfc 	bl	80035a8 <NRF24_read_register>
	sprintf(uartTxBuf,
 80039b0:	f3c0 1340 	ubfx	r3, r0, #5, #1
 80039b4:	9303      	str	r3, [sp, #12]
 80039b6:	f3c0 1300 	ubfx	r3, r0, #4, #1
 80039ba:	9302      	str	r3, [sp, #8]
 80039bc:	f3c0 03c0 	ubfx	r3, r0, #3, #1
 80039c0:	9301      	str	r3, [sp, #4]
 80039c2:	f3c0 0380 	ubfx	r3, r0, #2, #1
 80039c6:	f000 0201 	and.w	r2, r0, #1
 80039ca:	49a7      	ldr	r1, [pc, #668]	; (8003c68 <printRadioSettings+0x308>)
 80039cc:	9300      	str	r3, [sp, #0]
 80039ce:	f3c0 0340 	ubfx	r3, r0, #1, #1
 80039d2:	a807      	add	r0, sp, #28
 80039d4:	f001 faee 	bl	8004fb4 <siprintf>
			"ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
			_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)),
			_BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)),
			_BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 80039d8:	a807      	add	r0, sp, #28
 80039da:	f7fc fc25 	bl	8000228 <strlen>
 80039de:	230a      	movs	r3, #10
 80039e0:	b282      	uxth	r2, r0
 80039e2:	a907      	add	r1, sp, #28
 80039e4:	489d      	ldr	r0, [pc, #628]	; (8003c5c <printRadioSettings+0x2fc>)
 80039e6:	f7ff f9bd 	bl	8002d64 <HAL_UART_Transmit>
			10);
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 80039ea:	2002      	movs	r0, #2
 80039ec:	f7ff fddc 	bl	80035a8 <NRF24_read_register>
	sprintf(uartTxBuf,
 80039f0:	f3c0 1340 	ubfx	r3, r0, #5, #1
 80039f4:	9303      	str	r3, [sp, #12]
 80039f6:	f3c0 1300 	ubfx	r3, r0, #4, #1
 80039fa:	9302      	str	r3, [sp, #8]
 80039fc:	f3c0 03c0 	ubfx	r3, r0, #3, #1
 8003a00:	9301      	str	r3, [sp, #4]
 8003a02:	f3c0 0380 	ubfx	r3, r0, #2, #1
 8003a06:	f000 0201 	and.w	r2, r0, #1
 8003a0a:	4998      	ldr	r1, [pc, #608]	; (8003c6c <printRadioSettings+0x30c>)
 8003a0c:	9300      	str	r3, [sp, #0]
 8003a0e:	f3c0 0340 	ubfx	r3, r0, #1, #1
 8003a12:	a807      	add	r0, sp, #28
 8003a14:	f001 face 	bl	8004fb4 <siprintf>
			"EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
			_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)),
			_BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)),
			_BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003a18:	a807      	add	r0, sp, #28
 8003a1a:	f7fc fc05 	bl	8000228 <strlen>
 8003a1e:	230a      	movs	r3, #10
 8003a20:	b282      	uxth	r2, r0
 8003a22:	a907      	add	r1, sp, #28
 8003a24:	488d      	ldr	r0, [pc, #564]	; (8003c5c <printRadioSettings+0x2fc>)
 8003a26:	f7ff f99d 	bl	8002d64 <HAL_UART_Transmit>
			10);
	//d) Address width
	reg8Val = NRF24_read_register(0x03) & 0x03;
 8003a2a:	2003      	movs	r0, #3
 8003a2c:	f7ff fdbc 	bl	80035a8 <NRF24_read_register>
 8003a30:	f000 0203 	and.w	r2, r0, #3
	reg8Val += 2;
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 8003a34:	3202      	adds	r2, #2
 8003a36:	498e      	ldr	r1, [pc, #568]	; (8003c70 <printRadioSettings+0x310>)
 8003a38:	a807      	add	r0, sp, #28
 8003a3a:	f001 fabb 	bl	8004fb4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003a3e:	a807      	add	r0, sp, #28
 8003a40:	f7fc fbf2 	bl	8000228 <strlen>
 8003a44:	230a      	movs	r3, #10
 8003a46:	b282      	uxth	r2, r0
 8003a48:	a907      	add	r1, sp, #28
 8003a4a:	4884      	ldr	r0, [pc, #528]	; (8003c5c <printRadioSettings+0x2fc>)
 8003a4c:	f7ff f98a 	bl	8002d64 <HAL_UART_Transmit>
			10);
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 8003a50:	2005      	movs	r0, #5
 8003a52:	f7ff fda9 	bl	80035a8 <NRF24_read_register>
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val & 0x7F);
 8003a56:	4987      	ldr	r1, [pc, #540]	; (8003c74 <printRadioSettings+0x314>)
 8003a58:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8003a5c:	a807      	add	r0, sp, #28
 8003a5e:	f001 faa9 	bl	8004fb4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003a62:	a807      	add	r0, sp, #28
 8003a64:	f7fc fbe0 	bl	8000228 <strlen>
 8003a68:	a907      	add	r1, sp, #28
 8003a6a:	b282      	uxth	r2, r0
 8003a6c:	230a      	movs	r3, #10
 8003a6e:	487b      	ldr	r0, [pc, #492]	; (8003c5c <printRadioSettings+0x2fc>)
 8003a70:	f7ff f978 	bl	8002d64 <HAL_UART_Transmit>
			10);
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 8003a74:	2006      	movs	r0, #6
 8003a76:	f7ff fd97 	bl	80035a8 <NRF24_read_register>
	if (reg8Val & (1 << 3))
 8003a7a:	0701      	lsls	r1, r0, #28
		sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 8003a7c:	bf4c      	ite	mi
 8003a7e:	497e      	ldrmi	r1, [pc, #504]	; (8003c78 <printRadioSettings+0x318>)
	else
		sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 8003a80:	497e      	ldrpl	r1, [pc, #504]	; (8003c7c <printRadioSettings+0x31c>)
	reg8Val = NRF24_read_register(0x06);
 8003a82:	4604      	mov	r4, r0
		sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 8003a84:	a807      	add	r0, sp, #28
 8003a86:	f001 fab9 	bl	8004ffc <strcpy>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003a8a:	a807      	add	r0, sp, #28
 8003a8c:	f7fc fbcc 	bl	8000228 <strlen>
			10);
	reg8Val &= (3 << 1);
	reg8Val = (reg8Val >> 1);
 8003a90:	f3c4 0441 	ubfx	r4, r4, #1, #2
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003a94:	b282      	uxth	r2, r0
 8003a96:	230a      	movs	r3, #10
 8003a98:	a907      	add	r1, sp, #28
 8003a9a:	4870      	ldr	r0, [pc, #448]	; (8003c5c <printRadioSettings+0x2fc>)
 8003a9c:	f7ff f962 	bl	8002d64 <HAL_UART_Transmit>
	if (reg8Val == 0)
 8003aa0:	2c00      	cmp	r4, #0
 8003aa2:	f040 81a4 	bne.w	8003dee <printRadioSettings+0x48e>
		sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8003aa6:	4976      	ldr	r1, [pc, #472]	; (8003c80 <printRadioSettings+0x320>)
	else if (reg8Val == 1)
		sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
	else if (reg8Val == 2)
		sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
	else if (reg8Val == 3)
		sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8003aa8:	a807      	add	r0, sp, #28
 8003aaa:	f001 faa7 	bl	8004ffc <strcpy>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003aae:	a807      	add	r0, sp, #28
 8003ab0:	f7fc fbba 	bl	8000228 <strlen>
 8003ab4:	230a      	movs	r3, #10
 8003ab6:	b282      	uxth	r2, r0
 8003ab8:	a907      	add	r1, sp, #28
 8003aba:	4868      	ldr	r0, [pc, #416]	; (8003c5c <printRadioSettings+0x2fc>)
 8003abc:	f7ff f952 	bl	8002d64 <HAL_UART_Transmit>
			10);
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 8003ac0:	a905      	add	r1, sp, #20
 8003ac2:	2205      	movs	r2, #5
 8003ac4:	200a      	movs	r0, #10
 8003ac6:	f7ff fd8f 	bl	80035e8 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n",
 8003aca:	f89d 1014 	ldrb.w	r1, [sp, #20]
 8003ace:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8003ad2:	9102      	str	r1, [sp, #8]
 8003ad4:	f89d 1015 	ldrb.w	r1, [sp, #21]
 8003ad8:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8003adc:	9101      	str	r1, [sp, #4]
 8003ade:	f89d 1016 	ldrb.w	r1, [sp, #22]
 8003ae2:	a807      	add	r0, sp, #28
 8003ae4:	9100      	str	r1, [sp, #0]
 8003ae6:	4967      	ldr	r1, [pc, #412]	; (8003c84 <printRadioSettings+0x324>)
 8003ae8:	f001 fa64 	bl	8004fb4 <siprintf>
			pipeAddrs[4], pipeAddrs[3], pipeAddrs[2], pipeAddrs[1],
			pipeAddrs[0]);
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003aec:	a807      	add	r0, sp, #28
 8003aee:	f7fc fb9b 	bl	8000228 <strlen>
 8003af2:	230a      	movs	r3, #10
 8003af4:	b282      	uxth	r2, r0
 8003af6:	a907      	add	r1, sp, #28
 8003af8:	4858      	ldr	r0, [pc, #352]	; (8003c5c <printRadioSettings+0x2fc>)
 8003afa:	f7ff f933 	bl	8002d64 <HAL_UART_Transmit>
			10);

	NRF24_read_registerN(0x0A + 1, pipeAddrs, 5);
 8003afe:	a905      	add	r1, sp, #20
 8003b00:	2205      	movs	r2, #5
 8003b02:	200b      	movs	r0, #11
 8003b04:	f7ff fd70 	bl	80035e8 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n",
 8003b08:	f89d 1014 	ldrb.w	r1, [sp, #20]
 8003b0c:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8003b10:	9102      	str	r1, [sp, #8]
 8003b12:	f89d 1015 	ldrb.w	r1, [sp, #21]
 8003b16:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8003b1a:	9101      	str	r1, [sp, #4]
 8003b1c:	f89d 1016 	ldrb.w	r1, [sp, #22]
 8003b20:	a807      	add	r0, sp, #28
 8003b22:	9100      	str	r1, [sp, #0]
 8003b24:	4958      	ldr	r1, [pc, #352]	; (8003c88 <printRadioSettings+0x328>)
 8003b26:	f001 fa45 	bl	8004fb4 <siprintf>
			pipeAddrs[4], pipeAddrs[3], pipeAddrs[2], pipeAddrs[1],
			pipeAddrs[0]);
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003b2a:	a807      	add	r0, sp, #28
 8003b2c:	f7fc fb7c 	bl	8000228 <strlen>
 8003b30:	230a      	movs	r3, #10
 8003b32:	b282      	uxth	r2, r0
 8003b34:	a907      	add	r1, sp, #28
 8003b36:	4849      	ldr	r0, [pc, #292]	; (8003c5c <printRadioSettings+0x2fc>)
 8003b38:	f7ff f914 	bl	8002d64 <HAL_UART_Transmit>
			10);

	NRF24_read_registerN(0x0A + 2, pipeAddrs, 1);
 8003b3c:	a905      	add	r1, sp, #20
 8003b3e:	2201      	movs	r2, #1
 8003b40:	200c      	movs	r0, #12
 8003b42:	f7ff fd51 	bl	80035e8 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n",
 8003b46:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8003b4a:	4950      	ldr	r1, [pc, #320]	; (8003c8c <printRadioSettings+0x32c>)
 8003b4c:	a807      	add	r0, sp, #28
 8003b4e:	f001 fa31 	bl	8004fb4 <siprintf>
			pipeAddrs[0]);
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003b52:	a807      	add	r0, sp, #28
 8003b54:	f7fc fb68 	bl	8000228 <strlen>
 8003b58:	230a      	movs	r3, #10
 8003b5a:	b282      	uxth	r2, r0
 8003b5c:	a907      	add	r1, sp, #28
 8003b5e:	483f      	ldr	r0, [pc, #252]	; (8003c5c <printRadioSettings+0x2fc>)
 8003b60:	f7ff f900 	bl	8002d64 <HAL_UART_Transmit>
			10);

	NRF24_read_registerN(0x0A + 3, pipeAddrs, 1);
 8003b64:	a905      	add	r1, sp, #20
 8003b66:	2201      	movs	r2, #1
 8003b68:	200d      	movs	r0, #13
 8003b6a:	f7ff fd3d 	bl	80035e8 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n",
 8003b6e:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8003b72:	4947      	ldr	r1, [pc, #284]	; (8003c90 <printRadioSettings+0x330>)
 8003b74:	a807      	add	r0, sp, #28
 8003b76:	f001 fa1d 	bl	8004fb4 <siprintf>
			pipeAddrs[0]);
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003b7a:	a807      	add	r0, sp, #28
 8003b7c:	f7fc fb54 	bl	8000228 <strlen>
 8003b80:	230a      	movs	r3, #10
 8003b82:	b282      	uxth	r2, r0
 8003b84:	a907      	add	r1, sp, #28
 8003b86:	4835      	ldr	r0, [pc, #212]	; (8003c5c <printRadioSettings+0x2fc>)
 8003b88:	f7ff f8ec 	bl	8002d64 <HAL_UART_Transmit>
			10);

	NRF24_read_registerN(0x0A + 4, pipeAddrs, 1);
 8003b8c:	a905      	add	r1, sp, #20
 8003b8e:	2201      	movs	r2, #1
 8003b90:	200e      	movs	r0, #14
 8003b92:	f7ff fd29 	bl	80035e8 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n",
 8003b96:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8003b9a:	493e      	ldr	r1, [pc, #248]	; (8003c94 <printRadioSettings+0x334>)
 8003b9c:	a807      	add	r0, sp, #28
 8003b9e:	f001 fa09 	bl	8004fb4 <siprintf>
			pipeAddrs[0]);
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003ba2:	a807      	add	r0, sp, #28
 8003ba4:	f7fc fb40 	bl	8000228 <strlen>
 8003ba8:	230a      	movs	r3, #10
 8003baa:	b282      	uxth	r2, r0
 8003bac:	a907      	add	r1, sp, #28
 8003bae:	482b      	ldr	r0, [pc, #172]	; (8003c5c <printRadioSettings+0x2fc>)
 8003bb0:	f7ff f8d8 	bl	8002d64 <HAL_UART_Transmit>
			10);

	NRF24_read_registerN(0x0A + 5, pipeAddrs, 1);
 8003bb4:	a905      	add	r1, sp, #20
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	200f      	movs	r0, #15
 8003bba:	f7ff fd15 	bl	80035e8 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n",
 8003bbe:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8003bc2:	4935      	ldr	r1, [pc, #212]	; (8003c98 <printRadioSettings+0x338>)
 8003bc4:	a807      	add	r0, sp, #28
 8003bc6:	f001 f9f5 	bl	8004fb4 <siprintf>
			pipeAddrs[0]);
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003bca:	a807      	add	r0, sp, #28
 8003bcc:	f7fc fb2c 	bl	8000228 <strlen>
 8003bd0:	230a      	movs	r3, #10
 8003bd2:	b282      	uxth	r2, r0
 8003bd4:	a907      	add	r1, sp, #28
 8003bd6:	4821      	ldr	r0, [pc, #132]	; (8003c5c <printRadioSettings+0x2fc>)
 8003bd8:	f7ff f8c4 	bl	8002d64 <HAL_UART_Transmit>
			10);

	NRF24_read_registerN(0x0A + 6, pipeAddrs, 5);
 8003bdc:	a905      	add	r1, sp, #20
 8003bde:	2205      	movs	r2, #5
 8003be0:	2010      	movs	r0, #16
 8003be2:	f7ff fd01 	bl	80035e8 <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n",
 8003be6:	f89d 1014 	ldrb.w	r1, [sp, #20]
 8003bea:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8003bee:	9102      	str	r1, [sp, #8]
 8003bf0:	f89d 1015 	ldrb.w	r1, [sp, #21]
 8003bf4:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8003bf8:	9101      	str	r1, [sp, #4]
 8003bfa:	f89d 1016 	ldrb.w	r1, [sp, #22]
 8003bfe:	a807      	add	r0, sp, #28
 8003c00:	9100      	str	r1, [sp, #0]
 8003c02:	4926      	ldr	r1, [pc, #152]	; (8003c9c <printRadioSettings+0x33c>)
 8003c04:	f001 f9d6 	bl	8004fb4 <siprintf>
			pipeAddrs[4], pipeAddrs[3], pipeAddrs[2], pipeAddrs[1],
			pipeAddrs[0]);
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003c08:	a807      	add	r0, sp, #28
 8003c0a:	f7fc fb0d 	bl	8000228 <strlen>
 8003c0e:	230a      	movs	r3, #10
 8003c10:	b282      	uxth	r2, r0
 8003c12:	a907      	add	r1, sp, #28
 8003c14:	4811      	ldr	r0, [pc, #68]	; (8003c5c <printRadioSettings+0x2fc>)
 8003c16:	f7ff f8a5 	bl	8002d64 <HAL_UART_Transmit>
			10);

	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 8003c1a:	2011      	movs	r0, #17
 8003c1c:	f7ff fcc4 	bl	80035a8 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 8003c20:	491f      	ldr	r1, [pc, #124]	; (8003ca0 <printRadioSettings+0x340>)
 8003c22:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8003c26:	a807      	add	r0, sp, #28
 8003c28:	f001 f9c4 	bl	8004fb4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003c2c:	a807      	add	r0, sp, #28
 8003c2e:	f7fc fafb 	bl	8000228 <strlen>
 8003c32:	230a      	movs	r3, #10
 8003c34:	b282      	uxth	r2, r0
 8003c36:	a907      	add	r1, sp, #28
 8003c38:	4808      	ldr	r0, [pc, #32]	; (8003c5c <printRadioSettings+0x2fc>)
 8003c3a:	f7ff f893 	bl	8002d64 <HAL_UART_Transmit>
			10);

	reg8Val = NRF24_read_register(0x11 + 1);
 8003c3e:	2012      	movs	r0, #18
 8003c40:	f7ff fcb2 	bl	80035a8 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 8003c44:	4917      	ldr	r1, [pc, #92]	; (8003ca4 <printRadioSettings+0x344>)
 8003c46:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8003c4a:	a807      	add	r0, sp, #28
 8003c4c:	f001 f9b2 	bl	8004fb4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003c50:	a807      	add	r0, sp, #28
 8003c52:	f7fc fae9 	bl	8000228 <strlen>
 8003c56:	e027      	b.n	8003ca8 <printRadioSettings+0x348>
 8003c58:	08006677 	.word	0x08006677
 8003c5c:	20000100 	.word	0x20000100
 8003c60:	080066aa 	.word	0x080066aa
 8003c64:	080066c6 	.word	0x080066c6
 8003c68:	080066f5 	.word	0x080066f5
 8003c6c:	08006739 	.word	0x08006739
 8003c70:	08006782 	.word	0x08006782
 8003c74:	0800679b 	.word	0x0800679b
 8003c78:	080067ae 	.word	0x080067ae
 8003c7c:	080067c5 	.word	0x080067c5
 8003c80:	080067dc 	.word	0x080067dc
 8003c84:	08006829 	.word	0x08006829
 8003c88:	08006859 	.word	0x08006859
 8003c8c:	08006889 	.word	0x08006889
 8003c90:	080068b1 	.word	0x080068b1
 8003c94:	080068d9 	.word	0x080068d9
 8003c98:	08006901 	.word	0x08006901
 8003c9c:	08006929 	.word	0x08006929
 8003ca0:	08006953 	.word	0x08006953
 8003ca4:	0800696c 	.word	0x0800696c
 8003ca8:	230a      	movs	r3, #10
 8003caa:	b282      	uxth	r2, r0
 8003cac:	a907      	add	r1, sp, #28
 8003cae:	4854      	ldr	r0, [pc, #336]	; (8003e00 <printRadioSettings+0x4a0>)
 8003cb0:	f7ff f858 	bl	8002d64 <HAL_UART_Transmit>
			10);

	reg8Val = NRF24_read_register(0x11 + 2);
 8003cb4:	2013      	movs	r0, #19
 8003cb6:	f7ff fc77 	bl	80035a8 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 8003cba:	4952      	ldr	r1, [pc, #328]	; (8003e04 <printRadioSettings+0x4a4>)
 8003cbc:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8003cc0:	a807      	add	r0, sp, #28
 8003cc2:	f001 f977 	bl	8004fb4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003cc6:	a807      	add	r0, sp, #28
 8003cc8:	f7fc faae 	bl	8000228 <strlen>
 8003ccc:	230a      	movs	r3, #10
 8003cce:	b282      	uxth	r2, r0
 8003cd0:	a907      	add	r1, sp, #28
 8003cd2:	484b      	ldr	r0, [pc, #300]	; (8003e00 <printRadioSettings+0x4a0>)
 8003cd4:	f7ff f846 	bl	8002d64 <HAL_UART_Transmit>
			10);

	reg8Val = NRF24_read_register(0x11 + 3);
 8003cd8:	2014      	movs	r0, #20
 8003cda:	f7ff fc65 	bl	80035a8 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 8003cde:	494a      	ldr	r1, [pc, #296]	; (8003e08 <printRadioSettings+0x4a8>)
 8003ce0:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8003ce4:	a807      	add	r0, sp, #28
 8003ce6:	f001 f965 	bl	8004fb4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003cea:	a807      	add	r0, sp, #28
 8003cec:	f7fc fa9c 	bl	8000228 <strlen>
 8003cf0:	230a      	movs	r3, #10
 8003cf2:	b282      	uxth	r2, r0
 8003cf4:	a907      	add	r1, sp, #28
 8003cf6:	4842      	ldr	r0, [pc, #264]	; (8003e00 <printRadioSettings+0x4a0>)
 8003cf8:	f7ff f834 	bl	8002d64 <HAL_UART_Transmit>
			10);

	reg8Val = NRF24_read_register(0x11 + 4);
 8003cfc:	2015      	movs	r0, #21
 8003cfe:	f7ff fc53 	bl	80035a8 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 8003d02:	4942      	ldr	r1, [pc, #264]	; (8003e0c <printRadioSettings+0x4ac>)
 8003d04:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8003d08:	a807      	add	r0, sp, #28
 8003d0a:	f001 f953 	bl	8004fb4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003d0e:	a807      	add	r0, sp, #28
 8003d10:	f7fc fa8a 	bl	8000228 <strlen>
 8003d14:	230a      	movs	r3, #10
 8003d16:	b282      	uxth	r2, r0
 8003d18:	a907      	add	r1, sp, #28
 8003d1a:	4839      	ldr	r0, [pc, #228]	; (8003e00 <printRadioSettings+0x4a0>)
 8003d1c:	f7ff f822 	bl	8002d64 <HAL_UART_Transmit>
			10);

	reg8Val = NRF24_read_register(0x11 + 5);
 8003d20:	2016      	movs	r0, #22
 8003d22:	f7ff fc41 	bl	80035a8 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 8003d26:	493a      	ldr	r1, [pc, #232]	; (8003e10 <printRadioSettings+0x4b0>)
 8003d28:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8003d2c:	a807      	add	r0, sp, #28
 8003d2e:	f001 f941 	bl	8004fb4 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003d32:	a807      	add	r0, sp, #28
 8003d34:	f7fc fa78 	bl	8000228 <strlen>
 8003d38:	a907      	add	r1, sp, #28
 8003d3a:	b282      	uxth	r2, r0
 8003d3c:	230a      	movs	r3, #10
 8003d3e:	4830      	ldr	r0, [pc, #192]	; (8003e00 <printRadioSettings+0x4a0>)
 8003d40:	f7ff f810 	bl	8002d64 <HAL_UART_Transmit>
			10);

	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 8003d44:	201c      	movs	r0, #28
 8003d46:	f7ff fc2f 	bl	80035a8 <NRF24_read_register>
	sprintf(uartTxBuf,
 8003d4a:	f3c0 1340 	ubfx	r3, r0, #5, #1
 8003d4e:	9303      	str	r3, [sp, #12]
 8003d50:	f3c0 1300 	ubfx	r3, r0, #4, #1
 8003d54:	9302      	str	r3, [sp, #8]
 8003d56:	f3c0 03c0 	ubfx	r3, r0, #3, #1
 8003d5a:	9301      	str	r3, [sp, #4]
 8003d5c:	f3c0 0380 	ubfx	r3, r0, #2, #1
 8003d60:	f000 0201 	and.w	r2, r0, #1
 8003d64:	9300      	str	r3, [sp, #0]
 8003d66:	492b      	ldr	r1, [pc, #172]	; (8003e14 <printRadioSettings+0x4b4>)
 8003d68:	f3c0 0340 	ubfx	r3, r0, #1, #1
 8003d6c:	a807      	add	r0, sp, #28
 8003d6e:	f001 f921 	bl	8004fb4 <siprintf>
			"DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
			_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)),
			_BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)),
			_BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003d72:	a807      	add	r0, sp, #28
 8003d74:	f7fc fa58 	bl	8000228 <strlen>
 8003d78:	a907      	add	r1, sp, #28
 8003d7a:	b282      	uxth	r2, r0
 8003d7c:	230a      	movs	r3, #10
 8003d7e:	4820      	ldr	r0, [pc, #128]	; (8003e00 <printRadioSettings+0x4a0>)
 8003d80:	f7fe fff0 	bl	8002d64 <HAL_UART_Transmit>
			10);

	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 8003d84:	201d      	movs	r0, #29
 8003d86:	f7ff fc0f 	bl	80035a8 <NRF24_read_register>
	if (reg8Val & (1 << 2))
 8003d8a:	0742      	lsls	r2, r0, #29
		sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 8003d8c:	bf4c      	ite	mi
 8003d8e:	4922      	ldrmi	r1, [pc, #136]	; (8003e18 <printRadioSettings+0x4b8>)
	else
		sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 8003d90:	4922      	ldrpl	r1, [pc, #136]	; (8003e1c <printRadioSettings+0x4bc>)
	reg8Val = NRF24_read_register(0x1d);
 8003d92:	4604      	mov	r4, r0
		sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 8003d94:	a807      	add	r0, sp, #28
 8003d96:	f001 f931 	bl	8004ffc <strcpy>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003d9a:	a807      	add	r0, sp, #28
 8003d9c:	f7fc fa44 	bl	8000228 <strlen>
 8003da0:	a907      	add	r1, sp, #28
 8003da2:	230a      	movs	r3, #10
 8003da4:	b282      	uxth	r2, r0
 8003da6:	4816      	ldr	r0, [pc, #88]	; (8003e00 <printRadioSettings+0x4a0>)
 8003da8:	f7fe ffdc 	bl	8002d64 <HAL_UART_Transmit>
			10);

	//k) EN_ACK_PAY
	if (reg8Val & (1 << 1))
 8003dac:	07a3      	lsls	r3, r4, #30
		sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 8003dae:	bf4c      	ite	mi
 8003db0:	491b      	ldrmi	r1, [pc, #108]	; (8003e20 <printRadioSettings+0x4c0>)
	else
		sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 8003db2:	491c      	ldrpl	r1, [pc, #112]	; (8003e24 <printRadioSettings+0x4c4>)
 8003db4:	a807      	add	r0, sp, #28
 8003db6:	f001 f921 	bl	8004ffc <strcpy>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003dba:	a807      	add	r0, sp, #28
 8003dbc:	f7fc fa34 	bl	8000228 <strlen>
 8003dc0:	230a      	movs	r3, #10
 8003dc2:	b282      	uxth	r2, r0
 8003dc4:	a907      	add	r1, sp, #28
 8003dc6:	480e      	ldr	r0, [pc, #56]	; (8003e00 <printRadioSettings+0x4a0>)
 8003dc8:	f7fe ffcc 	bl	8002d64 <HAL_UART_Transmit>
			10);

	sprintf(uartTxBuf,
 8003dcc:	4916      	ldr	r1, [pc, #88]	; (8003e28 <printRadioSettings+0x4c8>)
 8003dce:	a807      	add	r0, sp, #28
 8003dd0:	f001 f914 	bl	8004ffc <strcpy>
			"\r\n**********************************************\r\n");
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
 8003dd4:	a807      	add	r0, sp, #28
 8003dd6:	f7fc fa27 	bl	8000228 <strlen>
 8003dda:	230a      	movs	r3, #10
 8003ddc:	b282      	uxth	r2, r0
 8003dde:	a907      	add	r1, sp, #28
 8003de0:	4807      	ldr	r0, [pc, #28]	; (8003e00 <printRadioSettings+0x4a0>)
 8003de2:	f7fe ffbf 	bl	8002d64 <HAL_UART_Transmit>
			10);
}
 8003de6:	b020      	add	sp, #128	; 0x80
 8003de8:	bd10      	pop	{r4, pc}
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8003dea:	4910      	ldr	r1, [pc, #64]	; (8003e2c <printRadioSettings+0x4cc>)
 8003dec:	e5d1      	b.n	8003992 <printRadioSettings+0x32>
	else if (reg8Val == 1)
 8003dee:	2c01      	cmp	r4, #1
 8003df0:	d101      	bne.n	8003df6 <printRadioSettings+0x496>
		sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 8003df2:	490f      	ldr	r1, [pc, #60]	; (8003e30 <printRadioSettings+0x4d0>)
 8003df4:	e658      	b.n	8003aa8 <printRadioSettings+0x148>
	else if (reg8Val == 2)
 8003df6:	2c02      	cmp	r4, #2
		sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 8003df8:	bf0c      	ite	eq
 8003dfa:	490e      	ldreq	r1, [pc, #56]	; (8003e34 <printRadioSettings+0x4d4>)
		sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8003dfc:	490e      	ldrne	r1, [pc, #56]	; (8003e38 <printRadioSettings+0x4d8>)
 8003dfe:	e653      	b.n	8003aa8 <printRadioSettings+0x148>
 8003e00:	20000100 	.word	0x20000100
 8003e04:	08006985 	.word	0x08006985
 8003e08:	0800699e 	.word	0x0800699e
 8003e0c:	080069b7 	.word	0x080069b7
 8003e10:	080069d0 	.word	0x080069d0
 8003e14:	080069e9 	.word	0x080069e9
 8003e18:	08006a33 	.word	0x08006a33
 8003e1c:	08006a49 	.word	0x08006a49
 8003e20:	08006a60 	.word	0x08006a60
 8003e24:	08006a7a 	.word	0x08006a7a
 8003e28:	08006677 	.word	0x08006677
 8003e2c:	080066e1 	.word	0x080066e1
 8003e30:	080067f0 	.word	0x080067f0
 8003e34:	08006804 	.word	0x08006804
 8003e38:	08006817 	.word	0x08006817

08003e3c <NRF24_begin>:
		uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI) {
 8003e3c:	b082      	sub	sp, #8
 8003e3e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003e40:	4606      	mov	r6, r0
 8003e42:	460d      	mov	r5, r1
 8003e44:	4614      	mov	r4, r2
 8003e46:	a906      	add	r1, sp, #24
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 8003e48:	2258      	movs	r2, #88	; 0x58
		uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI) {
 8003e4a:	f841 3f04 	str.w	r3, [r1, #4]!
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 8003e4e:	485f      	ldr	r0, [pc, #380]	; (8003fcc <NRF24_begin+0x190>)
 8003e50:	f001 f838 	bl	8004ec4 <memcpy>
	nrf24_PORT = nrf24PORT;
 8003e54:	4b5e      	ldr	r3, [pc, #376]	; (8003fd0 <NRF24_begin+0x194>)
 8003e56:	601e      	str	r6, [r3, #0]
	nrf24_CSN_PIN = nrfCSN_Pin;
 8003e58:	4b5e      	ldr	r3, [pc, #376]	; (8003fd4 <NRF24_begin+0x198>)
 8003e5a:	801d      	strh	r5, [r3, #0]
	nrf24_CE_PIN = nrfCE_Pin;
 8003e5c:	4b5e      	ldr	r3, [pc, #376]	; (8003fd8 <NRF24_begin+0x19c>)
	pipeAddrVar[0] = 0xE7;
 8003e5e:	ad02      	add	r5, sp, #8
	nrf24_CE_PIN = nrfCE_Pin;
 8003e60:	801c      	strh	r4, [r3, #0]
 8003e62:	f7ff fb6d 	bl	8003540 <NRF24_csn.part.0>
	NRF24_ce(0);
 8003e66:	2000      	movs	r0, #0
 8003e68:	f7ff fb90 	bl	800358c <NRF24_ce>
	HAL_Delay(5);
 8003e6c:	2005      	movs	r0, #5
 8003e6e:	f7fc fe15 	bl	8000a9c <HAL_Delay>
	NRF24_write_register(0x00, 0x08);
 8003e72:	2108      	movs	r1, #8
 8003e74:	2000      	movs	r0, #0
 8003e76:	f7ff fbd5 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 8003e7a:	213f      	movs	r1, #63	; 0x3f
 8003e7c:	2001      	movs	r0, #1
 8003e7e:	f7ff fbd1 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 8003e82:	2103      	movs	r1, #3
 8003e84:	2002      	movs	r0, #2
 8003e86:	f7ff fbcd 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 8003e8a:	2103      	movs	r1, #3
	pipeAddrVar[4] = 0xE7;
 8003e8c:	24e7      	movs	r4, #231	; 0xe7
	NRF24_write_register(0x03, 0x03);
 8003e8e:	4608      	mov	r0, r1
 8003e90:	f7ff fbc8 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 8003e94:	2103      	movs	r1, #3
 8003e96:	2004      	movs	r0, #4
 8003e98:	f7ff fbc4 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 8003e9c:	2102      	movs	r1, #2
 8003e9e:	2005      	movs	r0, #5
 8003ea0:	f7ff fbc0 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 8003ea4:	210f      	movs	r1, #15
 8003ea6:	2006      	movs	r0, #6
 8003ea8:	f7ff fbbc 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 8003eac:	210e      	movs	r1, #14
 8003eae:	2007      	movs	r0, #7
 8003eb0:	f7ff fbb8 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	2008      	movs	r0, #8
 8003eb8:	f7ff fbb4 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 8003ebc:	2100      	movs	r1, #0
 8003ebe:	2009      	movs	r0, #9
 8003ec0:	f7ff fbb0 	bl	8003624 <NRF24_write_register>
	pipeAddrVar[0] = 0xE7;
 8003ec4:	f805 4d08 	strb.w	r4, [r5, #-8]!
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 8003ec8:	4629      	mov	r1, r5
 8003eca:	2205      	movs	r2, #5
 8003ecc:	200a      	movs	r0, #10
	pipeAddrVar[4] = 0xE7;
 8003ece:	f88d 4004 	strb.w	r4, [sp, #4]
	pipeAddrVar[3] = 0xE7;
 8003ed2:	f88d 4003 	strb.w	r4, [sp, #3]
	pipeAddrVar[2] = 0xE7;
 8003ed6:	f88d 4002 	strb.w	r4, [sp, #2]
	pipeAddrVar[1] = 0xE7;
 8003eda:	f88d 4001 	strb.w	r4, [sp, #1]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 8003ede:	f7ff fbb9 	bl	8003654 <NRF24_write_registerN>
	pipeAddrVar[4] = 0xC2;
 8003ee2:	23c2      	movs	r3, #194	; 0xc2
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 8003ee4:	2205      	movs	r2, #5
 8003ee6:	4629      	mov	r1, r5
 8003ee8:	200b      	movs	r0, #11
	pipeAddrVar[4] = 0xC2;
 8003eea:	f88d 3004 	strb.w	r3, [sp, #4]
	pipeAddrVar[3] = 0xC2;
 8003eee:	f88d 3003 	strb.w	r3, [sp, #3]
	pipeAddrVar[2] = 0xC2;
 8003ef2:	f88d 3002 	strb.w	r3, [sp, #2]
	pipeAddrVar[1] = 0xC2;
 8003ef6:	f88d 3001 	strb.w	r3, [sp, #1]
	pipeAddrVar[0] = 0xC2;
 8003efa:	f88d 3000 	strb.w	r3, [sp]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 8003efe:	f7ff fba9 	bl	8003654 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 8003f02:	21c3      	movs	r1, #195	; 0xc3
 8003f04:	200c      	movs	r0, #12
 8003f06:	f7ff fb8d 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 8003f0a:	21c4      	movs	r1, #196	; 0xc4
 8003f0c:	200d      	movs	r0, #13
 8003f0e:	f7ff fb89 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 8003f12:	21c5      	movs	r1, #197	; 0xc5
 8003f14:	200e      	movs	r0, #14
 8003f16:	f7ff fb85 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 8003f1a:	21c6      	movs	r1, #198	; 0xc6
 8003f1c:	200f      	movs	r0, #15
 8003f1e:	f7ff fb81 	bl	8003624 <NRF24_write_register>
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 8003f22:	2205      	movs	r2, #5
 8003f24:	4629      	mov	r1, r5
 8003f26:	2010      	movs	r0, #16
	pipeAddrVar[4] = 0xE7;
 8003f28:	f88d 4004 	strb.w	r4, [sp, #4]
	pipeAddrVar[3] = 0xE7;
 8003f2c:	f88d 4003 	strb.w	r4, [sp, #3]
	pipeAddrVar[2] = 0xE7;
 8003f30:	f88d 4002 	strb.w	r4, [sp, #2]
	pipeAddrVar[1] = 0xE7;
 8003f34:	f88d 4001 	strb.w	r4, [sp, #1]
	pipeAddrVar[0] = 0xE7;
 8003f38:	f88d 4000 	strb.w	r4, [sp]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 8003f3c:	f7ff fb8a 	bl	8003654 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 8003f40:	2100      	movs	r1, #0
 8003f42:	2011      	movs	r0, #17
 8003f44:	f7ff fb6e 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 8003f48:	2100      	movs	r1, #0
 8003f4a:	2012      	movs	r0, #18
 8003f4c:	f7ff fb6a 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 8003f50:	2100      	movs	r1, #0
 8003f52:	2013      	movs	r0, #19
 8003f54:	f7ff fb66 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 8003f58:	2100      	movs	r1, #0
 8003f5a:	2014      	movs	r0, #20
 8003f5c:	f7ff fb62 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 8003f60:	2100      	movs	r1, #0
 8003f62:	2015      	movs	r0, #21
 8003f64:	f7ff fb5e 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 8003f68:	2100      	movs	r1, #0
 8003f6a:	2016      	movs	r0, #22
 8003f6c:	f7ff fb5a 	bl	8003624 <NRF24_write_register>
	NRF24_ACTIVATE_cmd();
 8003f70:	f7ff fcde 	bl	8003930 <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 8003f74:	2100      	movs	r1, #0
 8003f76:	201c      	movs	r0, #28
 8003f78:	f7ff fb54 	bl	8003624 <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	201d      	movs	r0, #29
 8003f80:	f7ff fb50 	bl	8003624 <NRF24_write_register>
	printRadioSettings();
 8003f84:	f7ff fcec 	bl	8003960 <printRadioSettings>
	NRF24_write_register(REG_SETUP_RETR,
 8003f88:	21ff      	movs	r1, #255	; 0xff
 8003f8a:	2004      	movs	r0, #4
 8003f8c:	f7ff fb4a 	bl	8003624 <NRF24_write_register>
	NRF24_setPALevel(RF24_PA_0dB);
 8003f90:	2003      	movs	r0, #3
 8003f92:	f7ff fbe8 	bl	8003766 <NRF24_setPALevel>
	NRF24_setDataRate(RF24_2MBPS);
 8003f96:	2001      	movs	r0, #1
 8003f98:	f7ff fc02 	bl	80037a0 <NRF24_setDataRate>
	NRF24_setCRCLength(RF24_CRC_16);
 8003f9c:	2002      	movs	r0, #2
 8003f9e:	f7ff fc1a 	bl	80037d6 <NRF24_setCRCLength>
	NRF24_disableDynamicPayloads();
 8003fa2:	f7ff fbcb 	bl	800373c <NRF24_disableDynamicPayloads>
	payload_size = MIN(size, max_payload_size);
 8003fa6:	2220      	movs	r2, #32
 8003fa8:	4b0c      	ldr	r3, [pc, #48]	; (8003fdc <NRF24_begin+0x1a0>)
 8003faa:	701a      	strb	r2, [r3, #0]
	NRF24_resetStatus();
 8003fac:	f7ff fc84 	bl	80038b8 <NRF24_resetStatus>
	NRF24_setChannel(76);
 8003fb0:	204c      	movs	r0, #76	; 0x4c
 8003fb2:	f7ff fbb9 	bl	8003728 <NRF24_setChannel>
	NRF24_flush_tx();
 8003fb6:	f7ff fb87 	bl	80036c8 <NRF24_flush_tx>
	NRF24_flush_rx();
 8003fba:	f7ff fb89 	bl	80036d0 <NRF24_flush_rx>
	NRF24_powerDown();
 8003fbe:	f7ff fc1d 	bl	80037fc <NRF24_powerDown>
}
 8003fc2:	b002      	add	sp, #8
 8003fc4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003fc8:	b002      	add	sp, #8
 8003fca:	4770      	bx	lr
 8003fcc:	200000a8 	.word	0x200000a8
 8003fd0:	200000a4 	.word	0x200000a4
 8003fd4:	200000a2 	.word	0x200000a2
 8003fd8:	200000a0 	.word	0x200000a0
 8003fdc:	20000140 	.word	0x20000140

08003fe0 <nrf24_DebugUART_Init>:
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *) uartTxBuf, strlen(uartTxBuf),
			10);
}

//4. Init Variables
void nrf24_DebugUART_Init(UART_HandleTypeDef nrf24Uart) {
 8003fe0:	b084      	sub	sp, #16
 8003fe2:	b530      	push	{r4, r5, lr}
 8003fe4:	ac03      	add	r4, sp, #12
 8003fe6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	memcpy(&nrf24_huart, &nrf24Uart, sizeof(nrf24Uart));
 8003fea:	4c08      	ldr	r4, [pc, #32]	; (800400c <nrf24_DebugUART_Init+0x2c>)
 8003fec:	ad03      	add	r5, sp, #12
 8003fee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ff0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ff2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ff4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ff6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ff8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ffa:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003ffe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8004002:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004006:	b004      	add	sp, #16
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	20000100 	.word	0x20000100

08004010 <initNRF24andPrintStatus>:
void initNRF24andPrintStatus(void) {
 8004010:	b570      	push	{r4, r5, r6, lr}
	NRF24_begin(CSN_GPIO_Port, CSN_Pin, CE_Pin, hspi1);
 8004012:	4c1a      	ldr	r4, [pc, #104]	; (800407c <initNRF24andPrintStatus+0x6c>)
void initNRF24andPrintStatus(void) {
 8004014:	b096      	sub	sp, #88	; 0x58
	NRF24_begin(CSN_GPIO_Port, CSN_Pin, CE_Pin, hspi1);
 8004016:	1d21      	adds	r1, r4, #4
 8004018:	2254      	movs	r2, #84	; 0x54
 800401a:	4668      	mov	r0, sp
 800401c:	f000 ff52 	bl	8004ec4 <memcpy>
 8004020:	6823      	ldr	r3, [r4, #0]
	nrf24_DebugUART_Init(DEBUG_UART);
 8004022:	466c      	mov	r4, sp
 8004024:	4e16      	ldr	r6, [pc, #88]	; (8004080 <initNRF24andPrintStatus+0x70>)
	NRF24_begin(CSN_GPIO_Port, CSN_Pin, CE_Pin, hspi1);
 8004026:	2210      	movs	r2, #16
 8004028:	2102      	movs	r1, #2
 800402a:	4816      	ldr	r0, [pc, #88]	; (8004084 <initNRF24andPrintStatus+0x74>)
	nrf24_DebugUART_Init(DEBUG_UART);
 800402c:	f106 0510 	add.w	r5, r6, #16
	NRF24_begin(CSN_GPIO_Port, CSN_Pin, CE_Pin, hspi1);
 8004030:	f7ff ff04 	bl	8003e3c <NRF24_begin>
	nrf24_DebugUART_Init(DEBUG_UART);
 8004034:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004036:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004038:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800403a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800403c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004040:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8004044:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8004048:	f7ff ffca 	bl	8003fe0 <nrf24_DebugUART_Init>
	NRF24_setAutoAck(false);
 800404c:	2000      	movs	r0, #0
 800404e:	f7ff fb84 	bl	800375a <NRF24_setAutoAck>
	NRF24_setChannel(52);
 8004052:	2034      	movs	r0, #52	; 0x34
 8004054:	f7ff fb68 	bl	8003728 <NRF24_setChannel>
	payload_size = MIN(size, max_payload_size);
 8004058:	2220      	movs	r2, #32
 800405a:	4b0b      	ldr	r3, [pc, #44]	; (8004088 <initNRF24andPrintStatus+0x78>)
 800405c:	701a      	strb	r2, [r3, #0]
	NRF24_stopListening();
 800405e:	f7ff fb3e 	bl	80036de <NRF24_stopListening>
	NRF24_openWritingPipe(txPipeAdress);
 8004062:	4b0a      	ldr	r3, [pc, #40]	; (800408c <initNRF24andPrintStatus+0x7c>)
 8004064:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004068:	f7ff fb44 	bl	80036f4 <NRF24_openWritingPipe>
	HAL_Delay(100);
 800406c:	2064      	movs	r0, #100	; 0x64
 800406e:	f7fc fd15 	bl	8000a9c <HAL_Delay>
}
 8004072:	b016      	add	sp, #88	; 0x58
 8004074:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	printRadioSettings();
 8004078:	f7ff bc72 	b.w	8003960 <printRadioSettings>
 800407c:	20000750 	.word	0x20000750
 8004080:	20000594 	.word	0x20000594
 8004084:	40010800 	.word	0x40010800
 8004088:	20000140 	.word	0x20000140
 800408c:	20000010 	.word	0x20000010

08004090 <oledInit>:
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00 };

void oledInit(void) {
 8004090:	b508      	push	{r3, lr}

	HAL_GPIO_WritePin(OLED_PWR_GPIO_Port, OLED_PWR_Pin, SET);
 8004092:	2201      	movs	r2, #1
 8004094:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004098:	4804      	ldr	r0, [pc, #16]	; (80040ac <oledInit+0x1c>)
 800409a:	f7fd f9f3 	bl	8001484 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 800409e:	2005      	movs	r0, #5
 80040a0:	f7fc fcfc 	bl	8000a9c <HAL_Delay>
	SSD1306_Init(); // initialize the diaply

}
 80040a4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	SSD1306_Init(); // initialize the diaply
 80040a8:	f000 bbdc 	b.w	8004864 <SSD1306_Init>
 80040ac:	40010c00 	.word	0x40010c00

080040b0 <oledPrintInitScreen>:

void oledPrintInitScreen(void) {
 80040b0:	b570      	push	{r4, r5, r6, lr}
 80040b2:	b08a      	sub	sp, #40	; 0x28

	const char *firmawre_version = "1.1";

	char buffor_string[25];

	sprintf(buffor_string, "v%s %s", firmawre_version, __DATE__);
 80040b4:	4b27      	ldr	r3, [pc, #156]	; (8004154 <oledPrintInitScreen+0xa4>)
 80040b6:	4a28      	ldr	r2, [pc, #160]	; (8004158 <oledPrintInitScreen+0xa8>)
 80040b8:	4928      	ldr	r1, [pc, #160]	; (800415c <oledPrintInitScreen+0xac>)
 80040ba:	a803      	add	r0, sp, #12

	SSD1306_Clear();

	SSD1306_DrawBitmap(0, 0, init_screen, 128, 64, 1);
 80040bc:	2401      	movs	r4, #1
	sprintf(buffor_string, "v%s %s", firmawre_version, __DATE__);
 80040be:	f000 ff79 	bl	8004fb4 <siprintf>
	SSD1306_DrawBitmap(0, 0, init_screen, 128, 64, 1);
 80040c2:	2540      	movs	r5, #64	; 0x40
	SSD1306_Clear();
 80040c4:	f000 fbc6 	bl	8004854 <SSD1306_Clear>
	SSD1306_DrawBitmap(0, 0, init_screen, 128, 64, 1);
 80040c8:	2100      	movs	r1, #0
 80040ca:	9401      	str	r4, [sp, #4]
 80040cc:	4608      	mov	r0, r1
 80040ce:	9500      	str	r5, [sp, #0]
 80040d0:	2380      	movs	r3, #128	; 0x80
 80040d2:	4a23      	ldr	r2, [pc, #140]	; (8004160 <oledPrintInitScreen+0xb0>)
 80040d4:	f000 f9c4 	bl	8004460 <SSD1306_DrawBitmap>
	SSD1306_DrawRectangle(0, 0, 128, 64, 1);
 80040d8:	2100      	movs	r1, #0
 80040da:	462b      	mov	r3, r5
 80040dc:	2280      	movs	r2, #128	; 0x80
 80040de:	4608      	mov	r0, r1
 80040e0:	9400      	str	r4, [sp, #0]
 80040e2:	f000 faf5 	bl	80046d0 <SSD1306_DrawRectangle>

	SSD1306_UpdateScreen(); // update screen
 80040e6:	f000 fb93 	bl	8004810 <SSD1306_UpdateScreen>
	HAL_Delay(2e3);
 80040ea:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80040ee:	f7fc fcd5 	bl	8000a9c <HAL_Delay>

	SSD1306_Clear();
 80040f2:	f000 fbaf 	bl	8004854 <SSD1306_Clear>
	SSD1306_GotoXY(10, 10); // goto 10, 10
 80040f6:	210a      	movs	r1, #10
	SSD1306_Puts("RC_controler ", &Font_7x10, 1); // print Hello
 80040f8:	4e1a      	ldr	r6, [pc, #104]	; (8004164 <oledPrintInitScreen+0xb4>)
	SSD1306_GotoXY(10, 10); // goto 10, 10
 80040fa:	4608      	mov	r0, r1
 80040fc:	f000 f9f0 	bl	80044e0 <SSD1306_GotoXY>
	SSD1306_Puts("RC_controler ", &Font_7x10, 1); // print Hello
 8004100:	4622      	mov	r2, r4
 8004102:	4631      	mov	r1, r6
 8004104:	4818      	ldr	r0, [pc, #96]	; (8004168 <oledPrintInitScreen+0xb8>)
 8004106:	f000 fa3d 	bl	8004584 <SSD1306_Puts>
	SSD1306_GotoXY(10, 22);
 800410a:	2116      	movs	r1, #22
 800410c:	200a      	movs	r0, #10
 800410e:	f000 f9e7 	bl	80044e0 <SSD1306_GotoXY>
	SSD1306_Puts("by D.Wawerek", &Font_7x10, 1);
 8004112:	4622      	mov	r2, r4
 8004114:	4631      	mov	r1, r6
 8004116:	4815      	ldr	r0, [pc, #84]	; (800416c <oledPrintInitScreen+0xbc>)
 8004118:	f000 fa34 	bl	8004584 <SSD1306_Puts>
	SSD1306_GotoXY(10, 34);
 800411c:	2122      	movs	r1, #34	; 0x22
 800411e:	200a      	movs	r0, #10
 8004120:	f000 f9de 	bl	80044e0 <SSD1306_GotoXY>
	SSD1306_Puts(buffor_string, &Font_7x10, 1);
 8004124:	4622      	mov	r2, r4
 8004126:	4631      	mov	r1, r6
 8004128:	a803      	add	r0, sp, #12
 800412a:	f000 fa2b 	bl	8004584 <SSD1306_Puts>

	SSD1306_DrawRectangle(0, 0, 128, 64, 1); // nice border of a OLED
 800412e:	2100      	movs	r1, #0
 8004130:	462b      	mov	r3, r5
 8004132:	4608      	mov	r0, r1
 8004134:	2280      	movs	r2, #128	; 0x80
 8004136:	9400      	str	r4, [sp, #0]
 8004138:	f000 faca 	bl	80046d0 <SSD1306_DrawRectangle>
	SSD1306_UpdateScreen(); // update screen
 800413c:	f000 fb68 	bl	8004810 <SSD1306_UpdateScreen>
	HAL_Delay(1e3);
 8004140:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004144:	f7fc fcaa 	bl	8000a9c <HAL_Delay>
	SSD1306_Clear();
 8004148:	f000 fb84 	bl	8004854 <SSD1306_Clear>
	SSD1306_UpdateScreen();
 800414c:	f000 fb60 	bl	8004810 <SSD1306_UpdateScreen>

}
 8004150:	b00a      	add	sp, #40	; 0x28
 8004152:	bd70      	pop	{r4, r5, r6, pc}
 8004154:	08006ea5 	.word	0x08006ea5
 8004158:	08006eb1 	.word	0x08006eb1
 800415c:	08006eb5 	.word	0x08006eb5
 8004160:	08006a95 	.word	0x08006a95
 8004164:	20000008 	.word	0x20000008
 8004168:	08006ebc 	.word	0x08006ebc
 800416c:	08006eca 	.word	0x08006eca

08004170 <oledDrawValueBars>:

void oledDrawValueBars(uint16_t value1, uint16_t value2, uint16_t value3,
		uint16_t value4) {
 8004170:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004174:	4683      	mov	fp, r0
	// konwersja na wartosci z zakresu od 0 do 100;
	uint8_t divider =9;

	uint8_t value1_u8 = (value1 -1000)/ divider;
 8004176:	f04f 0909 	mov.w	r9, #9
	//SSD1306_Clear();
	//Draws 4 bars representing given values on screen. There is no clear function to avoid screen flushing(???)
	// As for now position of bars is chosed exprerimetnaly
	//1. BAR
	SSD1306_GotoXY(3, 5); // goto 10, 10
	SSD1306_Puts("1: ", &Font_7x10, 1); // print Hello
 800417a:	4c4a      	ldr	r4, [pc, #296]	; (80042a4 <oledDrawValueBars+0x134>)
		uint16_t value4) {
 800417c:	468a      	mov	sl, r1
	SSD1306_GotoXY(3, 5); // goto 10, 10
 800417e:	2003      	movs	r0, #3
 8004180:	2105      	movs	r1, #5
		uint16_t value4) {
 8004182:	461d      	mov	r5, r3
 8004184:	4616      	mov	r6, r2
	uint8_t value1_u8 = (value1 -1000)/ divider;
 8004186:	f5ab 7b7a 	sub.w	fp, fp, #1000	; 0x3e8
	SSD1306_GotoXY(3, 5); // goto 10, 10
 800418a:	f000 f9a9 	bl	80044e0 <SSD1306_GotoXY>
	SSD1306_Puts("1: ", &Font_7x10, 1); // print Hello
 800418e:	4621      	mov	r1, r4
 8004190:	2201      	movs	r2, #1
 8004192:	4845      	ldr	r0, [pc, #276]	; (80042a8 <oledDrawValueBars+0x138>)
 8004194:	f000 f9f6 	bl	8004584 <SSD1306_Puts>
	uint8_t value1_u8 = (value1 -1000)/ divider;
 8004198:	fb9b fbf9 	sdiv	fp, fp, r9
	SSD1306_DrawFilledRectangle(15, 5, value1_u8, 8, 1); // draw rectangle and complemnetray one
 800419c:	2701      	movs	r7, #1
	SSD1306_DrawFilledRectangle(value1_u8 + 15, 5,
 800419e:	f04f 0800 	mov.w	r8, #0
	SSD1306_DrawFilledRectangle(15, 5, value1_u8, 8, 1); // draw rectangle and complemnetray one
 80041a2:	fa5f fb8b 	uxtb.w	fp, fp
 80041a6:	465a      	mov	r2, fp
 80041a8:	9700      	str	r7, [sp, #0]
 80041aa:	2308      	movs	r3, #8
 80041ac:	2105      	movs	r1, #5
 80041ae:	200f      	movs	r0, #15
 80041b0:	f000 facf 	bl	8004752 <SSD1306_DrawFilledRectangle>
	SSD1306_DrawFilledRectangle(value1_u8 + 15, 5,
 80041b4:	f1cb 0271 	rsb	r2, fp, #113	; 0x71
 80041b8:	2308      	movs	r3, #8
 80041ba:	b292      	uxth	r2, r2
 80041bc:	f10b 000f 	add.w	r0, fp, #15
 80041c0:	f8cd 8000 	str.w	r8, [sp]
 80041c4:	2105      	movs	r1, #5
 80041c6:	f000 fac4 	bl	8004752 <SSD1306_DrawFilledRectangle>
	SSD1306_WIDTH - 15 - value1_u8, 8, 0); //draw black rectangle to complement the main one

	//2. BAR
	SSD1306_GotoXY(3, 20); // goto 10, 10
 80041ca:	2114      	movs	r1, #20
 80041cc:	2003      	movs	r0, #3
 80041ce:	f000 f987 	bl	80044e0 <SSD1306_GotoXY>
	uint8_t value2_u8 = (value2 -1000) / divider;
 80041d2:	f5aa 7a7a 	sub.w	sl, sl, #1000	; 0x3e8
	SSD1306_Puts("2: ", &Font_7x10, 1); // print Hello
 80041d6:	463a      	mov	r2, r7
 80041d8:	4621      	mov	r1, r4
 80041da:	4834      	ldr	r0, [pc, #208]	; (80042ac <oledDrawValueBars+0x13c>)
 80041dc:	f000 f9d2 	bl	8004584 <SSD1306_Puts>
	uint8_t value2_u8 = (value2 -1000) / divider;
 80041e0:	fb9a faf9 	sdiv	sl, sl, r9
	SSD1306_DrawFilledRectangle(15, 20, value2_u8, 8, 1);
 80041e4:	fa5f fa8a 	uxtb.w	sl, sl
 80041e8:	4652      	mov	r2, sl
 80041ea:	9700      	str	r7, [sp, #0]
 80041ec:	2308      	movs	r3, #8
 80041ee:	2114      	movs	r1, #20
 80041f0:	200f      	movs	r0, #15
 80041f2:	f000 faae 	bl	8004752 <SSD1306_DrawFilledRectangle>
	SSD1306_DrawFilledRectangle(value2_u8 + 15, 20,
 80041f6:	f1ca 0271 	rsb	r2, sl, #113	; 0x71
 80041fa:	2308      	movs	r3, #8
 80041fc:	b292      	uxth	r2, r2
 80041fe:	f10a 000f 	add.w	r0, sl, #15
 8004202:	f8cd 8000 	str.w	r8, [sp]
 8004206:	2114      	movs	r1, #20
 8004208:	f000 faa3 	bl	8004752 <SSD1306_DrawFilledRectangle>
	SSD1306_WIDTH -15- value2_u8, 8, 0); //draw black rectangle to complement the main one

	//3. BAR
	SSD1306_GotoXY(3, 34); // goto 10, 10
 800420c:	2122      	movs	r1, #34	; 0x22
 800420e:	2003      	movs	r0, #3
 8004210:	f000 f966 	bl	80044e0 <SSD1306_GotoXY>
	uint8_t value3_u8 = (value3 -1000) / divider;
 8004214:	f5a6 767a 	sub.w	r6, r6, #1000	; 0x3e8
	SSD1306_Puts("3: ", &Font_7x10, 1); // print Hello
 8004218:	463a      	mov	r2, r7
 800421a:	4621      	mov	r1, r4
 800421c:	4824      	ldr	r0, [pc, #144]	; (80042b0 <oledDrawValueBars+0x140>)
 800421e:	f000 f9b1 	bl	8004584 <SSD1306_Puts>
	uint8_t value3_u8 = (value3 -1000) / divider;
 8004222:	fb96 f6f9 	sdiv	r6, r6, r9
	SSD1306_DrawFilledRectangle(15, 34, value3_u8, 8, 1);
 8004226:	b2f6      	uxtb	r6, r6
 8004228:	4632      	mov	r2, r6
 800422a:	9700      	str	r7, [sp, #0]
 800422c:	2308      	movs	r3, #8
 800422e:	2122      	movs	r1, #34	; 0x22
 8004230:	200f      	movs	r0, #15
 8004232:	f000 fa8e 	bl	8004752 <SSD1306_DrawFilledRectangle>
	SSD1306_DrawFilledRectangle(value3_u8 + 15, 34,
 8004236:	f1c6 0271 	rsb	r2, r6, #113	; 0x71
 800423a:	2308      	movs	r3, #8
 800423c:	b292      	uxth	r2, r2
 800423e:	f106 000f 	add.w	r0, r6, #15
 8004242:	f8cd 8000 	str.w	r8, [sp]
 8004246:	2122      	movs	r1, #34	; 0x22
 8004248:	f000 fa83 	bl	8004752 <SSD1306_DrawFilledRectangle>
	SSD1306_WIDTH - 15 - value3_u8, 8, 0);

	//4. BAR
	SSD1306_GotoXY(3, 48); // goto 10, 10
 800424c:	2130      	movs	r1, #48	; 0x30
 800424e:	2003      	movs	r0, #3
 8004250:	f000 f946 	bl	80044e0 <SSD1306_GotoXY>
	SSD1306_Puts("4: ", &Font_7x10, 1); // print Hello
 8004254:	463a      	mov	r2, r7
 8004256:	4621      	mov	r1, r4
 8004258:	4816      	ldr	r0, [pc, #88]	; (80042b4 <oledDrawValueBars+0x144>)
	uint8_t value4_u8 =(value4 -1000) / divider;
 800425a:	f5a5 747a 	sub.w	r4, r5, #1000	; 0x3e8
	SSD1306_Puts("4: ", &Font_7x10, 1); // print Hello
 800425e:	f000 f991 	bl	8004584 <SSD1306_Puts>
	uint8_t value4_u8 =(value4 -1000) / divider;
 8004262:	fb94 f4f9 	sdiv	r4, r4, r9
	SSD1306_DrawFilledRectangle(15, 48, value4_u8, 8, 1);
 8004266:	b2e4      	uxtb	r4, r4
 8004268:	4622      	mov	r2, r4
 800426a:	9700      	str	r7, [sp, #0]
 800426c:	2308      	movs	r3, #8
 800426e:	2130      	movs	r1, #48	; 0x30
 8004270:	200f      	movs	r0, #15
 8004272:	f000 fa6e 	bl	8004752 <SSD1306_DrawFilledRectangle>
	SSD1306_DrawFilledRectangle(value4_u8 + 15, 48,
 8004276:	f1c4 0271 	rsb	r2, r4, #113	; 0x71
 800427a:	f104 000f 	add.w	r0, r4, #15
 800427e:	f8cd 8000 	str.w	r8, [sp]
 8004282:	2308      	movs	r3, #8
 8004284:	b292      	uxth	r2, r2
 8004286:	2130      	movs	r1, #48	; 0x30
 8004288:	f000 fa63 	bl	8004752 <SSD1306_DrawFilledRectangle>
	SSD1306_WIDTH - 15 - value4_u8, 8, 0);

	SSD1306_DrawRectangle(0, 0, 128, 64, 1); // nice border of a OLED
 800428c:	9700      	str	r7, [sp, #0]
 800428e:	2340      	movs	r3, #64	; 0x40
 8004290:	2280      	movs	r2, #128	; 0x80
 8004292:	4641      	mov	r1, r8
 8004294:	4640      	mov	r0, r8
 8004296:	f000 fa1b 	bl	80046d0 <SSD1306_DrawRectangle>
	SSD1306_UpdateScreen(); // update screen

}
 800429a:	b003      	add	sp, #12
 800429c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	SSD1306_UpdateScreen(); // update screen
 80042a0:	f000 bab6 	b.w	8004810 <SSD1306_UpdateScreen>
 80042a4:	20000008 	.word	0x20000008
 80042a8:	08006e95 	.word	0x08006e95
 80042ac:	08006e99 	.word	0x08006e99
 80042b0:	08006e9d 	.word	0x08006e9d
 80042b4:	08006ea1 	.word	0x08006ea1

080042b8 <map_values_sbus>:

	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;

}
uint16_t map_values_sbus(uint16_t x, uint16_t in_min, uint16_t in_max) {
	uint16_t temp_value = (x - in_min) * (2000 - 1000) / (in_max - in_min) + 1000;
 80042b8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80042bc:	1a40      	subs	r0, r0, r1
 80042be:	4358      	muls	r0, r3
 80042c0:	1a52      	subs	r2, r2, r1
 80042c2:	fb90 f0f2 	sdiv	r0, r0, r2
 80042c6:	4418      	add	r0, r3
 80042c8:	b280      	uxth	r0, r0
 80042ca:	4298      	cmp	r0, r3
 80042cc:	bf38      	it	cc
 80042ce:	4618      	movcc	r0, r3
	if(temp_value<1000)
		temp_value=1000;

	return temp_value;

}
 80042d0:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 80042d4:	bf28      	it	cs
 80042d6:	f44f 60fa 	movcs.w	r0, #2000	; 0x7d0
 80042da:	4770      	bx	lr

080042dc <update_rc_mode>:
	return 3000-value;
}

void update_rc_mode(RC_Mode mode) {

	if (mode) { // checking if mode >0
 80042dc:	b110      	cbz	r0, 80042e4 <update_rc_mode+0x8>
		rc_channels.rc_mode = mode;
 80042de:	4b02      	ldr	r3, [pc, #8]	; (80042e8 <update_rc_mode+0xc>)
 80042e0:	f883 002c 	strb.w	r0, [r3, #44]	; 0x2c
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	20000802 	.word	0x20000802
 80042ec:	00000000 	.word	0x00000000

080042f0 <update_rc_channels>:
	}
}

void update_rc_channels(uint16_t* adc_values) {
 80042f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	if (rc_channels.rc_mode == RC_SIMPLE_JOYSTICK) {
 80042f4:	4c40      	ldr	r4, [pc, #256]	; (80043f8 <update_rc_channels+0x108>)
void update_rc_channels(uint16_t* adc_values) {
 80042f6:	4605      	mov	r5, r0
	if (rc_channels.rc_mode == RC_SIMPLE_JOYSTICK) {
 80042f8:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d11f      	bne.n	8004340 <update_rc_channels+0x50>
		rc_channels.scaled_values[0] = reverse_channel(map_values_sbus(adc_values[6], 0, 3200)); // ROLL
 8004300:	8980      	ldrh	r0, [r0, #12]
 8004302:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8004306:	2100      	movs	r1, #0
 8004308:	f7ff ffd6 	bl	80042b8 <map_values_sbus>
	return 3000-value;
 800430c:	f640 36b8 	movw	r6, #3000	; 0xbb8
 8004310:	1a30      	subs	r0, r6, r0
		rc_channels.scaled_values[0] = reverse_channel(map_values_sbus(adc_values[6], 0, 3200)); // ROLL
 8004312:	8020      	strh	r0, [r4, #0]
		rc_channels.scaled_values[1] = (map_values_sbus(adc_values[5], 0, 3200)); // PITCH
 8004314:	8968      	ldrh	r0, [r5, #10]
 8004316:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 800431a:	2100      	movs	r1, #0
 800431c:	f7ff ffcc 	bl	80042b8 <map_values_sbus>
 8004320:	8060      	strh	r0, [r4, #2]
		rc_channels.scaled_values[2] = reverse_channel(map_values_sbus(adc_values[7], 0, 3200)); // THROTLE
 8004322:	89e8      	ldrh	r0, [r5, #14]
 8004324:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8004328:	2100      	movs	r1, #0
 800432a:	f7ff ffc5 	bl	80042b8 <map_values_sbus>
	return 3000-value;
 800432e:	1a30      	subs	r0, r6, r0
		rc_channels.scaled_values[2] = reverse_channel(map_values_sbus(adc_values[7], 0, 3200)); // THROTLE
 8004330:	80a0      	strh	r0, [r4, #4]
		rc_channels.scaled_values[3] = map_values_sbus(adc_values[8], 0, 3200); // YAW
 8004332:	8a28      	ldrh	r0, [r5, #16]
 8004334:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8004338:	2100      	movs	r1, #0
 800433a:	f7ff ffbd 	bl	80042b8 <map_values_sbus>
 800433e:	80e0      	strh	r0, [r4, #6]
		rc_channels.scaled_values[2] = map_values_sbus(adc_values[5], 0, 3200); // THROTLE
		rc_channels.scaled_values[3] = map_values_sbus(adc_values[8], 0, 3200); // YAW

	}

	rc_channels.scaled_values[4] = map_values_sbus(adc_values[0], 0, 3646); // POT1 //VALUES READ FROM MANUAL CALIB
 8004340:	8828      	ldrh	r0, [r5, #0]
 8004342:	f640 623e 	movw	r2, #3646	; 0xe3e
	// BAT_LEVEL - DO NOT USE AS INPUT

    //	rc_channels.scaled_values[8] = map_values_sbus(adc_values[4], 0, 3200);

	for(int i=0 ;i <4 ; i++){
		rc_channels.low_pass_values[i]= rc_channels.low_pass_values[i]*0.95 + 0.05*rc_channels.scaled_values[i];
 8004346:	f20f 09a0 	addw	r9, pc, #160	; 0xa0
 800434a:	e9d9 8900 	ldrd	r8, r9, [r9]
	rc_channels.scaled_values[4] = map_values_sbus(adc_values[0], 0, 3646); // POT1 //VALUES READ FROM MANUAL CALIB
 800434e:	2100      	movs	r1, #0
 8004350:	f7ff ffb2 	bl	80042b8 <map_values_sbus>
 8004354:	8120      	strh	r0, [r4, #8]
	rc_channels.scaled_values[5] = map_values_sbus(adc_values[1], 0, 3660); // POT2 //VALUES READ FROM MANUAL CALIB
 8004356:	8868      	ldrh	r0, [r5, #2]
 8004358:	f640 624c 	movw	r2, #3660	; 0xe4c
 800435c:	2100      	movs	r1, #0
 800435e:	f7ff ffab 	bl	80042b8 <map_values_sbus>
 8004362:	8160      	strh	r0, [r4, #10]
	rc_channels.scaled_values[6] = map_values_sbus(adc_values[2], 0, 4000); // SW1
 8004364:	88a8      	ldrh	r0, [r5, #4]
 8004366:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 800436a:	2100      	movs	r1, #0
 800436c:	f7ff ffa4 	bl	80042b8 <map_values_sbus>
 8004370:	81a0      	strh	r0, [r4, #12]
	rc_channels.scaled_values[7] = map_values_sbus(adc_values[3], 0, 4000); // SW2
 8004372:	88e8      	ldrh	r0, [r5, #6]
 8004374:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8004378:	2100      	movs	r1, #0
 800437a:	f7ff ff9d 	bl	80042b8 <map_values_sbus>
 800437e:	81e0      	strh	r0, [r4, #14]
	rc_channels.scaled_values[8] = map_values_sbus(adc_values[9], 0, 4000); // 	 SW3
 8004380:	8a68      	ldrh	r0, [r5, #18]
 8004382:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8004386:	2100      	movs	r1, #0
 8004388:	f7ff ff96 	bl	80042b8 <map_values_sbus>
 800438c:	8220      	strh	r0, [r4, #16]
	rc_channels.scaled_values[10] = map_values_sbus(adc_values[10], 0, 4000); // SW4
 800438e:	8aa8      	ldrh	r0, [r5, #20]
 8004390:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8004394:	2100      	movs	r1, #0
 8004396:	f7ff ff8f 	bl	80042b8 <map_values_sbus>
 800439a:	82a0      	strh	r0, [r4, #20]
 800439c:	4c17      	ldr	r4, [pc, #92]	; (80043fc <update_rc_channels+0x10c>)
 800439e:	f104 0a08 	add.w	sl, r4, #8
		rc_channels.low_pass_values[i]= rc_channels.low_pass_values[i]*0.95 + 0.05*rc_channels.scaled_values[i];
 80043a2:	8860      	ldrh	r0, [r4, #2]
 80043a4:	f7fc f89a 	bl	80004dc <__aeabi_i2d>
 80043a8:	4642      	mov	r2, r8
 80043aa:	464b      	mov	r3, r9
 80043ac:	f7fc f8fc 	bl	80005a8 <__aeabi_dmul>
 80043b0:	4606      	mov	r6, r0
 80043b2:	f834 0c14 	ldrh.w	r0, [r4, #-20]
 80043b6:	460f      	mov	r7, r1
 80043b8:	f7fc f890 	bl	80004dc <__aeabi_i2d>
 80043bc:	a30c      	add	r3, pc, #48	; (adr r3, 80043f0 <update_rc_channels+0x100>)
 80043be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c2:	f7fc f8f1 	bl	80005a8 <__aeabi_dmul>
 80043c6:	4602      	mov	r2, r0
 80043c8:	460b      	mov	r3, r1
 80043ca:	4630      	mov	r0, r6
 80043cc:	4639      	mov	r1, r7
 80043ce:	f7fb ff39 	bl	8000244 <__adddf3>
 80043d2:	f7fc fafb 	bl	80009cc <__aeabi_d2uiz>
 80043d6:	f824 0f02 	strh.w	r0, [r4, #2]!
	for(int i=0 ;i <4 ; i++){
 80043da:	45a2      	cmp	sl, r4
 80043dc:	d1e1      	bne.n	80043a2 <update_rc_channels+0xb2>





}
 80043de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043e2:	bf00      	nop
 80043e4:	f3af 8000 	nop.w
 80043e8:	66666666 	.word	0x66666666
 80043ec:	3fee6666 	.word	0x3fee6666
 80043f0:	9999999a 	.word	0x9999999a
 80043f4:	3fa99999 	.word	0x3fa99999
 80043f8:	20000802 	.word	0x20000802
 80043fc:	20000816 	.word	0x20000816

08004400 <SSD1306_Fill>:
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8004400:	2800      	cmp	r0, #0
 8004402:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004406:	bf14      	ite	ne
 8004408:	21ff      	movne	r1, #255	; 0xff
 800440a:	2100      	moveq	r1, #0
 800440c:	4801      	ldr	r0, [pc, #4]	; (8004414 <SSD1306_Fill+0x14>)
 800440e:	f000 bd64 	b.w	8004eda <memset>
 8004412:	bf00      	nop
 8004414:	20000148 	.word	0x20000148

08004418 <SSD1306_DrawPixel>:
}

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
	if (
 8004418:	287f      	cmp	r0, #127	; 0x7f
void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800441a:	b510      	push	{r4, lr}
	if (
 800441c:	d81a      	bhi.n	8004454 <SSD1306_DrawPixel+0x3c>
		x >= SSD1306_WIDTH ||
 800441e:	293f      	cmp	r1, #63	; 0x3f
 8004420:	d818      	bhi.n	8004454 <SSD1306_DrawPixel+0x3c>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8004422:	4b0d      	ldr	r3, [pc, #52]	; (8004458 <SSD1306_DrawPixel+0x40>)
 8004424:	791b      	ldrb	r3, [r3, #4]
 8004426:	b113      	cbz	r3, 800442e <SSD1306_DrawPixel+0x16>
		color = (SSD1306_COLOR_t)!color;
 8004428:	fab2 f282 	clz	r2, r2
 800442c:	0952      	lsrs	r2, r2, #5
 800442e:	08cc      	lsrs	r4, r1, #3
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8004430:	2a01      	cmp	r2, #1
 8004432:	4b0a      	ldr	r3, [pc, #40]	; (800445c <SSD1306_DrawPixel+0x44>)
 8004434:	f001 0107 	and.w	r1, r1, #7
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8004438:	eb00 10c4 	add.w	r0, r0, r4, lsl #7
	if (color == SSD1306_COLOR_WHITE) {
 800443c:	d104      	bne.n	8004448 <SSD1306_DrawPixel+0x30>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800443e:	408a      	lsls	r2, r1
 8004440:	5c19      	ldrb	r1, [r3, r0]
 8004442:	430a      	orrs	r2, r1
 8004444:	541a      	strb	r2, [r3, r0]
 8004446:	bd10      	pop	{r4, pc}
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8004448:	2201      	movs	r2, #1
 800444a:	408a      	lsls	r2, r1
 800444c:	5c19      	ldrb	r1, [r3, r0]
 800444e:	ea21 0102 	bic.w	r1, r1, r2
 8004452:	5419      	strb	r1, [r3, r0]
 8004454:	bd10      	pop	{r4, pc}
 8004456:	bf00      	nop
 8004458:	20000142 	.word	0x20000142
 800445c:	20000148 	.word	0x20000148

08004460 <SSD1306_DrawBitmap>:
{
 8004460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004464:	b087      	sub	sp, #28
 8004466:	4698      	mov	r8, r3
 8004468:	f9bd 3040 	ldrsh.w	r3, [sp, #64]	; 0x40
    for(int16_t j=0; j<h; j++, y++)
 800446c:	2500      	movs	r5, #0
{
 800446e:	9302      	str	r3, [sp, #8]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8004470:	2308      	movs	r3, #8
{
 8004472:	4693      	mov	fp, r2
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8004474:	f108 0207 	add.w	r2, r8, #7
 8004478:	fb92 f2f3 	sdiv	r2, r2, r3
{
 800447c:	4682      	mov	sl, r0
 800447e:	4689      	mov	r9, r1
    for(int16_t j=0; j<h; j++, y++)
 8004480:	462e      	mov	r6, r5
    uint8_t byte = 0;
 8004482:	462c      	mov	r4, r5
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8004484:	9201      	str	r2, [sp, #4]
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 8004486:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 800448a:	9204      	str	r2, [sp, #16]
    for(int16_t j=0; j<h; j++, y++)
 800448c:	9902      	ldr	r1, [sp, #8]
 800448e:	b232      	sxth	r2, r6
 8004490:	4291      	cmp	r1, r2
 8004492:	dd22      	ble.n	80044da <SSD1306_DrawBitmap+0x7a>
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 8004494:	eb06 0209 	add.w	r2, r6, r9
 8004498:	b292      	uxth	r2, r2
    for(int16_t j=0; j<h; j++, y++)
 800449a:	2700      	movs	r7, #0
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 800449c:	9203      	str	r2, [sp, #12]
 800449e:	e015      	b.n	80044cc <SSD1306_DrawBitmap+0x6c>
            if(i & 7)
 80044a0:	b2b8      	uxth	r0, r7
 80044a2:	0741      	lsls	r1, r0, #29
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80044a4:	bf05      	ittet	eq
 80044a6:	fb92 f2f3 	sdiveq	r2, r2, r3
 80044aa:	eb0b 0105 	addeq.w	r1, fp, r5
               byte <<= 1;
 80044ae:	0064      	lslne	r4, r4, #1
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80044b0:	5c8c      	ldrbeq	r4, [r1, r2]
               byte <<= 1;
 80044b2:	bf18      	it	ne
 80044b4:	b2e4      	uxtbne	r4, r4
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 80044b6:	0622      	lsls	r2, r4, #24
 80044b8:	d507      	bpl.n	80044ca <SSD1306_DrawBitmap+0x6a>
 80044ba:	4450      	add	r0, sl
 80044bc:	9a04      	ldr	r2, [sp, #16]
 80044be:	9903      	ldr	r1, [sp, #12]
 80044c0:	b280      	uxth	r0, r0
 80044c2:	9305      	str	r3, [sp, #20]
 80044c4:	f7ff ffa8 	bl	8004418 <SSD1306_DrawPixel>
 80044c8:	9b05      	ldr	r3, [sp, #20]
 80044ca:	3701      	adds	r7, #1
 80044cc:	b23a      	sxth	r2, r7
        for(int16_t i=0; i<w; i++)
 80044ce:	4542      	cmp	r2, r8
 80044d0:	dbe6      	blt.n	80044a0 <SSD1306_DrawBitmap+0x40>
 80044d2:	9a01      	ldr	r2, [sp, #4]
 80044d4:	3601      	adds	r6, #1
 80044d6:	4415      	add	r5, r2
 80044d8:	e7d8      	b.n	800448c <SSD1306_DrawBitmap+0x2c>
}
 80044da:	b007      	add	sp, #28
 80044dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080044e0 <SSD1306_GotoXY>:
	}
}

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80044e0:	4b01      	ldr	r3, [pc, #4]	; (80044e8 <SSD1306_GotoXY+0x8>)
 80044e2:	8018      	strh	r0, [r3, #0]
	SSD1306.CurrentY = y;
 80044e4:	8059      	strh	r1, [r3, #2]
 80044e6:	4770      	bx	lr
 80044e8:	20000142 	.word	0x20000142

080044ec <SSD1306_Putc>:
}

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80044ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80044f0:	4d23      	ldr	r5, [pc, #140]	; (8004580 <SSD1306_Putc+0x94>)
char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80044f2:	4693      	mov	fp, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80044f4:	882e      	ldrh	r6, [r5, #0]
 80044f6:	780a      	ldrb	r2, [r1, #0]
char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80044f8:	b085      	sub	sp, #20
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80044fa:	4432      	add	r2, r6
	if (
 80044fc:	2a7f      	cmp	r2, #127	; 0x7f
char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80044fe:	4682      	mov	sl, r0
 8004500:	460c      	mov	r4, r1
	if (
 8004502:	dc39      	bgt.n	8004578 <SSD1306_Putc+0x8c>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8004504:	886b      	ldrh	r3, [r5, #2]
 8004506:	784a      	ldrb	r2, [r1, #1]
 8004508:	9301      	str	r3, [sp, #4]
 800450a:	441a      	add	r2, r3
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800450c:	2a3f      	cmp	r2, #63	; 0x3f
 800450e:	dc33      	bgt.n	8004578 <SSD1306_Putc+0x8c>
 8004510:	2700      	movs	r7, #0
		return 0;
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8004512:	f1a0 0320 	sub.w	r3, r0, #32
 8004516:	9303      	str	r3, [sp, #12]
	for (i = 0; i < Font->FontHeight; i++) {
 8004518:	7862      	ldrb	r2, [r4, #1]
 800451a:	4297      	cmp	r7, r2
 800451c:	d306      	bcc.n	800452c <SSD1306_Putc+0x40>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800451e:	7822      	ldrb	r2, [r4, #0]
 8004520:	4416      	add	r6, r2
 8004522:	802e      	strh	r6, [r5, #0]
	
	/* Return character written */
	return ch;
}
 8004524:	4650      	mov	r0, sl
 8004526:	b005      	add	sp, #20
 8004528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		for (j = 0; j < Font->FontWidth; j++) {
 800452c:	f04f 0800 	mov.w	r8, #0
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8004530:	9b03      	ldr	r3, [sp, #12]
 8004532:	6861      	ldr	r1, [r4, #4]
 8004534:	fb02 7203 	mla	r2, r2, r3, r7
 8004538:	f831 3012 	ldrh.w	r3, [r1, r2, lsl #1]
 800453c:	9302      	str	r3, [sp, #8]
 800453e:	9b01      	ldr	r3, [sp, #4]
 8004540:	eb03 0907 	add.w	r9, r3, r7
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8004544:	fa1f f989 	uxth.w	r9, r9
		for (j = 0; j < Font->FontWidth; j++) {
 8004548:	7822      	ldrb	r2, [r4, #0]
 800454a:	4590      	cmp	r8, r2
 800454c:	d301      	bcc.n	8004552 <SSD1306_Putc+0x66>
	for (i = 0; i < Font->FontHeight; i++) {
 800454e:	3701      	adds	r7, #1
 8004550:	e7e2      	b.n	8004518 <SSD1306_Putc+0x2c>
			if ((b << j) & 0x8000) {
 8004552:	9b02      	ldr	r3, [sp, #8]
 8004554:	eb06 0008 	add.w	r0, r6, r8
 8004558:	fa03 f208 	lsl.w	r2, r3, r8
 800455c:	f412 4f00 	tst.w	r2, #32768	; 0x8000
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8004560:	bf0a      	itet	eq
 8004562:	fabb f28b 	clzeq	r2, fp
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8004566:	465a      	movne	r2, fp
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8004568:	0952      	lsreq	r2, r2, #5
 800456a:	4649      	mov	r1, r9
 800456c:	b280      	uxth	r0, r0
 800456e:	f7ff ff53 	bl	8004418 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8004572:	f108 0801 	add.w	r8, r8, #1
 8004576:	e7e7      	b.n	8004548 <SSD1306_Putc+0x5c>
		return 0;
 8004578:	f04f 0a00 	mov.w	sl, #0
 800457c:	e7d2      	b.n	8004524 <SSD1306_Putc+0x38>
 800457e:	bf00      	nop
 8004580:	20000142 	.word	0x20000142

08004584 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8004584:	b570      	push	{r4, r5, r6, lr}
 8004586:	460d      	mov	r5, r1
 8004588:	4616      	mov	r6, r2
 800458a:	1e44      	subs	r4, r0, #1
	/* Write characters */
	while (*str) {
 800458c:	7863      	ldrb	r3, [r4, #1]
 800458e:	b143      	cbz	r3, 80045a2 <SSD1306_Puts+0x1e>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8004590:	4618      	mov	r0, r3
 8004592:	4632      	mov	r2, r6
 8004594:	4629      	mov	r1, r5
 8004596:	f7ff ffa9 	bl	80044ec <SSD1306_Putc>
 800459a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800459e:	4298      	cmp	r0, r3
 80045a0:	d0f4      	beq.n	800458c <SSD1306_Puts+0x8>
		str++;
	}
	
	/* Everything OK, zero should be returned */
	return *str;
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	bd70      	pop	{r4, r5, r6, pc}

080045a6 <SSD1306_DrawLine>:
 

void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 80045a6:	287f      	cmp	r0, #127	; 0x7f
 80045a8:	bf28      	it	cs
 80045aa:	207f      	movcs	r0, #127	; 0x7f
 80045ac:	2a7f      	cmp	r2, #127	; 0x7f
 80045ae:	bf28      	it	cs
 80045b0:	227f      	movcs	r2, #127	; 0x7f
 80045b2:	293f      	cmp	r1, #63	; 0x3f
 80045b4:	bf28      	it	cs
 80045b6:	213f      	movcs	r1, #63	; 0x3f
 80045b8:	2b3f      	cmp	r3, #63	; 0x3f
 80045ba:	bf28      	it	cs
 80045bc:	233f      	movcs	r3, #63	; 0x3f
 80045be:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045c2:	b085      	sub	sp, #20
 80045c4:	f89d 4038 	ldrb.w	r4, [sp, #56]	; 0x38
	}
	if (y1 >= SSD1306_HEIGHT) {
		y1 = SSD1306_HEIGHT - 1;
	}
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 80045c8:	4290      	cmp	r0, r2
void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 80045ca:	9401      	str	r4, [sp, #4]
 80045cc:	4691      	mov	r9, r2
 80045ce:	4604      	mov	r4, r0
 80045d0:	460d      	mov	r5, r1
 80045d2:	461e      	mov	r6, r3
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 80045d4:	d211      	bcs.n	80045fa <SSD1306_DrawLine+0x54>
 80045d6:	eba2 0a00 	sub.w	sl, r2, r0
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 80045da:	428b      	cmp	r3, r1
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 80045dc:	fa0f fa8a 	sxth.w	sl, sl
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 80045e0:	d871      	bhi.n	80046c6 <SSD1306_DrawLine+0x120>
	sx = (x0 < x1) ? 1 : -1; 
 80045e2:	454c      	cmp	r4, r9
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 80045e4:	eba5 0706 	sub.w	r7, r5, r6
 80045e8:	b23f      	sxth	r7, r7
	sx = (x0 < x1) ? 1 : -1; 
 80045ea:	bf2c      	ite	cs
 80045ec:	f04f 3bff 	movcs.w	fp, #4294967295
 80045f0:	f04f 0b01 	movcc.w	fp, #1
	sy = (y0 < y1) ? 1 : -1; 
 80045f4:	f04f 33ff 	mov.w	r3, #4294967295
 80045f8:	e00a      	b.n	8004610 <SSD1306_DrawLine+0x6a>
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 80045fa:	eba0 0a02 	sub.w	sl, r0, r2
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 80045fe:	428b      	cmp	r3, r1
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 8004600:	fa0f fa8a 	sxth.w	sl, sl
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8004604:	d9ed      	bls.n	80045e2 <SSD1306_DrawLine+0x3c>
	sx = (x0 < x1) ? 1 : -1; 
 8004606:	f04f 3bff 	mov.w	fp, #4294967295
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 800460a:	1a5f      	subs	r7, r3, r1
 800460c:	b23f      	sxth	r7, r7
	sy = (y0 < y1) ? 1 : -1; 
 800460e:	2301      	movs	r3, #1
 8004610:	f04f 0802 	mov.w	r8, #2
	err = ((dx > dy) ? dx : -dy) / 2; 
 8004614:	4557      	cmp	r7, sl
 8004616:	bfa5      	ittet	ge
 8004618:	fb97 f8f8 	sdivge	r8, r7, r8
 800461c:	f1c8 0800 	rsbge	r8, r8, #0
 8004620:	fb9a f8f8 	sdivlt	r8, sl, r8
 8004624:	fa0f f888 	sxthge.w	r8, r8

	if (dx == 0) {
 8004628:	f1ba 0f00 	cmp.w	sl, #0
 800462c:	d116      	bne.n	800465c <SSD1306_DrawLine+0xb6>
		if (y1 < y0) {
 800462e:	42ae      	cmp	r6, r5
 8004630:	bf3e      	ittt	cc
 8004632:	462b      	movcc	r3, r5
 8004634:	4635      	movcc	r5, r6
 8004636:	461e      	movcc	r6, r3
 8004638:	454c      	cmp	r4, r9
 800463a:	bf28      	it	cs
 800463c:	464c      	movcs	r4, r9
 800463e:	b2a4      	uxth	r4, r4
			x1 = x0;
			x0 = tmp;
		}
		
		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8004640:	b22d      	sxth	r5, r5
 8004642:	42b5      	cmp	r5, r6
 8004644:	dd02      	ble.n	800464c <SSD1306_DrawLine+0xa6>
		if (e2 < dy) {
			err += dx;
			y0 += sy;
		} 
	}
}
 8004646:	b005      	add	sp, #20
 8004648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			SSD1306_DrawPixel(x0, i, c);
 800464c:	b2ad      	uxth	r5, r5
 800464e:	4629      	mov	r1, r5
 8004650:	9a01      	ldr	r2, [sp, #4]
 8004652:	4620      	mov	r0, r4
 8004654:	f7ff fee0 	bl	8004418 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8004658:	3501      	adds	r5, #1
 800465a:	e7f1      	b.n	8004640 <SSD1306_DrawLine+0x9a>
	if (dy == 0) {
 800465c:	b1ff      	cbz	r7, 800469e <SSD1306_DrawLine+0xf8>
		if (e2 > -dx) {
 800465e:	f1ca 0200 	rsb	r2, sl, #0
 8004662:	9202      	str	r2, [sp, #8]
		SSD1306_DrawPixel(x0, y0, c);
 8004664:	9a01      	ldr	r2, [sp, #4]
 8004666:	4629      	mov	r1, r5
 8004668:	4620      	mov	r0, r4
 800466a:	9303      	str	r3, [sp, #12]
 800466c:	f7ff fed4 	bl	8004418 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8004670:	454c      	cmp	r4, r9
 8004672:	9b03      	ldr	r3, [sp, #12]
 8004674:	d101      	bne.n	800467a <SSD1306_DrawLine+0xd4>
 8004676:	42b5      	cmp	r5, r6
 8004678:	d0e5      	beq.n	8004646 <SSD1306_DrawLine+0xa0>
		if (e2 > -dx) {
 800467a:	9a02      	ldr	r2, [sp, #8]
 800467c:	4590      	cmp	r8, r2
			err -= dy;
 800467e:	bfc1      	itttt	gt
 8004680:	eba8 0207 	subgt.w	r2, r8, r7
			x0 += sx;
 8004684:	445c      	addgt	r4, fp
			err -= dy;
 8004686:	b212      	sxthgt	r2, r2
			x0 += sx;
 8004688:	b2a4      	uxthgt	r4, r4
 800468a:	bfd8      	it	le
 800468c:	4642      	movle	r2, r8
		if (e2 < dy) {
 800468e:	45b8      	cmp	r8, r7
 8004690:	da03      	bge.n	800469a <SSD1306_DrawLine+0xf4>
			err += dx;
 8004692:	4452      	add	r2, sl
			y0 += sy;
 8004694:	441d      	add	r5, r3
			err += dx;
 8004696:	b212      	sxth	r2, r2
			y0 += sy;
 8004698:	b2ad      	uxth	r5, r5
		if (x1 < x0) {
 800469a:	4690      	mov	r8, r2
 800469c:	e7e2      	b.n	8004664 <SSD1306_DrawLine+0xbe>
 800469e:	42b5      	cmp	r5, r6
 80046a0:	bf28      	it	cs
 80046a2:	4635      	movcs	r5, r6
 80046a4:	454c      	cmp	r4, r9
 80046a6:	b2ad      	uxth	r5, r5
 80046a8:	d902      	bls.n	80046b0 <SSD1306_DrawLine+0x10a>
 80046aa:	4623      	mov	r3, r4
 80046ac:	464c      	mov	r4, r9
 80046ae:	4699      	mov	r9, r3
		for (i = x0; i <= x1; i++) {
 80046b0:	b224      	sxth	r4, r4
 80046b2:	454c      	cmp	r4, r9
 80046b4:	dcc7      	bgt.n	8004646 <SSD1306_DrawLine+0xa0>
			SSD1306_DrawPixel(i, y0, c);
 80046b6:	b2a4      	uxth	r4, r4
 80046b8:	4620      	mov	r0, r4
 80046ba:	9a01      	ldr	r2, [sp, #4]
 80046bc:	4629      	mov	r1, r5
 80046be:	f7ff feab 	bl	8004418 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 80046c2:	3401      	adds	r4, #1
 80046c4:	e7f4      	b.n	80046b0 <SSD1306_DrawLine+0x10a>
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 80046c6:	1a5f      	subs	r7, r3, r1
 80046c8:	b23f      	sxth	r7, r7
	sx = (x0 < x1) ? 1 : -1; 
 80046ca:	f04f 0b01 	mov.w	fp, #1
 80046ce:	e79e      	b.n	800460e <SSD1306_DrawLine+0x68>

080046d0 <SSD1306_DrawRectangle>:

void SSD1306_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 80046d0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	/* Check input parameters */
	if (
 80046d4:	287f      	cmp	r0, #127	; 0x7f
void SSD1306_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 80046d6:	4607      	mov	r7, r0
 80046d8:	460e      	mov	r6, r1
 80046da:	461d      	mov	r5, r3
 80046dc:	f89d 8020 	ldrb.w	r8, [sp, #32]
	if (
 80046e0:	d834      	bhi.n	800474c <SSD1306_DrawRectangle+0x7c>
		x >= SSD1306_WIDTH ||
 80046e2:	293f      	cmp	r1, #63	; 0x3f
 80046e4:	d832      	bhi.n	800474c <SSD1306_DrawRectangle+0x7c>
		/* Return error */
		return;
	}
	
	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 80046e6:	1883      	adds	r3, r0, r2
 80046e8:	2b7f      	cmp	r3, #127	; 0x7f
		w = SSD1306_WIDTH - x;
 80046ea:	bfc8      	it	gt
 80046ec:	f1c0 0280 	rsbgt	r2, r0, #128	; 0x80
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 80046f0:	eb01 0305 	add.w	r3, r1, r5
		w = SSD1306_WIDTH - x;
 80046f4:	bfc8      	it	gt
 80046f6:	b292      	uxthgt	r2, r2
	if ((y + h) >= SSD1306_HEIGHT) {
 80046f8:	2b3f      	cmp	r3, #63	; 0x3f
		h = SSD1306_HEIGHT - y;
 80046fa:	bfc4      	itt	gt
 80046fc:	f1c1 0540 	rsbgt	r5, r1, #64	; 0x40
 8004700:	b2ad      	uxthgt	r5, r5
	}
	
	/* Draw 4 lines */
	SSD1306_DrawLine(x, y, x + w, y, c);         /* Top line */
 8004702:	4402      	add	r2, r0
 8004704:	b294      	uxth	r4, r2
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 8004706:	4435      	add	r5, r6
 8004708:	b2ad      	uxth	r5, r5
	SSD1306_DrawLine(x, y, x + w, y, c);         /* Top line */
 800470a:	460b      	mov	r3, r1
 800470c:	4622      	mov	r2, r4
 800470e:	f8cd 8000 	str.w	r8, [sp]
 8004712:	f7ff ff48 	bl	80045a6 <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 8004716:	462b      	mov	r3, r5
 8004718:	4622      	mov	r2, r4
 800471a:	4629      	mov	r1, r5
 800471c:	4638      	mov	r0, r7
 800471e:	f8cd 8000 	str.w	r8, [sp]
 8004722:	f7ff ff40 	bl	80045a6 <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
 8004726:	462b      	mov	r3, r5
 8004728:	463a      	mov	r2, r7
 800472a:	4631      	mov	r1, r6
 800472c:	4638      	mov	r0, r7
 800472e:	f8cd 8000 	str.w	r8, [sp]
 8004732:	f7ff ff38 	bl	80045a6 <SSD1306_DrawLine>
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 8004736:	462b      	mov	r3, r5
 8004738:	4622      	mov	r2, r4
 800473a:	4631      	mov	r1, r6
 800473c:	4620      	mov	r0, r4
 800473e:	f8cd 8020 	str.w	r8, [sp, #32]
}
 8004742:	b002      	add	sp, #8
 8004744:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 8004748:	f7ff bf2d 	b.w	80045a6 <SSD1306_DrawLine>
}
 800474c:	b002      	add	sp, #8
 800474e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004752 <SSD1306_DrawFilledRectangle>:

void SSD1306_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8004752:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	uint8_t i;
	
	/* Check input parameters */
	if (
 8004756:	287f      	cmp	r0, #127	; 0x7f
void SSD1306_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8004758:	4606      	mov	r6, r0
 800475a:	460f      	mov	r7, r1
 800475c:	461d      	mov	r5, r3
 800475e:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
	if (
 8004762:	d81a      	bhi.n	800479a <SSD1306_DrawFilledRectangle+0x48>
		x >= SSD1306_WIDTH ||
 8004764:	293f      	cmp	r1, #63	; 0x3f
 8004766:	d818      	bhi.n	800479a <SSD1306_DrawFilledRectangle+0x48>
	if ((y + h) >= SSD1306_HEIGHT) {
		h = SSD1306_HEIGHT - y;
	}
	
	/* Draw lines */
	for (i = 0; i <= h; i++) {
 8004768:	f04f 0900 	mov.w	r9, #0
	if ((x + w) >= SSD1306_WIDTH) {
 800476c:	1883      	adds	r3, r0, r2
 800476e:	2b7f      	cmp	r3, #127	; 0x7f
		w = SSD1306_WIDTH - x;
 8004770:	bfc8      	it	gt
 8004772:	f1c0 0280 	rsbgt	r2, r0, #128	; 0x80
	if ((y + h) >= SSD1306_HEIGHT) {
 8004776:	eb01 0305 	add.w	r3, r1, r5
		w = SSD1306_WIDTH - x;
 800477a:	bfc8      	it	gt
 800477c:	b292      	uxthgt	r2, r2
	if ((y + h) >= SSD1306_HEIGHT) {
 800477e:	2b3f      	cmp	r3, #63	; 0x3f
		h = SSD1306_HEIGHT - y;
 8004780:	bfc8      	it	gt
 8004782:	f1c1 0540 	rsbgt	r5, r1, #64	; 0x40
		/* Draw lines */
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
 8004786:	4402      	add	r2, r0
		h = SSD1306_HEIGHT - y;
 8004788:	bfc8      	it	gt
 800478a:	b2ad      	uxthgt	r5, r5
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
 800478c:	b294      	uxth	r4, r2
	for (i = 0; i <= h; i++) {
 800478e:	fa5f f389 	uxtb.w	r3, r9
 8004792:	429d      	cmp	r5, r3
 8004794:	f109 0901 	add.w	r9, r9, #1
 8004798:	d202      	bcs.n	80047a0 <SSD1306_DrawFilledRectangle+0x4e>
	}
}
 800479a:	b003      	add	sp, #12
 800479c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
 80047a0:	443b      	add	r3, r7
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	f8cd 8000 	str.w	r8, [sp]
 80047a8:	4622      	mov	r2, r4
 80047aa:	4619      	mov	r1, r3
 80047ac:	4630      	mov	r0, r6
 80047ae:	f7ff fefa 	bl	80045a6 <SSD1306_DrawLine>
 80047b2:	e7ec      	b.n	800478e <SSD1306_DrawFilledRectangle+0x3c>

080047b4 <ssd1306_I2C_WriteMulti>:
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80047b4:	b530      	push	{r4, r5, lr}
 80047b6:	b0c3      	sub	sp, #268	; 0x10c
uint8_t dt[256];
dt[0] = reg;
 80047b8:	f88d 1008 	strb.w	r1, [sp, #8]
uint8_t i;
for(i = 0; i < count; i++)
 80047bc:	2100      	movs	r1, #0
 80047be:	1c4c      	adds	r4, r1, #1
 80047c0:	b2c9      	uxtb	r1, r1
 80047c2:	4299      	cmp	r1, r3
 80047c4:	d30a      	bcc.n	80047dc <ssd1306_I2C_WriteMulti+0x28>
dt[i+1] = data[i];
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 80047c6:	220a      	movs	r2, #10
 80047c8:	3301      	adds	r3, #1
 80047ca:	9200      	str	r2, [sp, #0]
 80047cc:	4601      	mov	r1, r0
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	aa02      	add	r2, sp, #8
 80047d2:	4805      	ldr	r0, [pc, #20]	; (80047e8 <ssd1306_I2C_WriteMulti+0x34>)
 80047d4:	f7fd f81e 	bl	8001814 <HAL_I2C_Master_Transmit>
}
 80047d8:	b043      	add	sp, #268	; 0x10c
 80047da:	bd30      	pop	{r4, r5, pc}
dt[i+1] = data[i];
 80047dc:	ad02      	add	r5, sp, #8
 80047de:	440d      	add	r5, r1
 80047e0:	5c51      	ldrb	r1, [r2, r1]
 80047e2:	7069      	strb	r1, [r5, #1]
 80047e4:	4621      	mov	r1, r4
 80047e6:	e7ea      	b.n	80047be <ssd1306_I2C_WriteMulti+0xa>
 80047e8:	200005d4 	.word	0x200005d4

080047ec <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80047ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t dt[2];
	dt[0] = reg;
	dt[1] = data;
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80047ee:	230a      	movs	r3, #10
	dt[0] = reg;
 80047f0:	f88d 100c 	strb.w	r1, [sp, #12]
	dt[1] = data;
 80047f4:	f88d 200d 	strb.w	r2, [sp, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80047f8:	9300      	str	r3, [sp, #0]
 80047fa:	4601      	mov	r1, r0
 80047fc:	2302      	movs	r3, #2
 80047fe:	aa03      	add	r2, sp, #12
 8004800:	4802      	ldr	r0, [pc, #8]	; (800480c <ssd1306_I2C_Write+0x20>)
 8004802:	f7fd f807 	bl	8001814 <HAL_I2C_Master_Transmit>
}
 8004806:	b005      	add	sp, #20
 8004808:	f85d fb04 	ldr.w	pc, [sp], #4
 800480c:	200005d4 	.word	0x200005d4

08004810 <SSD1306_UpdateScreen>:
void SSD1306_UpdateScreen(void) {
 8004810:	b538      	push	{r3, r4, r5, lr}
 8004812:	2400      	movs	r4, #0
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8004814:	4d0e      	ldr	r5, [pc, #56]	; (8004850 <SSD1306_UpdateScreen+0x40>)
		SSD1306_WRITECOMMAND(0xB0 + m);
 8004816:	f1a4 0250 	sub.w	r2, r4, #80	; 0x50
 800481a:	b2d2      	uxtb	r2, r2
 800481c:	2100      	movs	r1, #0
 800481e:	2078      	movs	r0, #120	; 0x78
 8004820:	f7ff ffe4 	bl	80047ec <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8004824:	2200      	movs	r2, #0
 8004826:	2078      	movs	r0, #120	; 0x78
 8004828:	4611      	mov	r1, r2
 800482a:	f7ff ffdf 	bl	80047ec <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800482e:	2210      	movs	r2, #16
 8004830:	2100      	movs	r1, #0
 8004832:	2078      	movs	r0, #120	; 0x78
 8004834:	f7ff ffda 	bl	80047ec <ssd1306_I2C_Write>
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8004838:	eb05 12c4 	add.w	r2, r5, r4, lsl #7
 800483c:	2380      	movs	r3, #128	; 0x80
 800483e:	2140      	movs	r1, #64	; 0x40
 8004840:	2078      	movs	r0, #120	; 0x78
 8004842:	3401      	adds	r4, #1
 8004844:	f7ff ffb6 	bl	80047b4 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8004848:	2c08      	cmp	r4, #8
 800484a:	d1e4      	bne.n	8004816 <SSD1306_UpdateScreen+0x6>
}
 800484c:	bd38      	pop	{r3, r4, r5, pc}
 800484e:	bf00      	nop
 8004850:	20000148 	.word	0x20000148

08004854 <SSD1306_Clear>:
{
 8004854:	b508      	push	{r3, lr}
	SSD1306_Fill (0);
 8004856:	2000      	movs	r0, #0
 8004858:	f7ff fdd2 	bl	8004400 <SSD1306_Fill>
}
 800485c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    SSD1306_UpdateScreen();
 8004860:	f7ff bfd6 	b.w	8004810 <SSD1306_UpdateScreen>

08004864 <SSD1306_Init>:
uint8_t SSD1306_Init(void) {
 8004864:	b510      	push	{r4, lr}
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8004866:	f644 6320 	movw	r3, #20000	; 0x4e20
 800486a:	2201      	movs	r2, #1
 800486c:	2178      	movs	r1, #120	; 0x78
 800486e:	4852      	ldr	r0, [pc, #328]	; (80049b8 <SSD1306_Init+0x154>)
 8004870:	f7fd fa16 	bl	8001ca0 <HAL_I2C_IsDeviceReady>
 8004874:	4604      	mov	r4, r0
 8004876:	2800      	cmp	r0, #0
 8004878:	f040 809c 	bne.w	80049b4 <SSD1306_Init+0x150>
	SSD1306_WRITECOMMAND(0xAE); //display off
 800487c:	4601      	mov	r1, r0
 800487e:	22ae      	movs	r2, #174	; 0xae
 8004880:	2078      	movs	r0, #120	; 0x78
 8004882:	f7ff ffb3 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8004886:	4621      	mov	r1, r4
 8004888:	2220      	movs	r2, #32
 800488a:	2078      	movs	r0, #120	; 0x78
 800488c:	f7ff ffae 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8004890:	4621      	mov	r1, r4
 8004892:	2210      	movs	r2, #16
 8004894:	2078      	movs	r0, #120	; 0x78
 8004896:	f7ff ffa9 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800489a:	4621      	mov	r1, r4
 800489c:	22b0      	movs	r2, #176	; 0xb0
 800489e:	2078      	movs	r0, #120	; 0x78
 80048a0:	f7ff ffa4 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80048a4:	4621      	mov	r1, r4
 80048a6:	22c8      	movs	r2, #200	; 0xc8
 80048a8:	2078      	movs	r0, #120	; 0x78
 80048aa:	f7ff ff9f 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80048ae:	4622      	mov	r2, r4
 80048b0:	4621      	mov	r1, r4
 80048b2:	2078      	movs	r0, #120	; 0x78
 80048b4:	f7ff ff9a 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80048b8:	4621      	mov	r1, r4
 80048ba:	2210      	movs	r2, #16
 80048bc:	2078      	movs	r0, #120	; 0x78
 80048be:	f7ff ff95 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80048c2:	4621      	mov	r1, r4
 80048c4:	2240      	movs	r2, #64	; 0x40
 80048c6:	2078      	movs	r0, #120	; 0x78
 80048c8:	f7ff ff90 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80048cc:	4621      	mov	r1, r4
 80048ce:	2281      	movs	r2, #129	; 0x81
 80048d0:	2078      	movs	r0, #120	; 0x78
 80048d2:	f7ff ff8b 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80048d6:	4621      	mov	r1, r4
 80048d8:	22ff      	movs	r2, #255	; 0xff
 80048da:	2078      	movs	r0, #120	; 0x78
 80048dc:	f7ff ff86 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80048e0:	4621      	mov	r1, r4
 80048e2:	22a1      	movs	r2, #161	; 0xa1
 80048e4:	2078      	movs	r0, #120	; 0x78
 80048e6:	f7ff ff81 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80048ea:	4621      	mov	r1, r4
 80048ec:	22a6      	movs	r2, #166	; 0xa6
 80048ee:	2078      	movs	r0, #120	; 0x78
 80048f0:	f7ff ff7c 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80048f4:	4621      	mov	r1, r4
 80048f6:	22a8      	movs	r2, #168	; 0xa8
 80048f8:	2078      	movs	r0, #120	; 0x78
 80048fa:	f7ff ff77 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80048fe:	4621      	mov	r1, r4
 8004900:	223f      	movs	r2, #63	; 0x3f
 8004902:	2078      	movs	r0, #120	; 0x78
 8004904:	f7ff ff72 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8004908:	4621      	mov	r1, r4
 800490a:	22a4      	movs	r2, #164	; 0xa4
 800490c:	2078      	movs	r0, #120	; 0x78
 800490e:	f7ff ff6d 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8004912:	4621      	mov	r1, r4
 8004914:	22d3      	movs	r2, #211	; 0xd3
 8004916:	2078      	movs	r0, #120	; 0x78
 8004918:	f7ff ff68 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800491c:	4622      	mov	r2, r4
 800491e:	4621      	mov	r1, r4
 8004920:	2078      	movs	r0, #120	; 0x78
 8004922:	f7ff ff63 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8004926:	4621      	mov	r1, r4
 8004928:	22d5      	movs	r2, #213	; 0xd5
 800492a:	2078      	movs	r0, #120	; 0x78
 800492c:	f7ff ff5e 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8004930:	4621      	mov	r1, r4
 8004932:	22f0      	movs	r2, #240	; 0xf0
 8004934:	2078      	movs	r0, #120	; 0x78
 8004936:	f7ff ff59 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800493a:	4621      	mov	r1, r4
 800493c:	22d9      	movs	r2, #217	; 0xd9
 800493e:	2078      	movs	r0, #120	; 0x78
 8004940:	f7ff ff54 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8004944:	4621      	mov	r1, r4
 8004946:	2222      	movs	r2, #34	; 0x22
 8004948:	2078      	movs	r0, #120	; 0x78
 800494a:	f7ff ff4f 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 800494e:	4621      	mov	r1, r4
 8004950:	22da      	movs	r2, #218	; 0xda
 8004952:	2078      	movs	r0, #120	; 0x78
 8004954:	f7ff ff4a 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8004958:	4621      	mov	r1, r4
 800495a:	2212      	movs	r2, #18
 800495c:	2078      	movs	r0, #120	; 0x78
 800495e:	f7ff ff45 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8004962:	4621      	mov	r1, r4
 8004964:	22db      	movs	r2, #219	; 0xdb
 8004966:	2078      	movs	r0, #120	; 0x78
 8004968:	f7ff ff40 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800496c:	4621      	mov	r1, r4
 800496e:	2220      	movs	r2, #32
 8004970:	2078      	movs	r0, #120	; 0x78
 8004972:	f7ff ff3b 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8004976:	4621      	mov	r1, r4
 8004978:	228d      	movs	r2, #141	; 0x8d
 800497a:	2078      	movs	r0, #120	; 0x78
 800497c:	f7ff ff36 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8004980:	4621      	mov	r1, r4
 8004982:	2214      	movs	r2, #20
 8004984:	2078      	movs	r0, #120	; 0x78
 8004986:	f7ff ff31 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800498a:	4621      	mov	r1, r4
 800498c:	22af      	movs	r2, #175	; 0xaf
 800498e:	2078      	movs	r0, #120	; 0x78
 8004990:	f7ff ff2c 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8004994:	222e      	movs	r2, #46	; 0x2e
 8004996:	4621      	mov	r1, r4
 8004998:	2078      	movs	r0, #120	; 0x78
 800499a:	f7ff ff27 	bl	80047ec <ssd1306_I2C_Write>
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800499e:	4620      	mov	r0, r4
 80049a0:	f7ff fd2e 	bl	8004400 <SSD1306_Fill>
	SSD1306_UpdateScreen();
 80049a4:	f7ff ff34 	bl	8004810 <SSD1306_UpdateScreen>
	SSD1306.Initialized = 1;
 80049a8:	2001      	movs	r0, #1
	SSD1306.CurrentX = 0;
 80049aa:	4b04      	ldr	r3, [pc, #16]	; (80049bc <SSD1306_Init+0x158>)
	SSD1306.Initialized = 1;
 80049ac:	7158      	strb	r0, [r3, #5]
	SSD1306.CurrentX = 0;
 80049ae:	801c      	strh	r4, [r3, #0]
	SSD1306.CurrentY = 0;
 80049b0:	805c      	strh	r4, [r3, #2]
	return 1;
 80049b2:	bd10      	pop	{r4, pc}
		return 0;
 80049b4:	2000      	movs	r0, #0
}
 80049b6:	bd10      	pop	{r4, pc}
 80049b8:	200005d4 	.word	0x200005d4
 80049bc:	20000142 	.word	0x20000142

080049c0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80049c0:	4b0e      	ldr	r3, [pc, #56]	; (80049fc <HAL_MspInit+0x3c>)
{
 80049c2:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 80049c4:	699a      	ldr	r2, [r3, #24]
 80049c6:	f042 0201 	orr.w	r2, r2, #1
 80049ca:	619a      	str	r2, [r3, #24]
 80049cc:	699a      	ldr	r2, [r3, #24]
 80049ce:	f002 0201 	and.w	r2, r2, #1
 80049d2:	9200      	str	r2, [sp, #0]
 80049d4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80049d6:	69da      	ldr	r2, [r3, #28]
 80049d8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80049dc:	61da      	str	r2, [r3, #28]
 80049de:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80049e0:	4a07      	ldr	r2, [pc, #28]	; (8004a00 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80049e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049e6:	9301      	str	r3, [sp, #4]
 80049e8:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80049ea:	6853      	ldr	r3, [r2, #4]
 80049ec:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80049f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80049f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80049f6:	b002      	add	sp, #8
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop
 80049fc:	40021000 	.word	0x40021000
 8004a00:	40010000 	.word	0x40010000

08004a04 <HAL_ADC_MspInit>:
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a04:	2210      	movs	r2, #16
{
 8004a06:	b530      	push	{r4, r5, lr}
 8004a08:	4605      	mov	r5, r0
 8004a0a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a0c:	eb0d 0002 	add.w	r0, sp, r2
 8004a10:	2100      	movs	r1, #0
 8004a12:	f000 fa62 	bl	8004eda <memset>
  if(hadc->Instance==ADC1)
 8004a16:	682a      	ldr	r2, [r5, #0]
 8004a18:	4b2c      	ldr	r3, [pc, #176]	; (8004acc <HAL_ADC_MspInit+0xc8>)
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d154      	bne.n	8004ac8 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004a1e:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8004a22:	699a      	ldr	r2, [r3, #24]
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = JOY1_X_Pin|JO1_Y_Pin|JOY2_X_Pin|JOY2_Y_Pin 
                          |SW3_Pin|SW4_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a24:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004a26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a2a:	619a      	str	r2, [r3, #24]
 8004a2c:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a2e:	a904      	add	r1, sp, #16
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004a30:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8004a34:	9200      	str	r2, [sp, #0]
 8004a36:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a38:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a3a:	4825      	ldr	r0, [pc, #148]	; (8004ad0 <HAL_ADC_MspInit+0xcc>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a3c:	f042 0210 	orr.w	r2, r2, #16
 8004a40:	619a      	str	r2, [r3, #24]
 8004a42:	699a      	ldr	r2, [r3, #24]
 8004a44:	f002 0210 	and.w	r2, r2, #16
 8004a48:	9201      	str	r2, [sp, #4]
 8004a4a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a4c:	699a      	ldr	r2, [r3, #24]
 8004a4e:	f042 0204 	orr.w	r2, r2, #4
 8004a52:	619a      	str	r2, [r3, #24]
 8004a54:	699a      	ldr	r2, [r3, #24]
 8004a56:	f002 0204 	and.w	r2, r2, #4
 8004a5a:	9202      	str	r2, [sp, #8]
 8004a5c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a5e:	699a      	ldr	r2, [r3, #24]
 8004a60:	f042 0208 	orr.w	r2, r2, #8
 8004a64:	619a      	str	r2, [r3, #24]
 8004a66:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a68:	9405      	str	r4, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a6a:	f003 0308 	and.w	r3, r3, #8
 8004a6e:	9303      	str	r3, [sp, #12]
 8004a70:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = JOY1_X_Pin|JO1_Y_Pin|JOY2_X_Pin|JOY2_Y_Pin 
 8004a72:	233f      	movs	r3, #63	; 0x3f
 8004a74:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a76:	f7fc fc19 	bl	80012ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = POT1_Pin|POT2_Pin|SW1_Pin|SW2_Pin;
 8004a7a:	23e1      	movs	r3, #225	; 0xe1
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a7c:	a904      	add	r1, sp, #16
 8004a7e:	4815      	ldr	r0, [pc, #84]	; (8004ad4 <HAL_ADC_MspInit+0xd0>)
    GPIO_InitStruct.Pin = POT1_Pin|POT2_Pin|SW1_Pin|SW2_Pin;
 8004a80:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a82:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a84:	f7fc fc12 	bl	80012ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BAT_LEVEL_Pin;
 8004a88:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(BAT_LEVEL_GPIO_Port, &GPIO_InitStruct);
 8004a8a:	4813      	ldr	r0, [pc, #76]	; (8004ad8 <HAL_ADC_MspInit+0xd4>)
 8004a8c:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = BAT_LEVEL_Pin;
 8004a8e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a90:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(BAT_LEVEL_GPIO_Port, &GPIO_InitStruct);
 8004a92:	f7fc fc0b 	bl	80012ac <HAL_GPIO_Init>
    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004a96:	2280      	movs	r2, #128	; 0x80
    hdma_adc1.Instance = DMA1_Channel1;
 8004a98:	4c10      	ldr	r4, [pc, #64]	; (8004adc <HAL_ADC_MspInit+0xd8>)
 8004a9a:	4b11      	ldr	r3, [pc, #68]	; (8004ae0 <HAL_ADC_MspInit+0xdc>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004a9c:	60e2      	str	r2, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004a9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004aa2:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004aa4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Instance = DMA1_Channel1;
 8004aa8:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004aaa:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004aac:	2300      	movs	r3, #0
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004aae:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004ab0:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ab2:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ab4:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004ab6:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004ab8:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004aba:	f7fc fa9d 	bl	8000ff8 <HAL_DMA_Init>
 8004abe:	b108      	cbz	r0, 8004ac4 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8004ac0:	f7fe fd3c 	bl	800353c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004ac4:	622c      	str	r4, [r5, #32]
 8004ac6:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004ac8:	b009      	add	sp, #36	; 0x24
 8004aca:	bd30      	pop	{r4, r5, pc}
 8004acc:	40012400 	.word	0x40012400
 8004ad0:	40011000 	.word	0x40011000
 8004ad4:	40010800 	.word	0x40010800
 8004ad8:	40010c00 	.word	0x40010c00
 8004adc:	200006cc 	.word	0x200006cc
 8004ae0:	40020008 	.word	0x40020008

08004ae4 <HAL_I2C_MspInit>:
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ae4:	2210      	movs	r2, #16
{
 8004ae6:	b510      	push	{r4, lr}
 8004ae8:	4604      	mov	r4, r0
 8004aea:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004aec:	eb0d 0002 	add.w	r0, sp, r2
 8004af0:	2100      	movs	r1, #0
 8004af2:	f000 f9f2 	bl	8004eda <memset>
  if(hi2c->Instance==I2C1)
 8004af6:	6823      	ldr	r3, [r4, #0]
 8004af8:	4a21      	ldr	r2, [pc, #132]	; (8004b80 <HAL_I2C_MspInit+0x9c>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d11e      	bne.n	8004b3c <HAL_I2C_MspInit+0x58>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004afe:	4c21      	ldr	r4, [pc, #132]	; (8004b84 <HAL_I2C_MspInit+0xa0>)
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b00:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b02:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b04:	4820      	ldr	r0, [pc, #128]	; (8004b88 <HAL_I2C_MspInit+0xa4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b06:	f043 0308 	orr.w	r3, r3, #8
 8004b0a:	61a3      	str	r3, [r4, #24]
 8004b0c:	69a3      	ldr	r3, [r4, #24]
 8004b0e:	f003 0308 	and.w	r3, r3, #8
 8004b12:	9300      	str	r3, [sp, #0]
 8004b14:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004b16:	23c0      	movs	r3, #192	; 0xc0
 8004b18:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b1a:	2312      	movs	r3, #18
 8004b1c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b22:	f7fc fbc3 	bl	80012ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004b26:	69e3      	ldr	r3, [r4, #28]
 8004b28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004b2c:	61e3      	str	r3, [r4, #28]
 8004b2e:	69e3      	ldr	r3, [r4, #28]
 8004b30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b34:	9301      	str	r3, [sp, #4]
 8004b36:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004b38:	b008      	add	sp, #32
 8004b3a:	bd10      	pop	{r4, pc}
  else if(hi2c->Instance==I2C2)
 8004b3c:	4a13      	ldr	r2, [pc, #76]	; (8004b8c <HAL_I2C_MspInit+0xa8>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d1fa      	bne.n	8004b38 <HAL_I2C_MspInit+0x54>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b42:	4c10      	ldr	r4, [pc, #64]	; (8004b84 <HAL_I2C_MspInit+0xa0>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b44:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b46:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b48:	480f      	ldr	r0, [pc, #60]	; (8004b88 <HAL_I2C_MspInit+0xa4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b4a:	f043 0308 	orr.w	r3, r3, #8
 8004b4e:	61a3      	str	r3, [r4, #24]
 8004b50:	69a3      	ldr	r3, [r4, #24]
 8004b52:	f003 0308 	and.w	r3, r3, #8
 8004b56:	9302      	str	r3, [sp, #8]
 8004b58:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004b5a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004b5e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b60:	2312      	movs	r3, #18
 8004b62:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b64:	2303      	movs	r3, #3
 8004b66:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b68:	f7fc fba0 	bl	80012ac <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004b6c:	69e3      	ldr	r3, [r4, #28]
 8004b6e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004b72:	61e3      	str	r3, [r4, #28]
 8004b74:	69e3      	ldr	r3, [r4, #28]
 8004b76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b7a:	9303      	str	r3, [sp, #12]
 8004b7c:	9b03      	ldr	r3, [sp, #12]
}
 8004b7e:	e7db      	b.n	8004b38 <HAL_I2C_MspInit+0x54>
 8004b80:	40005400 	.word	0x40005400
 8004b84:	40021000 	.word	0x40021000
 8004b88:	40010c00 	.word	0x40010c00
 8004b8c:	40005800 	.word	0x40005800

08004b90 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004b90:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b92:	2410      	movs	r4, #16
{
 8004b94:	4605      	mov	r5, r0
 8004b96:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b98:	4622      	mov	r2, r4
 8004b9a:	2100      	movs	r1, #0
 8004b9c:	a802      	add	r0, sp, #8
 8004b9e:	f000 f99c 	bl	8004eda <memset>
  if(hspi->Instance==SPI1)
 8004ba2:	682a      	ldr	r2, [r5, #0]
 8004ba4:	4b18      	ldr	r3, [pc, #96]	; (8004c08 <HAL_SPI_MspInit+0x78>)
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	d12c      	bne.n	8004c04 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004baa:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8004bae:	699a      	ldr	r2, [r3, #24]
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bb0:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004bb2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004bb6:	619a      	str	r2, [r3, #24]
 8004bb8:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bba:	4814      	ldr	r0, [pc, #80]	; (8004c0c <HAL_SPI_MspInit+0x7c>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004bbc:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004bc0:	9200      	str	r2, [sp, #0]
 8004bc2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bc4:	699a      	ldr	r2, [r3, #24]
 8004bc6:	f042 0208 	orr.w	r2, r2, #8
 8004bca:	619a      	str	r2, [r3, #24]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	f003 0308 	and.w	r3, r3, #8
 8004bd2:	9301      	str	r3, [sp, #4]
 8004bd4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8004bd6:	2328      	movs	r3, #40	; 0x28
 8004bd8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bda:	2302      	movs	r3, #2
 8004bdc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004bde:	2303      	movs	r3, #3
 8004be0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004be2:	f7fc fb63 	bl	80012ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004be6:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004be8:	a902      	add	r1, sp, #8
 8004bea:	4808      	ldr	r0, [pc, #32]	; (8004c0c <HAL_SPI_MspInit+0x7c>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004bec:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bee:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004bf0:	9402      	str	r4, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bf2:	f7fc fb5b 	bl	80012ac <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8004bf6:	4a06      	ldr	r2, [pc, #24]	; (8004c10 <HAL_SPI_MspInit+0x80>)
 8004bf8:	6853      	ldr	r3, [r2, #4]
 8004bfa:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004bfe:	f043 0301 	orr.w	r3, r3, #1
 8004c02:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004c04:	b007      	add	sp, #28
 8004c06:	bd30      	pop	{r4, r5, pc}
 8004c08:	40013000 	.word	0x40013000
 8004c0c:	40010c00 	.word	0x40010c00
 8004c10:	40010000 	.word	0x40010000

08004c14 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004c14:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM6)
 8004c16:	4b0d      	ldr	r3, [pc, #52]	; (8004c4c <HAL_TIM_Base_MspInit+0x38>)
 8004c18:	6802      	ldr	r2, [r0, #0]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d112      	bne.n	8004c44 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004c1e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004c22:	69da      	ldr	r2, [r3, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8004c24:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004c26:	f042 0210 	orr.w	r2, r2, #16
 8004c2a:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8004c2c:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004c2e:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8004c30:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004c32:	f003 0310 	and.w	r3, r3, #16
 8004c36:	9301      	str	r3, [sp, #4]
 8004c38:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8004c3a:	f7fc f985 	bl	8000f48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8004c3e:	2036      	movs	r0, #54	; 0x36
 8004c40:	f7fc f9b6 	bl	8000fb0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8004c44:	b003      	add	sp, #12
 8004c46:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c4a:	bf00      	nop
 8004c4c:	40001000 	.word	0x40001000

08004c50 <HAL_UART_MspInit>:
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c50:	2210      	movs	r2, #16
{
 8004c52:	b510      	push	{r4, lr}
 8004c54:	4604      	mov	r4, r0
 8004c56:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c58:	eb0d 0002 	add.w	r0, sp, r2
 8004c5c:	2100      	movs	r1, #0
 8004c5e:	f000 f93c 	bl	8004eda <memset>
  if(huart->Instance==USART2)
 8004c62:	6823      	ldr	r3, [r4, #0]
 8004c64:	4a2f      	ldr	r2, [pc, #188]	; (8004d24 <HAL_UART_MspInit+0xd4>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d127      	bne.n	8004cba <HAL_UART_MspInit+0x6a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004c6a:	4b2f      	ldr	r3, [pc, #188]	; (8004d28 <HAL_UART_MspInit+0xd8>)
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c6c:	a904      	add	r1, sp, #16
    __HAL_RCC_USART2_CLK_ENABLE();
 8004c6e:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c70:	482e      	ldr	r0, [pc, #184]	; (8004d2c <HAL_UART_MspInit+0xdc>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004c72:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004c76:	61da      	str	r2, [r3, #28]
 8004c78:	69da      	ldr	r2, [r3, #28]
 8004c7a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004c7e:	9200      	str	r2, [sp, #0]
 8004c80:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c82:	699a      	ldr	r2, [r3, #24]
 8004c84:	f042 0204 	orr.w	r2, r2, #4
 8004c88:	619a      	str	r2, [r3, #24]
 8004c8a:	699b      	ldr	r3, [r3, #24]
 8004c8c:	f003 0304 	and.w	r3, r3, #4
 8004c90:	9301      	str	r3, [sp, #4]
 8004c92:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004c94:	2304      	movs	r3, #4
 8004c96:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c98:	2302      	movs	r3, #2
 8004c9a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ca0:	f7fc fb04 	bl	80012ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004ca4:	2308      	movs	r3, #8
 8004ca6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ca8:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004caa:	a904      	add	r1, sp, #16
 8004cac:	481f      	ldr	r0, [pc, #124]	; (8004d2c <HAL_UART_MspInit+0xdc>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004cae:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cb0:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cb2:	f7fc fafb 	bl	80012ac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004cb6:	b008      	add	sp, #32
 8004cb8:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART3)
 8004cba:	4a1d      	ldr	r2, [pc, #116]	; (8004d30 <HAL_UART_MspInit+0xe0>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d1fa      	bne.n	8004cb6 <HAL_UART_MspInit+0x66>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004cc0:	4b19      	ldr	r3, [pc, #100]	; (8004d28 <HAL_UART_MspInit+0xd8>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004cc2:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 8004cc4:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004cc6:	481b      	ldr	r0, [pc, #108]	; (8004d34 <HAL_UART_MspInit+0xe4>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004cc8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004ccc:	61da      	str	r2, [r3, #28]
 8004cce:	69da      	ldr	r2, [r3, #28]
 8004cd0:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8004cd4:	9202      	str	r2, [sp, #8]
 8004cd6:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004cd8:	699a      	ldr	r2, [r3, #24]
 8004cda:	f042 0210 	orr.w	r2, r2, #16
 8004cde:	619a      	str	r2, [r3, #24]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	f003 0310 	and.w	r3, r3, #16
 8004ce6:	9303      	str	r3, [sp, #12]
 8004ce8:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004cea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004cee:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cf0:	2302      	movs	r3, #2
 8004cf2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004cf8:	f7fc fad8 	bl	80012ac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004cfc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004d00:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004d02:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d04:	a904      	add	r1, sp, #16
 8004d06:	480b      	ldr	r0, [pc, #44]	; (8004d34 <HAL_UART_MspInit+0xe4>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004d08:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d0a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d0c:	f7fc face 	bl	80012ac <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8004d10:	4a09      	ldr	r2, [pc, #36]	; (8004d38 <HAL_UART_MspInit+0xe8>)
 8004d12:	6853      	ldr	r3, [r2, #4]
 8004d14:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004d18:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004d1c:	f043 0310 	orr.w	r3, r3, #16
 8004d20:	6053      	str	r3, [r2, #4]
}
 8004d22:	e7c8      	b.n	8004cb6 <HAL_UART_MspInit+0x66>
 8004d24:	40004400 	.word	0x40004400
 8004d28:	40021000 	.word	0x40021000
 8004d2c:	40010800 	.word	0x40010800
 8004d30:	40004800 	.word	0x40004800
 8004d34:	40011000 	.word	0x40011000
 8004d38:	40010000 	.word	0x40010000

08004d3c <NMI_Handler>:
 8004d3c:	4770      	bx	lr

08004d3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d3e:	e7fe      	b.n	8004d3e <HardFault_Handler>

08004d40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004d40:	e7fe      	b.n	8004d40 <MemManage_Handler>

08004d42 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d42:	e7fe      	b.n	8004d42 <BusFault_Handler>

08004d44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d44:	e7fe      	b.n	8004d44 <UsageFault_Handler>

08004d46 <SVC_Handler>:
 8004d46:	4770      	bx	lr

08004d48 <DebugMon_Handler>:
 8004d48:	4770      	bx	lr

08004d4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004d4a:	4770      	bx	lr

08004d4c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d4c:	f7fb be94 	b.w	8000a78 <HAL_IncTick>

08004d50 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004d50:	4801      	ldr	r0, [pc, #4]	; (8004d58 <DMA1_Channel1_IRQHandler+0x8>)
 8004d52:	f7fc b9cf 	b.w	80010f4 <HAL_DMA_IRQHandler>
 8004d56:	bf00      	nop
 8004d58:	200006cc 	.word	0x200006cc

08004d5c <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8004d5c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004d60:	f7fc bb9c 	b.w	800149c <HAL_GPIO_EXTI_IRQHandler>

08004d64 <TIM6_IRQHandler>:
void TIM6_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004d64:	4801      	ldr	r0, [pc, #4]	; (8004d6c <TIM6_IRQHandler+0x8>)
 8004d66:	f7fd be44 	b.w	80029f2 <HAL_TIM_IRQHandler>
 8004d6a:	bf00      	nop
 8004d6c:	20000710 	.word	0x20000710

08004d70 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d70:	b570      	push	{r4, r5, r6, lr}
 8004d72:	460e      	mov	r6, r1
 8004d74:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d76:	460c      	mov	r4, r1
 8004d78:	1ba3      	subs	r3, r4, r6
 8004d7a:	429d      	cmp	r5, r3
 8004d7c:	dc01      	bgt.n	8004d82 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8004d7e:	4628      	mov	r0, r5
 8004d80:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8004d82:	f3af 8000 	nop.w
 8004d86:	f804 0b01 	strb.w	r0, [r4], #1
 8004d8a:	e7f5      	b.n	8004d78 <_read+0x8>

08004d8c <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8004d8c:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004d8e:	4b0a      	ldr	r3, [pc, #40]	; (8004db8 <_sbrk+0x2c>)
{
 8004d90:	4602      	mov	r2, r0
	if (heap_end == 0)
 8004d92:	6819      	ldr	r1, [r3, #0]
 8004d94:	b909      	cbnz	r1, 8004d9a <_sbrk+0xe>
		heap_end = &end;
 8004d96:	4909      	ldr	r1, [pc, #36]	; (8004dbc <_sbrk+0x30>)
 8004d98:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8004d9a:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8004d9c:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8004d9e:	4402      	add	r2, r0
 8004da0:	428a      	cmp	r2, r1
 8004da2:	d906      	bls.n	8004db2 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8004da4:	f000 f864 	bl	8004e70 <__errno>
 8004da8:	230c      	movs	r3, #12
 8004daa:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8004dac:	f04f 30ff 	mov.w	r0, #4294967295
 8004db0:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8004db2:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8004db4:	bd08      	pop	{r3, pc}
 8004db6:	bf00      	nop
 8004db8:	20000548 	.word	0x20000548
 8004dbc:	20000834 	.word	0x20000834

08004dc0 <_close>:

int _close(int file)
{
	return -1;
}
 8004dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8004dc4:	4770      	bx	lr

08004dc6 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8004dc6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8004dca:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8004dcc:	604b      	str	r3, [r1, #4]
}
 8004dce:	4770      	bx	lr

08004dd0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8004dd0:	2001      	movs	r0, #1
 8004dd2:	4770      	bx	lr

08004dd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8004dd4:	2000      	movs	r0, #0
 8004dd6:	4770      	bx	lr

08004dd8 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8004dd8:	4b0f      	ldr	r3, [pc, #60]	; (8004e18 <SystemInit+0x40>)
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	f042 0201 	orr.w	r2, r2, #1
 8004de0:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8004de2:	6859      	ldr	r1, [r3, #4]
 8004de4:	4a0d      	ldr	r2, [pc, #52]	; (8004e1c <SystemInit+0x44>)
 8004de6:	400a      	ands	r2, r1
 8004de8:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004df0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004df4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004dfc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8004dfe:	685a      	ldr	r2, [r3, #4]
 8004e00:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8004e04:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8004e06:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004e0a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004e0c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004e10:	4b03      	ldr	r3, [pc, #12]	; (8004e20 <SystemInit+0x48>)
 8004e12:	609a      	str	r2, [r3, #8]
 8004e14:	4770      	bx	lr
 8004e16:	bf00      	nop
 8004e18:	40021000 	.word	0x40021000
 8004e1c:	f8ff0000 	.word	0xf8ff0000
 8004e20:	e000ed00 	.word	0xe000ed00

08004e24 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004e24:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004e26:	e003      	b.n	8004e30 <LoopCopyDataInit>

08004e28 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004e28:	4b0b      	ldr	r3, [pc, #44]	; (8004e58 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8004e2a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004e2c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004e2e:	3104      	adds	r1, #4

08004e30 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004e30:	480a      	ldr	r0, [pc, #40]	; (8004e5c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004e32:	4b0b      	ldr	r3, [pc, #44]	; (8004e60 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004e34:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004e36:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004e38:	d3f6      	bcc.n	8004e28 <CopyDataInit>
  ldr r2, =_sbss
 8004e3a:	4a0a      	ldr	r2, [pc, #40]	; (8004e64 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004e3c:	e002      	b.n	8004e44 <LoopFillZerobss>

08004e3e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004e3e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004e40:	f842 3b04 	str.w	r3, [r2], #4

08004e44 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004e44:	4b08      	ldr	r3, [pc, #32]	; (8004e68 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004e46:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004e48:	d3f9      	bcc.n	8004e3e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004e4a:	f7ff ffc5 	bl	8004dd8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e4e:	f000 f815 	bl	8004e7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004e52:	f7fe f92b 	bl	80030ac <main>
  bx lr
 8004e56:	4770      	bx	lr
  ldr r3, =_sidata
 8004e58:	08006f90 	.word	0x08006f90
  ldr r0, =_sdata
 8004e5c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004e60:	20000080 	.word	0x20000080
  ldr r2, =_sbss
 8004e64:	20000080 	.word	0x20000080
  ldr r3, = _ebss
 8004e68:	20000834 	.word	0x20000834

08004e6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004e6c:	e7fe      	b.n	8004e6c <ADC1_2_IRQHandler>
	...

08004e70 <__errno>:
 8004e70:	4b01      	ldr	r3, [pc, #4]	; (8004e78 <__errno+0x8>)
 8004e72:	6818      	ldr	r0, [r3, #0]
 8004e74:	4770      	bx	lr
 8004e76:	bf00      	nop
 8004e78:	2000001c 	.word	0x2000001c

08004e7c <__libc_init_array>:
 8004e7c:	b570      	push	{r4, r5, r6, lr}
 8004e7e:	2500      	movs	r5, #0
 8004e80:	4e0c      	ldr	r6, [pc, #48]	; (8004eb4 <__libc_init_array+0x38>)
 8004e82:	4c0d      	ldr	r4, [pc, #52]	; (8004eb8 <__libc_init_array+0x3c>)
 8004e84:	1ba4      	subs	r4, r4, r6
 8004e86:	10a4      	asrs	r4, r4, #2
 8004e88:	42a5      	cmp	r5, r4
 8004e8a:	d109      	bne.n	8004ea0 <__libc_init_array+0x24>
 8004e8c:	f001 f806 	bl	8005e9c <_init>
 8004e90:	2500      	movs	r5, #0
 8004e92:	4e0a      	ldr	r6, [pc, #40]	; (8004ebc <__libc_init_array+0x40>)
 8004e94:	4c0a      	ldr	r4, [pc, #40]	; (8004ec0 <__libc_init_array+0x44>)
 8004e96:	1ba4      	subs	r4, r4, r6
 8004e98:	10a4      	asrs	r4, r4, #2
 8004e9a:	42a5      	cmp	r5, r4
 8004e9c:	d105      	bne.n	8004eaa <__libc_init_array+0x2e>
 8004e9e:	bd70      	pop	{r4, r5, r6, pc}
 8004ea0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004ea4:	4798      	blx	r3
 8004ea6:	3501      	adds	r5, #1
 8004ea8:	e7ee      	b.n	8004e88 <__libc_init_array+0xc>
 8004eaa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004eae:	4798      	blx	r3
 8004eb0:	3501      	adds	r5, #1
 8004eb2:	e7f2      	b.n	8004e9a <__libc_init_array+0x1e>
 8004eb4:	08006f88 	.word	0x08006f88
 8004eb8:	08006f88 	.word	0x08006f88
 8004ebc:	08006f88 	.word	0x08006f88
 8004ec0:	08006f8c 	.word	0x08006f8c

08004ec4 <memcpy>:
 8004ec4:	b510      	push	{r4, lr}
 8004ec6:	1e43      	subs	r3, r0, #1
 8004ec8:	440a      	add	r2, r1
 8004eca:	4291      	cmp	r1, r2
 8004ecc:	d100      	bne.n	8004ed0 <memcpy+0xc>
 8004ece:	bd10      	pop	{r4, pc}
 8004ed0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ed4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ed8:	e7f7      	b.n	8004eca <memcpy+0x6>

08004eda <memset>:
 8004eda:	4603      	mov	r3, r0
 8004edc:	4402      	add	r2, r0
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d100      	bne.n	8004ee4 <memset+0xa>
 8004ee2:	4770      	bx	lr
 8004ee4:	f803 1b01 	strb.w	r1, [r3], #1
 8004ee8:	e7f9      	b.n	8004ede <memset+0x4>
	...

08004eec <_puts_r>:
 8004eec:	b570      	push	{r4, r5, r6, lr}
 8004eee:	460e      	mov	r6, r1
 8004ef0:	4605      	mov	r5, r0
 8004ef2:	b118      	cbz	r0, 8004efc <_puts_r+0x10>
 8004ef4:	6983      	ldr	r3, [r0, #24]
 8004ef6:	b90b      	cbnz	r3, 8004efc <_puts_r+0x10>
 8004ef8:	f000 fa3a 	bl	8005370 <__sinit>
 8004efc:	69ab      	ldr	r3, [r5, #24]
 8004efe:	68ac      	ldr	r4, [r5, #8]
 8004f00:	b913      	cbnz	r3, 8004f08 <_puts_r+0x1c>
 8004f02:	4628      	mov	r0, r5
 8004f04:	f000 fa34 	bl	8005370 <__sinit>
 8004f08:	4b23      	ldr	r3, [pc, #140]	; (8004f98 <_puts_r+0xac>)
 8004f0a:	429c      	cmp	r4, r3
 8004f0c:	d117      	bne.n	8004f3e <_puts_r+0x52>
 8004f0e:	686c      	ldr	r4, [r5, #4]
 8004f10:	89a3      	ldrh	r3, [r4, #12]
 8004f12:	071b      	lsls	r3, r3, #28
 8004f14:	d51d      	bpl.n	8004f52 <_puts_r+0x66>
 8004f16:	6923      	ldr	r3, [r4, #16]
 8004f18:	b1db      	cbz	r3, 8004f52 <_puts_r+0x66>
 8004f1a:	3e01      	subs	r6, #1
 8004f1c:	68a3      	ldr	r3, [r4, #8]
 8004f1e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004f22:	3b01      	subs	r3, #1
 8004f24:	60a3      	str	r3, [r4, #8]
 8004f26:	b9e9      	cbnz	r1, 8004f64 <_puts_r+0x78>
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	da2e      	bge.n	8004f8a <_puts_r+0x9e>
 8004f2c:	4622      	mov	r2, r4
 8004f2e:	210a      	movs	r1, #10
 8004f30:	4628      	mov	r0, r5
 8004f32:	f000 f86b 	bl	800500c <__swbuf_r>
 8004f36:	3001      	adds	r0, #1
 8004f38:	d011      	beq.n	8004f5e <_puts_r+0x72>
 8004f3a:	200a      	movs	r0, #10
 8004f3c:	bd70      	pop	{r4, r5, r6, pc}
 8004f3e:	4b17      	ldr	r3, [pc, #92]	; (8004f9c <_puts_r+0xb0>)
 8004f40:	429c      	cmp	r4, r3
 8004f42:	d101      	bne.n	8004f48 <_puts_r+0x5c>
 8004f44:	68ac      	ldr	r4, [r5, #8]
 8004f46:	e7e3      	b.n	8004f10 <_puts_r+0x24>
 8004f48:	4b15      	ldr	r3, [pc, #84]	; (8004fa0 <_puts_r+0xb4>)
 8004f4a:	429c      	cmp	r4, r3
 8004f4c:	bf08      	it	eq
 8004f4e:	68ec      	ldreq	r4, [r5, #12]
 8004f50:	e7de      	b.n	8004f10 <_puts_r+0x24>
 8004f52:	4621      	mov	r1, r4
 8004f54:	4628      	mov	r0, r5
 8004f56:	f000 f8ab 	bl	80050b0 <__swsetup_r>
 8004f5a:	2800      	cmp	r0, #0
 8004f5c:	d0dd      	beq.n	8004f1a <_puts_r+0x2e>
 8004f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8004f62:	bd70      	pop	{r4, r5, r6, pc}
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	da04      	bge.n	8004f72 <_puts_r+0x86>
 8004f68:	69a2      	ldr	r2, [r4, #24]
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	db06      	blt.n	8004f7c <_puts_r+0x90>
 8004f6e:	290a      	cmp	r1, #10
 8004f70:	d004      	beq.n	8004f7c <_puts_r+0x90>
 8004f72:	6823      	ldr	r3, [r4, #0]
 8004f74:	1c5a      	adds	r2, r3, #1
 8004f76:	6022      	str	r2, [r4, #0]
 8004f78:	7019      	strb	r1, [r3, #0]
 8004f7a:	e7cf      	b.n	8004f1c <_puts_r+0x30>
 8004f7c:	4622      	mov	r2, r4
 8004f7e:	4628      	mov	r0, r5
 8004f80:	f000 f844 	bl	800500c <__swbuf_r>
 8004f84:	3001      	adds	r0, #1
 8004f86:	d1c9      	bne.n	8004f1c <_puts_r+0x30>
 8004f88:	e7e9      	b.n	8004f5e <_puts_r+0x72>
 8004f8a:	200a      	movs	r0, #10
 8004f8c:	6823      	ldr	r3, [r4, #0]
 8004f8e:	1c5a      	adds	r2, r3, #1
 8004f90:	6022      	str	r2, [r4, #0]
 8004f92:	7018      	strb	r0, [r3, #0]
 8004f94:	bd70      	pop	{r4, r5, r6, pc}
 8004f96:	bf00      	nop
 8004f98:	08006f14 	.word	0x08006f14
 8004f9c:	08006f34 	.word	0x08006f34
 8004fa0:	08006ef4 	.word	0x08006ef4

08004fa4 <puts>:
 8004fa4:	4b02      	ldr	r3, [pc, #8]	; (8004fb0 <puts+0xc>)
 8004fa6:	4601      	mov	r1, r0
 8004fa8:	6818      	ldr	r0, [r3, #0]
 8004faa:	f7ff bf9f 	b.w	8004eec <_puts_r>
 8004fae:	bf00      	nop
 8004fb0:	2000001c 	.word	0x2000001c

08004fb4 <siprintf>:
 8004fb4:	b40e      	push	{r1, r2, r3}
 8004fb6:	f44f 7102 	mov.w	r1, #520	; 0x208
 8004fba:	b500      	push	{lr}
 8004fbc:	b09c      	sub	sp, #112	; 0x70
 8004fbe:	f8ad 1014 	strh.w	r1, [sp, #20]
 8004fc2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004fc6:	9104      	str	r1, [sp, #16]
 8004fc8:	9107      	str	r1, [sp, #28]
 8004fca:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004fce:	ab1d      	add	r3, sp, #116	; 0x74
 8004fd0:	9002      	str	r0, [sp, #8]
 8004fd2:	9006      	str	r0, [sp, #24]
 8004fd4:	4808      	ldr	r0, [pc, #32]	; (8004ff8 <siprintf+0x44>)
 8004fd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fda:	f8ad 1016 	strh.w	r1, [sp, #22]
 8004fde:	6800      	ldr	r0, [r0, #0]
 8004fe0:	a902      	add	r1, sp, #8
 8004fe2:	9301      	str	r3, [sp, #4]
 8004fe4:	f000 fbb8 	bl	8005758 <_svfiprintf_r>
 8004fe8:	2200      	movs	r2, #0
 8004fea:	9b02      	ldr	r3, [sp, #8]
 8004fec:	701a      	strb	r2, [r3, #0]
 8004fee:	b01c      	add	sp, #112	; 0x70
 8004ff0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ff4:	b003      	add	sp, #12
 8004ff6:	4770      	bx	lr
 8004ff8:	2000001c 	.word	0x2000001c

08004ffc <strcpy>:
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005002:	f803 2b01 	strb.w	r2, [r3], #1
 8005006:	2a00      	cmp	r2, #0
 8005008:	d1f9      	bne.n	8004ffe <strcpy+0x2>
 800500a:	4770      	bx	lr

0800500c <__swbuf_r>:
 800500c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800500e:	460e      	mov	r6, r1
 8005010:	4614      	mov	r4, r2
 8005012:	4605      	mov	r5, r0
 8005014:	b118      	cbz	r0, 800501e <__swbuf_r+0x12>
 8005016:	6983      	ldr	r3, [r0, #24]
 8005018:	b90b      	cbnz	r3, 800501e <__swbuf_r+0x12>
 800501a:	f000 f9a9 	bl	8005370 <__sinit>
 800501e:	4b21      	ldr	r3, [pc, #132]	; (80050a4 <__swbuf_r+0x98>)
 8005020:	429c      	cmp	r4, r3
 8005022:	d12a      	bne.n	800507a <__swbuf_r+0x6e>
 8005024:	686c      	ldr	r4, [r5, #4]
 8005026:	69a3      	ldr	r3, [r4, #24]
 8005028:	60a3      	str	r3, [r4, #8]
 800502a:	89a3      	ldrh	r3, [r4, #12]
 800502c:	071a      	lsls	r2, r3, #28
 800502e:	d52e      	bpl.n	800508e <__swbuf_r+0x82>
 8005030:	6923      	ldr	r3, [r4, #16]
 8005032:	b363      	cbz	r3, 800508e <__swbuf_r+0x82>
 8005034:	6923      	ldr	r3, [r4, #16]
 8005036:	6820      	ldr	r0, [r4, #0]
 8005038:	b2f6      	uxtb	r6, r6
 800503a:	1ac0      	subs	r0, r0, r3
 800503c:	6963      	ldr	r3, [r4, #20]
 800503e:	4637      	mov	r7, r6
 8005040:	4298      	cmp	r0, r3
 8005042:	db04      	blt.n	800504e <__swbuf_r+0x42>
 8005044:	4621      	mov	r1, r4
 8005046:	4628      	mov	r0, r5
 8005048:	f000 f928 	bl	800529c <_fflush_r>
 800504c:	bb28      	cbnz	r0, 800509a <__swbuf_r+0x8e>
 800504e:	68a3      	ldr	r3, [r4, #8]
 8005050:	3001      	adds	r0, #1
 8005052:	3b01      	subs	r3, #1
 8005054:	60a3      	str	r3, [r4, #8]
 8005056:	6823      	ldr	r3, [r4, #0]
 8005058:	1c5a      	adds	r2, r3, #1
 800505a:	6022      	str	r2, [r4, #0]
 800505c:	701e      	strb	r6, [r3, #0]
 800505e:	6963      	ldr	r3, [r4, #20]
 8005060:	4298      	cmp	r0, r3
 8005062:	d004      	beq.n	800506e <__swbuf_r+0x62>
 8005064:	89a3      	ldrh	r3, [r4, #12]
 8005066:	07db      	lsls	r3, r3, #31
 8005068:	d519      	bpl.n	800509e <__swbuf_r+0x92>
 800506a:	2e0a      	cmp	r6, #10
 800506c:	d117      	bne.n	800509e <__swbuf_r+0x92>
 800506e:	4621      	mov	r1, r4
 8005070:	4628      	mov	r0, r5
 8005072:	f000 f913 	bl	800529c <_fflush_r>
 8005076:	b190      	cbz	r0, 800509e <__swbuf_r+0x92>
 8005078:	e00f      	b.n	800509a <__swbuf_r+0x8e>
 800507a:	4b0b      	ldr	r3, [pc, #44]	; (80050a8 <__swbuf_r+0x9c>)
 800507c:	429c      	cmp	r4, r3
 800507e:	d101      	bne.n	8005084 <__swbuf_r+0x78>
 8005080:	68ac      	ldr	r4, [r5, #8]
 8005082:	e7d0      	b.n	8005026 <__swbuf_r+0x1a>
 8005084:	4b09      	ldr	r3, [pc, #36]	; (80050ac <__swbuf_r+0xa0>)
 8005086:	429c      	cmp	r4, r3
 8005088:	bf08      	it	eq
 800508a:	68ec      	ldreq	r4, [r5, #12]
 800508c:	e7cb      	b.n	8005026 <__swbuf_r+0x1a>
 800508e:	4621      	mov	r1, r4
 8005090:	4628      	mov	r0, r5
 8005092:	f000 f80d 	bl	80050b0 <__swsetup_r>
 8005096:	2800      	cmp	r0, #0
 8005098:	d0cc      	beq.n	8005034 <__swbuf_r+0x28>
 800509a:	f04f 37ff 	mov.w	r7, #4294967295
 800509e:	4638      	mov	r0, r7
 80050a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050a2:	bf00      	nop
 80050a4:	08006f14 	.word	0x08006f14
 80050a8:	08006f34 	.word	0x08006f34
 80050ac:	08006ef4 	.word	0x08006ef4

080050b0 <__swsetup_r>:
 80050b0:	4b32      	ldr	r3, [pc, #200]	; (800517c <__swsetup_r+0xcc>)
 80050b2:	b570      	push	{r4, r5, r6, lr}
 80050b4:	681d      	ldr	r5, [r3, #0]
 80050b6:	4606      	mov	r6, r0
 80050b8:	460c      	mov	r4, r1
 80050ba:	b125      	cbz	r5, 80050c6 <__swsetup_r+0x16>
 80050bc:	69ab      	ldr	r3, [r5, #24]
 80050be:	b913      	cbnz	r3, 80050c6 <__swsetup_r+0x16>
 80050c0:	4628      	mov	r0, r5
 80050c2:	f000 f955 	bl	8005370 <__sinit>
 80050c6:	4b2e      	ldr	r3, [pc, #184]	; (8005180 <__swsetup_r+0xd0>)
 80050c8:	429c      	cmp	r4, r3
 80050ca:	d10f      	bne.n	80050ec <__swsetup_r+0x3c>
 80050cc:	686c      	ldr	r4, [r5, #4]
 80050ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050d2:	b29a      	uxth	r2, r3
 80050d4:	0715      	lsls	r5, r2, #28
 80050d6:	d42c      	bmi.n	8005132 <__swsetup_r+0x82>
 80050d8:	06d0      	lsls	r0, r2, #27
 80050da:	d411      	bmi.n	8005100 <__swsetup_r+0x50>
 80050dc:	2209      	movs	r2, #9
 80050de:	6032      	str	r2, [r6, #0]
 80050e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80050e4:	81a3      	strh	r3, [r4, #12]
 80050e6:	f04f 30ff 	mov.w	r0, #4294967295
 80050ea:	bd70      	pop	{r4, r5, r6, pc}
 80050ec:	4b25      	ldr	r3, [pc, #148]	; (8005184 <__swsetup_r+0xd4>)
 80050ee:	429c      	cmp	r4, r3
 80050f0:	d101      	bne.n	80050f6 <__swsetup_r+0x46>
 80050f2:	68ac      	ldr	r4, [r5, #8]
 80050f4:	e7eb      	b.n	80050ce <__swsetup_r+0x1e>
 80050f6:	4b24      	ldr	r3, [pc, #144]	; (8005188 <__swsetup_r+0xd8>)
 80050f8:	429c      	cmp	r4, r3
 80050fa:	bf08      	it	eq
 80050fc:	68ec      	ldreq	r4, [r5, #12]
 80050fe:	e7e6      	b.n	80050ce <__swsetup_r+0x1e>
 8005100:	0751      	lsls	r1, r2, #29
 8005102:	d512      	bpl.n	800512a <__swsetup_r+0x7a>
 8005104:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005106:	b141      	cbz	r1, 800511a <__swsetup_r+0x6a>
 8005108:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800510c:	4299      	cmp	r1, r3
 800510e:	d002      	beq.n	8005116 <__swsetup_r+0x66>
 8005110:	4630      	mov	r0, r6
 8005112:	f000 fa1b 	bl	800554c <_free_r>
 8005116:	2300      	movs	r3, #0
 8005118:	6363      	str	r3, [r4, #52]	; 0x34
 800511a:	89a3      	ldrh	r3, [r4, #12]
 800511c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005120:	81a3      	strh	r3, [r4, #12]
 8005122:	2300      	movs	r3, #0
 8005124:	6063      	str	r3, [r4, #4]
 8005126:	6923      	ldr	r3, [r4, #16]
 8005128:	6023      	str	r3, [r4, #0]
 800512a:	89a3      	ldrh	r3, [r4, #12]
 800512c:	f043 0308 	orr.w	r3, r3, #8
 8005130:	81a3      	strh	r3, [r4, #12]
 8005132:	6923      	ldr	r3, [r4, #16]
 8005134:	b94b      	cbnz	r3, 800514a <__swsetup_r+0x9a>
 8005136:	89a3      	ldrh	r3, [r4, #12]
 8005138:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800513c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005140:	d003      	beq.n	800514a <__swsetup_r+0x9a>
 8005142:	4621      	mov	r1, r4
 8005144:	4630      	mov	r0, r6
 8005146:	f000 f9c1 	bl	80054cc <__smakebuf_r>
 800514a:	89a2      	ldrh	r2, [r4, #12]
 800514c:	f012 0301 	ands.w	r3, r2, #1
 8005150:	d00c      	beq.n	800516c <__swsetup_r+0xbc>
 8005152:	2300      	movs	r3, #0
 8005154:	60a3      	str	r3, [r4, #8]
 8005156:	6963      	ldr	r3, [r4, #20]
 8005158:	425b      	negs	r3, r3
 800515a:	61a3      	str	r3, [r4, #24]
 800515c:	6923      	ldr	r3, [r4, #16]
 800515e:	b953      	cbnz	r3, 8005176 <__swsetup_r+0xc6>
 8005160:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005164:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005168:	d1ba      	bne.n	80050e0 <__swsetup_r+0x30>
 800516a:	bd70      	pop	{r4, r5, r6, pc}
 800516c:	0792      	lsls	r2, r2, #30
 800516e:	bf58      	it	pl
 8005170:	6963      	ldrpl	r3, [r4, #20]
 8005172:	60a3      	str	r3, [r4, #8]
 8005174:	e7f2      	b.n	800515c <__swsetup_r+0xac>
 8005176:	2000      	movs	r0, #0
 8005178:	e7f7      	b.n	800516a <__swsetup_r+0xba>
 800517a:	bf00      	nop
 800517c:	2000001c 	.word	0x2000001c
 8005180:	08006f14 	.word	0x08006f14
 8005184:	08006f34 	.word	0x08006f34
 8005188:	08006ef4 	.word	0x08006ef4

0800518c <__sflush_r>:
 800518c:	898a      	ldrh	r2, [r1, #12]
 800518e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005192:	4605      	mov	r5, r0
 8005194:	0710      	lsls	r0, r2, #28
 8005196:	460c      	mov	r4, r1
 8005198:	d45a      	bmi.n	8005250 <__sflush_r+0xc4>
 800519a:	684b      	ldr	r3, [r1, #4]
 800519c:	2b00      	cmp	r3, #0
 800519e:	dc05      	bgt.n	80051ac <__sflush_r+0x20>
 80051a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	dc02      	bgt.n	80051ac <__sflush_r+0x20>
 80051a6:	2000      	movs	r0, #0
 80051a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80051ae:	2e00      	cmp	r6, #0
 80051b0:	d0f9      	beq.n	80051a6 <__sflush_r+0x1a>
 80051b2:	2300      	movs	r3, #0
 80051b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80051b8:	682f      	ldr	r7, [r5, #0]
 80051ba:	602b      	str	r3, [r5, #0]
 80051bc:	d033      	beq.n	8005226 <__sflush_r+0x9a>
 80051be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80051c0:	89a3      	ldrh	r3, [r4, #12]
 80051c2:	075a      	lsls	r2, r3, #29
 80051c4:	d505      	bpl.n	80051d2 <__sflush_r+0x46>
 80051c6:	6863      	ldr	r3, [r4, #4]
 80051c8:	1ac0      	subs	r0, r0, r3
 80051ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80051cc:	b10b      	cbz	r3, 80051d2 <__sflush_r+0x46>
 80051ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80051d0:	1ac0      	subs	r0, r0, r3
 80051d2:	2300      	movs	r3, #0
 80051d4:	4602      	mov	r2, r0
 80051d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80051d8:	6a21      	ldr	r1, [r4, #32]
 80051da:	4628      	mov	r0, r5
 80051dc:	47b0      	blx	r6
 80051de:	1c43      	adds	r3, r0, #1
 80051e0:	89a3      	ldrh	r3, [r4, #12]
 80051e2:	d106      	bne.n	80051f2 <__sflush_r+0x66>
 80051e4:	6829      	ldr	r1, [r5, #0]
 80051e6:	291d      	cmp	r1, #29
 80051e8:	d84b      	bhi.n	8005282 <__sflush_r+0xf6>
 80051ea:	4a2b      	ldr	r2, [pc, #172]	; (8005298 <__sflush_r+0x10c>)
 80051ec:	40ca      	lsrs	r2, r1
 80051ee:	07d6      	lsls	r6, r2, #31
 80051f0:	d547      	bpl.n	8005282 <__sflush_r+0xf6>
 80051f2:	2200      	movs	r2, #0
 80051f4:	6062      	str	r2, [r4, #4]
 80051f6:	6922      	ldr	r2, [r4, #16]
 80051f8:	04d9      	lsls	r1, r3, #19
 80051fa:	6022      	str	r2, [r4, #0]
 80051fc:	d504      	bpl.n	8005208 <__sflush_r+0x7c>
 80051fe:	1c42      	adds	r2, r0, #1
 8005200:	d101      	bne.n	8005206 <__sflush_r+0x7a>
 8005202:	682b      	ldr	r3, [r5, #0]
 8005204:	b903      	cbnz	r3, 8005208 <__sflush_r+0x7c>
 8005206:	6560      	str	r0, [r4, #84]	; 0x54
 8005208:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800520a:	602f      	str	r7, [r5, #0]
 800520c:	2900      	cmp	r1, #0
 800520e:	d0ca      	beq.n	80051a6 <__sflush_r+0x1a>
 8005210:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005214:	4299      	cmp	r1, r3
 8005216:	d002      	beq.n	800521e <__sflush_r+0x92>
 8005218:	4628      	mov	r0, r5
 800521a:	f000 f997 	bl	800554c <_free_r>
 800521e:	2000      	movs	r0, #0
 8005220:	6360      	str	r0, [r4, #52]	; 0x34
 8005222:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005226:	6a21      	ldr	r1, [r4, #32]
 8005228:	2301      	movs	r3, #1
 800522a:	4628      	mov	r0, r5
 800522c:	47b0      	blx	r6
 800522e:	1c41      	adds	r1, r0, #1
 8005230:	d1c6      	bne.n	80051c0 <__sflush_r+0x34>
 8005232:	682b      	ldr	r3, [r5, #0]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d0c3      	beq.n	80051c0 <__sflush_r+0x34>
 8005238:	2b1d      	cmp	r3, #29
 800523a:	d001      	beq.n	8005240 <__sflush_r+0xb4>
 800523c:	2b16      	cmp	r3, #22
 800523e:	d101      	bne.n	8005244 <__sflush_r+0xb8>
 8005240:	602f      	str	r7, [r5, #0]
 8005242:	e7b0      	b.n	80051a6 <__sflush_r+0x1a>
 8005244:	89a3      	ldrh	r3, [r4, #12]
 8005246:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800524a:	81a3      	strh	r3, [r4, #12]
 800524c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005250:	690f      	ldr	r7, [r1, #16]
 8005252:	2f00      	cmp	r7, #0
 8005254:	d0a7      	beq.n	80051a6 <__sflush_r+0x1a>
 8005256:	0793      	lsls	r3, r2, #30
 8005258:	bf18      	it	ne
 800525a:	2300      	movne	r3, #0
 800525c:	680e      	ldr	r6, [r1, #0]
 800525e:	bf08      	it	eq
 8005260:	694b      	ldreq	r3, [r1, #20]
 8005262:	eba6 0807 	sub.w	r8, r6, r7
 8005266:	600f      	str	r7, [r1, #0]
 8005268:	608b      	str	r3, [r1, #8]
 800526a:	f1b8 0f00 	cmp.w	r8, #0
 800526e:	dd9a      	ble.n	80051a6 <__sflush_r+0x1a>
 8005270:	4643      	mov	r3, r8
 8005272:	463a      	mov	r2, r7
 8005274:	6a21      	ldr	r1, [r4, #32]
 8005276:	4628      	mov	r0, r5
 8005278:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800527a:	47b0      	blx	r6
 800527c:	2800      	cmp	r0, #0
 800527e:	dc07      	bgt.n	8005290 <__sflush_r+0x104>
 8005280:	89a3      	ldrh	r3, [r4, #12]
 8005282:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005286:	81a3      	strh	r3, [r4, #12]
 8005288:	f04f 30ff 	mov.w	r0, #4294967295
 800528c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005290:	4407      	add	r7, r0
 8005292:	eba8 0800 	sub.w	r8, r8, r0
 8005296:	e7e8      	b.n	800526a <__sflush_r+0xde>
 8005298:	20400001 	.word	0x20400001

0800529c <_fflush_r>:
 800529c:	b538      	push	{r3, r4, r5, lr}
 800529e:	690b      	ldr	r3, [r1, #16]
 80052a0:	4605      	mov	r5, r0
 80052a2:	460c      	mov	r4, r1
 80052a4:	b1db      	cbz	r3, 80052de <_fflush_r+0x42>
 80052a6:	b118      	cbz	r0, 80052b0 <_fflush_r+0x14>
 80052a8:	6983      	ldr	r3, [r0, #24]
 80052aa:	b90b      	cbnz	r3, 80052b0 <_fflush_r+0x14>
 80052ac:	f000 f860 	bl	8005370 <__sinit>
 80052b0:	4b0c      	ldr	r3, [pc, #48]	; (80052e4 <_fflush_r+0x48>)
 80052b2:	429c      	cmp	r4, r3
 80052b4:	d109      	bne.n	80052ca <_fflush_r+0x2e>
 80052b6:	686c      	ldr	r4, [r5, #4]
 80052b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052bc:	b17b      	cbz	r3, 80052de <_fflush_r+0x42>
 80052be:	4621      	mov	r1, r4
 80052c0:	4628      	mov	r0, r5
 80052c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052c6:	f7ff bf61 	b.w	800518c <__sflush_r>
 80052ca:	4b07      	ldr	r3, [pc, #28]	; (80052e8 <_fflush_r+0x4c>)
 80052cc:	429c      	cmp	r4, r3
 80052ce:	d101      	bne.n	80052d4 <_fflush_r+0x38>
 80052d0:	68ac      	ldr	r4, [r5, #8]
 80052d2:	e7f1      	b.n	80052b8 <_fflush_r+0x1c>
 80052d4:	4b05      	ldr	r3, [pc, #20]	; (80052ec <_fflush_r+0x50>)
 80052d6:	429c      	cmp	r4, r3
 80052d8:	bf08      	it	eq
 80052da:	68ec      	ldreq	r4, [r5, #12]
 80052dc:	e7ec      	b.n	80052b8 <_fflush_r+0x1c>
 80052de:	2000      	movs	r0, #0
 80052e0:	bd38      	pop	{r3, r4, r5, pc}
 80052e2:	bf00      	nop
 80052e4:	08006f14 	.word	0x08006f14
 80052e8:	08006f34 	.word	0x08006f34
 80052ec:	08006ef4 	.word	0x08006ef4

080052f0 <_cleanup_r>:
 80052f0:	4901      	ldr	r1, [pc, #4]	; (80052f8 <_cleanup_r+0x8>)
 80052f2:	f000 b8a9 	b.w	8005448 <_fwalk_reent>
 80052f6:	bf00      	nop
 80052f8:	0800529d 	.word	0x0800529d

080052fc <std.isra.0>:
 80052fc:	2300      	movs	r3, #0
 80052fe:	b510      	push	{r4, lr}
 8005300:	4604      	mov	r4, r0
 8005302:	6003      	str	r3, [r0, #0]
 8005304:	6043      	str	r3, [r0, #4]
 8005306:	6083      	str	r3, [r0, #8]
 8005308:	8181      	strh	r1, [r0, #12]
 800530a:	6643      	str	r3, [r0, #100]	; 0x64
 800530c:	81c2      	strh	r2, [r0, #14]
 800530e:	6103      	str	r3, [r0, #16]
 8005310:	6143      	str	r3, [r0, #20]
 8005312:	6183      	str	r3, [r0, #24]
 8005314:	4619      	mov	r1, r3
 8005316:	2208      	movs	r2, #8
 8005318:	305c      	adds	r0, #92	; 0x5c
 800531a:	f7ff fdde 	bl	8004eda <memset>
 800531e:	4b05      	ldr	r3, [pc, #20]	; (8005334 <std.isra.0+0x38>)
 8005320:	6224      	str	r4, [r4, #32]
 8005322:	6263      	str	r3, [r4, #36]	; 0x24
 8005324:	4b04      	ldr	r3, [pc, #16]	; (8005338 <std.isra.0+0x3c>)
 8005326:	62a3      	str	r3, [r4, #40]	; 0x28
 8005328:	4b04      	ldr	r3, [pc, #16]	; (800533c <std.isra.0+0x40>)
 800532a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800532c:	4b04      	ldr	r3, [pc, #16]	; (8005340 <std.isra.0+0x44>)
 800532e:	6323      	str	r3, [r4, #48]	; 0x30
 8005330:	bd10      	pop	{r4, pc}
 8005332:	bf00      	nop
 8005334:	08005c91 	.word	0x08005c91
 8005338:	08005cb3 	.word	0x08005cb3
 800533c:	08005ceb 	.word	0x08005ceb
 8005340:	08005d0f 	.word	0x08005d0f

08005344 <__sfmoreglue>:
 8005344:	b570      	push	{r4, r5, r6, lr}
 8005346:	2568      	movs	r5, #104	; 0x68
 8005348:	1e4a      	subs	r2, r1, #1
 800534a:	4355      	muls	r5, r2
 800534c:	460e      	mov	r6, r1
 800534e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005352:	f000 f947 	bl	80055e4 <_malloc_r>
 8005356:	4604      	mov	r4, r0
 8005358:	b140      	cbz	r0, 800536c <__sfmoreglue+0x28>
 800535a:	2100      	movs	r1, #0
 800535c:	e880 0042 	stmia.w	r0, {r1, r6}
 8005360:	300c      	adds	r0, #12
 8005362:	60a0      	str	r0, [r4, #8]
 8005364:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005368:	f7ff fdb7 	bl	8004eda <memset>
 800536c:	4620      	mov	r0, r4
 800536e:	bd70      	pop	{r4, r5, r6, pc}

08005370 <__sinit>:
 8005370:	6983      	ldr	r3, [r0, #24]
 8005372:	b510      	push	{r4, lr}
 8005374:	4604      	mov	r4, r0
 8005376:	bb33      	cbnz	r3, 80053c6 <__sinit+0x56>
 8005378:	6483      	str	r3, [r0, #72]	; 0x48
 800537a:	64c3      	str	r3, [r0, #76]	; 0x4c
 800537c:	6503      	str	r3, [r0, #80]	; 0x50
 800537e:	4b12      	ldr	r3, [pc, #72]	; (80053c8 <__sinit+0x58>)
 8005380:	4a12      	ldr	r2, [pc, #72]	; (80053cc <__sinit+0x5c>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	6282      	str	r2, [r0, #40]	; 0x28
 8005386:	4298      	cmp	r0, r3
 8005388:	bf04      	itt	eq
 800538a:	2301      	moveq	r3, #1
 800538c:	6183      	streq	r3, [r0, #24]
 800538e:	f000 f81f 	bl	80053d0 <__sfp>
 8005392:	6060      	str	r0, [r4, #4]
 8005394:	4620      	mov	r0, r4
 8005396:	f000 f81b 	bl	80053d0 <__sfp>
 800539a:	60a0      	str	r0, [r4, #8]
 800539c:	4620      	mov	r0, r4
 800539e:	f000 f817 	bl	80053d0 <__sfp>
 80053a2:	2200      	movs	r2, #0
 80053a4:	60e0      	str	r0, [r4, #12]
 80053a6:	2104      	movs	r1, #4
 80053a8:	6860      	ldr	r0, [r4, #4]
 80053aa:	f7ff ffa7 	bl	80052fc <std.isra.0>
 80053ae:	2201      	movs	r2, #1
 80053b0:	2109      	movs	r1, #9
 80053b2:	68a0      	ldr	r0, [r4, #8]
 80053b4:	f7ff ffa2 	bl	80052fc <std.isra.0>
 80053b8:	2202      	movs	r2, #2
 80053ba:	2112      	movs	r1, #18
 80053bc:	68e0      	ldr	r0, [r4, #12]
 80053be:	f7ff ff9d 	bl	80052fc <std.isra.0>
 80053c2:	2301      	movs	r3, #1
 80053c4:	61a3      	str	r3, [r4, #24]
 80053c6:	bd10      	pop	{r4, pc}
 80053c8:	08006ef0 	.word	0x08006ef0
 80053cc:	080052f1 	.word	0x080052f1

080053d0 <__sfp>:
 80053d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053d2:	4b1c      	ldr	r3, [pc, #112]	; (8005444 <__sfp+0x74>)
 80053d4:	4607      	mov	r7, r0
 80053d6:	681e      	ldr	r6, [r3, #0]
 80053d8:	69b3      	ldr	r3, [r6, #24]
 80053da:	b913      	cbnz	r3, 80053e2 <__sfp+0x12>
 80053dc:	4630      	mov	r0, r6
 80053de:	f7ff ffc7 	bl	8005370 <__sinit>
 80053e2:	3648      	adds	r6, #72	; 0x48
 80053e4:	68b4      	ldr	r4, [r6, #8]
 80053e6:	6873      	ldr	r3, [r6, #4]
 80053e8:	3b01      	subs	r3, #1
 80053ea:	d503      	bpl.n	80053f4 <__sfp+0x24>
 80053ec:	6833      	ldr	r3, [r6, #0]
 80053ee:	b133      	cbz	r3, 80053fe <__sfp+0x2e>
 80053f0:	6836      	ldr	r6, [r6, #0]
 80053f2:	e7f7      	b.n	80053e4 <__sfp+0x14>
 80053f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80053f8:	b16d      	cbz	r5, 8005416 <__sfp+0x46>
 80053fa:	3468      	adds	r4, #104	; 0x68
 80053fc:	e7f4      	b.n	80053e8 <__sfp+0x18>
 80053fe:	2104      	movs	r1, #4
 8005400:	4638      	mov	r0, r7
 8005402:	f7ff ff9f 	bl	8005344 <__sfmoreglue>
 8005406:	6030      	str	r0, [r6, #0]
 8005408:	2800      	cmp	r0, #0
 800540a:	d1f1      	bne.n	80053f0 <__sfp+0x20>
 800540c:	230c      	movs	r3, #12
 800540e:	4604      	mov	r4, r0
 8005410:	603b      	str	r3, [r7, #0]
 8005412:	4620      	mov	r0, r4
 8005414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005416:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800541a:	81e3      	strh	r3, [r4, #14]
 800541c:	2301      	movs	r3, #1
 800541e:	6665      	str	r5, [r4, #100]	; 0x64
 8005420:	81a3      	strh	r3, [r4, #12]
 8005422:	6025      	str	r5, [r4, #0]
 8005424:	60a5      	str	r5, [r4, #8]
 8005426:	6065      	str	r5, [r4, #4]
 8005428:	6125      	str	r5, [r4, #16]
 800542a:	6165      	str	r5, [r4, #20]
 800542c:	61a5      	str	r5, [r4, #24]
 800542e:	2208      	movs	r2, #8
 8005430:	4629      	mov	r1, r5
 8005432:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005436:	f7ff fd50 	bl	8004eda <memset>
 800543a:	6365      	str	r5, [r4, #52]	; 0x34
 800543c:	63a5      	str	r5, [r4, #56]	; 0x38
 800543e:	64a5      	str	r5, [r4, #72]	; 0x48
 8005440:	64e5      	str	r5, [r4, #76]	; 0x4c
 8005442:	e7e6      	b.n	8005412 <__sfp+0x42>
 8005444:	08006ef0 	.word	0x08006ef0

08005448 <_fwalk_reent>:
 8005448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800544c:	4680      	mov	r8, r0
 800544e:	4689      	mov	r9, r1
 8005450:	2600      	movs	r6, #0
 8005452:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005456:	b914      	cbnz	r4, 800545e <_fwalk_reent+0x16>
 8005458:	4630      	mov	r0, r6
 800545a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800545e:	68a5      	ldr	r5, [r4, #8]
 8005460:	6867      	ldr	r7, [r4, #4]
 8005462:	3f01      	subs	r7, #1
 8005464:	d501      	bpl.n	800546a <_fwalk_reent+0x22>
 8005466:	6824      	ldr	r4, [r4, #0]
 8005468:	e7f5      	b.n	8005456 <_fwalk_reent+0xe>
 800546a:	89ab      	ldrh	r3, [r5, #12]
 800546c:	2b01      	cmp	r3, #1
 800546e:	d907      	bls.n	8005480 <_fwalk_reent+0x38>
 8005470:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005474:	3301      	adds	r3, #1
 8005476:	d003      	beq.n	8005480 <_fwalk_reent+0x38>
 8005478:	4629      	mov	r1, r5
 800547a:	4640      	mov	r0, r8
 800547c:	47c8      	blx	r9
 800547e:	4306      	orrs	r6, r0
 8005480:	3568      	adds	r5, #104	; 0x68
 8005482:	e7ee      	b.n	8005462 <_fwalk_reent+0x1a>

08005484 <__swhatbuf_r>:
 8005484:	b570      	push	{r4, r5, r6, lr}
 8005486:	460e      	mov	r6, r1
 8005488:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800548c:	b090      	sub	sp, #64	; 0x40
 800548e:	2900      	cmp	r1, #0
 8005490:	4614      	mov	r4, r2
 8005492:	461d      	mov	r5, r3
 8005494:	da07      	bge.n	80054a6 <__swhatbuf_r+0x22>
 8005496:	2300      	movs	r3, #0
 8005498:	602b      	str	r3, [r5, #0]
 800549a:	89b3      	ldrh	r3, [r6, #12]
 800549c:	061a      	lsls	r2, r3, #24
 800549e:	d410      	bmi.n	80054c2 <__swhatbuf_r+0x3e>
 80054a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054a4:	e00e      	b.n	80054c4 <__swhatbuf_r+0x40>
 80054a6:	aa01      	add	r2, sp, #4
 80054a8:	f000 fc58 	bl	8005d5c <_fstat_r>
 80054ac:	2800      	cmp	r0, #0
 80054ae:	dbf2      	blt.n	8005496 <__swhatbuf_r+0x12>
 80054b0:	9a02      	ldr	r2, [sp, #8]
 80054b2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80054b6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80054ba:	425a      	negs	r2, r3
 80054bc:	415a      	adcs	r2, r3
 80054be:	602a      	str	r2, [r5, #0]
 80054c0:	e7ee      	b.n	80054a0 <__swhatbuf_r+0x1c>
 80054c2:	2340      	movs	r3, #64	; 0x40
 80054c4:	2000      	movs	r0, #0
 80054c6:	6023      	str	r3, [r4, #0]
 80054c8:	b010      	add	sp, #64	; 0x40
 80054ca:	bd70      	pop	{r4, r5, r6, pc}

080054cc <__smakebuf_r>:
 80054cc:	898b      	ldrh	r3, [r1, #12]
 80054ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80054d0:	079d      	lsls	r5, r3, #30
 80054d2:	4606      	mov	r6, r0
 80054d4:	460c      	mov	r4, r1
 80054d6:	d507      	bpl.n	80054e8 <__smakebuf_r+0x1c>
 80054d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80054dc:	6023      	str	r3, [r4, #0]
 80054de:	6123      	str	r3, [r4, #16]
 80054e0:	2301      	movs	r3, #1
 80054e2:	6163      	str	r3, [r4, #20]
 80054e4:	b002      	add	sp, #8
 80054e6:	bd70      	pop	{r4, r5, r6, pc}
 80054e8:	ab01      	add	r3, sp, #4
 80054ea:	466a      	mov	r2, sp
 80054ec:	f7ff ffca 	bl	8005484 <__swhatbuf_r>
 80054f0:	9900      	ldr	r1, [sp, #0]
 80054f2:	4605      	mov	r5, r0
 80054f4:	4630      	mov	r0, r6
 80054f6:	f000 f875 	bl	80055e4 <_malloc_r>
 80054fa:	b948      	cbnz	r0, 8005510 <__smakebuf_r+0x44>
 80054fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005500:	059a      	lsls	r2, r3, #22
 8005502:	d4ef      	bmi.n	80054e4 <__smakebuf_r+0x18>
 8005504:	f023 0303 	bic.w	r3, r3, #3
 8005508:	f043 0302 	orr.w	r3, r3, #2
 800550c:	81a3      	strh	r3, [r4, #12]
 800550e:	e7e3      	b.n	80054d8 <__smakebuf_r+0xc>
 8005510:	4b0d      	ldr	r3, [pc, #52]	; (8005548 <__smakebuf_r+0x7c>)
 8005512:	62b3      	str	r3, [r6, #40]	; 0x28
 8005514:	89a3      	ldrh	r3, [r4, #12]
 8005516:	6020      	str	r0, [r4, #0]
 8005518:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800551c:	81a3      	strh	r3, [r4, #12]
 800551e:	9b00      	ldr	r3, [sp, #0]
 8005520:	6120      	str	r0, [r4, #16]
 8005522:	6163      	str	r3, [r4, #20]
 8005524:	9b01      	ldr	r3, [sp, #4]
 8005526:	b15b      	cbz	r3, 8005540 <__smakebuf_r+0x74>
 8005528:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800552c:	4630      	mov	r0, r6
 800552e:	f000 fc27 	bl	8005d80 <_isatty_r>
 8005532:	b128      	cbz	r0, 8005540 <__smakebuf_r+0x74>
 8005534:	89a3      	ldrh	r3, [r4, #12]
 8005536:	f023 0303 	bic.w	r3, r3, #3
 800553a:	f043 0301 	orr.w	r3, r3, #1
 800553e:	81a3      	strh	r3, [r4, #12]
 8005540:	89a3      	ldrh	r3, [r4, #12]
 8005542:	431d      	orrs	r5, r3
 8005544:	81a5      	strh	r5, [r4, #12]
 8005546:	e7cd      	b.n	80054e4 <__smakebuf_r+0x18>
 8005548:	080052f1 	.word	0x080052f1

0800554c <_free_r>:
 800554c:	b538      	push	{r3, r4, r5, lr}
 800554e:	4605      	mov	r5, r0
 8005550:	2900      	cmp	r1, #0
 8005552:	d043      	beq.n	80055dc <_free_r+0x90>
 8005554:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005558:	1f0c      	subs	r4, r1, #4
 800555a:	2b00      	cmp	r3, #0
 800555c:	bfb8      	it	lt
 800555e:	18e4      	addlt	r4, r4, r3
 8005560:	f000 fc58 	bl	8005e14 <__malloc_lock>
 8005564:	4a1e      	ldr	r2, [pc, #120]	; (80055e0 <_free_r+0x94>)
 8005566:	6813      	ldr	r3, [r2, #0]
 8005568:	4610      	mov	r0, r2
 800556a:	b933      	cbnz	r3, 800557a <_free_r+0x2e>
 800556c:	6063      	str	r3, [r4, #4]
 800556e:	6014      	str	r4, [r2, #0]
 8005570:	4628      	mov	r0, r5
 8005572:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005576:	f000 bc4e 	b.w	8005e16 <__malloc_unlock>
 800557a:	42a3      	cmp	r3, r4
 800557c:	d90b      	bls.n	8005596 <_free_r+0x4a>
 800557e:	6821      	ldr	r1, [r4, #0]
 8005580:	1862      	adds	r2, r4, r1
 8005582:	4293      	cmp	r3, r2
 8005584:	bf01      	itttt	eq
 8005586:	681a      	ldreq	r2, [r3, #0]
 8005588:	685b      	ldreq	r3, [r3, #4]
 800558a:	1852      	addeq	r2, r2, r1
 800558c:	6022      	streq	r2, [r4, #0]
 800558e:	6063      	str	r3, [r4, #4]
 8005590:	6004      	str	r4, [r0, #0]
 8005592:	e7ed      	b.n	8005570 <_free_r+0x24>
 8005594:	4613      	mov	r3, r2
 8005596:	685a      	ldr	r2, [r3, #4]
 8005598:	b10a      	cbz	r2, 800559e <_free_r+0x52>
 800559a:	42a2      	cmp	r2, r4
 800559c:	d9fa      	bls.n	8005594 <_free_r+0x48>
 800559e:	6819      	ldr	r1, [r3, #0]
 80055a0:	1858      	adds	r0, r3, r1
 80055a2:	42a0      	cmp	r0, r4
 80055a4:	d10b      	bne.n	80055be <_free_r+0x72>
 80055a6:	6820      	ldr	r0, [r4, #0]
 80055a8:	4401      	add	r1, r0
 80055aa:	1858      	adds	r0, r3, r1
 80055ac:	4282      	cmp	r2, r0
 80055ae:	6019      	str	r1, [r3, #0]
 80055b0:	d1de      	bne.n	8005570 <_free_r+0x24>
 80055b2:	6810      	ldr	r0, [r2, #0]
 80055b4:	6852      	ldr	r2, [r2, #4]
 80055b6:	4401      	add	r1, r0
 80055b8:	6019      	str	r1, [r3, #0]
 80055ba:	605a      	str	r2, [r3, #4]
 80055bc:	e7d8      	b.n	8005570 <_free_r+0x24>
 80055be:	d902      	bls.n	80055c6 <_free_r+0x7a>
 80055c0:	230c      	movs	r3, #12
 80055c2:	602b      	str	r3, [r5, #0]
 80055c4:	e7d4      	b.n	8005570 <_free_r+0x24>
 80055c6:	6820      	ldr	r0, [r4, #0]
 80055c8:	1821      	adds	r1, r4, r0
 80055ca:	428a      	cmp	r2, r1
 80055cc:	bf01      	itttt	eq
 80055ce:	6811      	ldreq	r1, [r2, #0]
 80055d0:	6852      	ldreq	r2, [r2, #4]
 80055d2:	1809      	addeq	r1, r1, r0
 80055d4:	6021      	streq	r1, [r4, #0]
 80055d6:	6062      	str	r2, [r4, #4]
 80055d8:	605c      	str	r4, [r3, #4]
 80055da:	e7c9      	b.n	8005570 <_free_r+0x24>
 80055dc:	bd38      	pop	{r3, r4, r5, pc}
 80055de:	bf00      	nop
 80055e0:	2000054c 	.word	0x2000054c

080055e4 <_malloc_r>:
 80055e4:	b570      	push	{r4, r5, r6, lr}
 80055e6:	1ccd      	adds	r5, r1, #3
 80055e8:	f025 0503 	bic.w	r5, r5, #3
 80055ec:	3508      	adds	r5, #8
 80055ee:	2d0c      	cmp	r5, #12
 80055f0:	bf38      	it	cc
 80055f2:	250c      	movcc	r5, #12
 80055f4:	2d00      	cmp	r5, #0
 80055f6:	4606      	mov	r6, r0
 80055f8:	db01      	blt.n	80055fe <_malloc_r+0x1a>
 80055fa:	42a9      	cmp	r1, r5
 80055fc:	d903      	bls.n	8005606 <_malloc_r+0x22>
 80055fe:	230c      	movs	r3, #12
 8005600:	6033      	str	r3, [r6, #0]
 8005602:	2000      	movs	r0, #0
 8005604:	bd70      	pop	{r4, r5, r6, pc}
 8005606:	f000 fc05 	bl	8005e14 <__malloc_lock>
 800560a:	4a23      	ldr	r2, [pc, #140]	; (8005698 <_malloc_r+0xb4>)
 800560c:	6814      	ldr	r4, [r2, #0]
 800560e:	4621      	mov	r1, r4
 8005610:	b991      	cbnz	r1, 8005638 <_malloc_r+0x54>
 8005612:	4c22      	ldr	r4, [pc, #136]	; (800569c <_malloc_r+0xb8>)
 8005614:	6823      	ldr	r3, [r4, #0]
 8005616:	b91b      	cbnz	r3, 8005620 <_malloc_r+0x3c>
 8005618:	4630      	mov	r0, r6
 800561a:	f000 fb29 	bl	8005c70 <_sbrk_r>
 800561e:	6020      	str	r0, [r4, #0]
 8005620:	4629      	mov	r1, r5
 8005622:	4630      	mov	r0, r6
 8005624:	f000 fb24 	bl	8005c70 <_sbrk_r>
 8005628:	1c43      	adds	r3, r0, #1
 800562a:	d126      	bne.n	800567a <_malloc_r+0x96>
 800562c:	230c      	movs	r3, #12
 800562e:	4630      	mov	r0, r6
 8005630:	6033      	str	r3, [r6, #0]
 8005632:	f000 fbf0 	bl	8005e16 <__malloc_unlock>
 8005636:	e7e4      	b.n	8005602 <_malloc_r+0x1e>
 8005638:	680b      	ldr	r3, [r1, #0]
 800563a:	1b5b      	subs	r3, r3, r5
 800563c:	d41a      	bmi.n	8005674 <_malloc_r+0x90>
 800563e:	2b0b      	cmp	r3, #11
 8005640:	d90f      	bls.n	8005662 <_malloc_r+0x7e>
 8005642:	600b      	str	r3, [r1, #0]
 8005644:	18cc      	adds	r4, r1, r3
 8005646:	50cd      	str	r5, [r1, r3]
 8005648:	4630      	mov	r0, r6
 800564a:	f000 fbe4 	bl	8005e16 <__malloc_unlock>
 800564e:	f104 000b 	add.w	r0, r4, #11
 8005652:	1d23      	adds	r3, r4, #4
 8005654:	f020 0007 	bic.w	r0, r0, #7
 8005658:	1ac3      	subs	r3, r0, r3
 800565a:	d01b      	beq.n	8005694 <_malloc_r+0xb0>
 800565c:	425a      	negs	r2, r3
 800565e:	50e2      	str	r2, [r4, r3]
 8005660:	bd70      	pop	{r4, r5, r6, pc}
 8005662:	428c      	cmp	r4, r1
 8005664:	bf0b      	itete	eq
 8005666:	6863      	ldreq	r3, [r4, #4]
 8005668:	684b      	ldrne	r3, [r1, #4]
 800566a:	6013      	streq	r3, [r2, #0]
 800566c:	6063      	strne	r3, [r4, #4]
 800566e:	bf18      	it	ne
 8005670:	460c      	movne	r4, r1
 8005672:	e7e9      	b.n	8005648 <_malloc_r+0x64>
 8005674:	460c      	mov	r4, r1
 8005676:	6849      	ldr	r1, [r1, #4]
 8005678:	e7ca      	b.n	8005610 <_malloc_r+0x2c>
 800567a:	1cc4      	adds	r4, r0, #3
 800567c:	f024 0403 	bic.w	r4, r4, #3
 8005680:	42a0      	cmp	r0, r4
 8005682:	d005      	beq.n	8005690 <_malloc_r+0xac>
 8005684:	1a21      	subs	r1, r4, r0
 8005686:	4630      	mov	r0, r6
 8005688:	f000 faf2 	bl	8005c70 <_sbrk_r>
 800568c:	3001      	adds	r0, #1
 800568e:	d0cd      	beq.n	800562c <_malloc_r+0x48>
 8005690:	6025      	str	r5, [r4, #0]
 8005692:	e7d9      	b.n	8005648 <_malloc_r+0x64>
 8005694:	bd70      	pop	{r4, r5, r6, pc}
 8005696:	bf00      	nop
 8005698:	2000054c 	.word	0x2000054c
 800569c:	20000550 	.word	0x20000550

080056a0 <__ssputs_r>:
 80056a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056a4:	688e      	ldr	r6, [r1, #8]
 80056a6:	4682      	mov	sl, r0
 80056a8:	429e      	cmp	r6, r3
 80056aa:	460c      	mov	r4, r1
 80056ac:	4691      	mov	r9, r2
 80056ae:	4698      	mov	r8, r3
 80056b0:	d835      	bhi.n	800571e <__ssputs_r+0x7e>
 80056b2:	898a      	ldrh	r2, [r1, #12]
 80056b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80056b8:	d031      	beq.n	800571e <__ssputs_r+0x7e>
 80056ba:	2302      	movs	r3, #2
 80056bc:	6825      	ldr	r5, [r4, #0]
 80056be:	6909      	ldr	r1, [r1, #16]
 80056c0:	1a6f      	subs	r7, r5, r1
 80056c2:	6965      	ldr	r5, [r4, #20]
 80056c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80056c8:	fb95 f5f3 	sdiv	r5, r5, r3
 80056cc:	f108 0301 	add.w	r3, r8, #1
 80056d0:	443b      	add	r3, r7
 80056d2:	429d      	cmp	r5, r3
 80056d4:	bf38      	it	cc
 80056d6:	461d      	movcc	r5, r3
 80056d8:	0553      	lsls	r3, r2, #21
 80056da:	d531      	bpl.n	8005740 <__ssputs_r+0xa0>
 80056dc:	4629      	mov	r1, r5
 80056de:	f7ff ff81 	bl	80055e4 <_malloc_r>
 80056e2:	4606      	mov	r6, r0
 80056e4:	b950      	cbnz	r0, 80056fc <__ssputs_r+0x5c>
 80056e6:	230c      	movs	r3, #12
 80056e8:	f8ca 3000 	str.w	r3, [sl]
 80056ec:	89a3      	ldrh	r3, [r4, #12]
 80056ee:	f04f 30ff 	mov.w	r0, #4294967295
 80056f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056f6:	81a3      	strh	r3, [r4, #12]
 80056f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056fc:	463a      	mov	r2, r7
 80056fe:	6921      	ldr	r1, [r4, #16]
 8005700:	f7ff fbe0 	bl	8004ec4 <memcpy>
 8005704:	89a3      	ldrh	r3, [r4, #12]
 8005706:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800570a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800570e:	81a3      	strh	r3, [r4, #12]
 8005710:	6126      	str	r6, [r4, #16]
 8005712:	443e      	add	r6, r7
 8005714:	6026      	str	r6, [r4, #0]
 8005716:	4646      	mov	r6, r8
 8005718:	6165      	str	r5, [r4, #20]
 800571a:	1bed      	subs	r5, r5, r7
 800571c:	60a5      	str	r5, [r4, #8]
 800571e:	4546      	cmp	r6, r8
 8005720:	bf28      	it	cs
 8005722:	4646      	movcs	r6, r8
 8005724:	4649      	mov	r1, r9
 8005726:	4632      	mov	r2, r6
 8005728:	6820      	ldr	r0, [r4, #0]
 800572a:	f000 fb59 	bl	8005de0 <memmove>
 800572e:	68a3      	ldr	r3, [r4, #8]
 8005730:	2000      	movs	r0, #0
 8005732:	1b9b      	subs	r3, r3, r6
 8005734:	60a3      	str	r3, [r4, #8]
 8005736:	6823      	ldr	r3, [r4, #0]
 8005738:	441e      	add	r6, r3
 800573a:	6026      	str	r6, [r4, #0]
 800573c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005740:	462a      	mov	r2, r5
 8005742:	f000 fb69 	bl	8005e18 <_realloc_r>
 8005746:	4606      	mov	r6, r0
 8005748:	2800      	cmp	r0, #0
 800574a:	d1e1      	bne.n	8005710 <__ssputs_r+0x70>
 800574c:	6921      	ldr	r1, [r4, #16]
 800574e:	4650      	mov	r0, sl
 8005750:	f7ff fefc 	bl	800554c <_free_r>
 8005754:	e7c7      	b.n	80056e6 <__ssputs_r+0x46>
	...

08005758 <_svfiprintf_r>:
 8005758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800575c:	b09d      	sub	sp, #116	; 0x74
 800575e:	9303      	str	r3, [sp, #12]
 8005760:	898b      	ldrh	r3, [r1, #12]
 8005762:	4680      	mov	r8, r0
 8005764:	061c      	lsls	r4, r3, #24
 8005766:	460d      	mov	r5, r1
 8005768:	4616      	mov	r6, r2
 800576a:	d50f      	bpl.n	800578c <_svfiprintf_r+0x34>
 800576c:	690b      	ldr	r3, [r1, #16]
 800576e:	b96b      	cbnz	r3, 800578c <_svfiprintf_r+0x34>
 8005770:	2140      	movs	r1, #64	; 0x40
 8005772:	f7ff ff37 	bl	80055e4 <_malloc_r>
 8005776:	6028      	str	r0, [r5, #0]
 8005778:	6128      	str	r0, [r5, #16]
 800577a:	b928      	cbnz	r0, 8005788 <_svfiprintf_r+0x30>
 800577c:	230c      	movs	r3, #12
 800577e:	f8c8 3000 	str.w	r3, [r8]
 8005782:	f04f 30ff 	mov.w	r0, #4294967295
 8005786:	e0c4      	b.n	8005912 <_svfiprintf_r+0x1ba>
 8005788:	2340      	movs	r3, #64	; 0x40
 800578a:	616b      	str	r3, [r5, #20]
 800578c:	2300      	movs	r3, #0
 800578e:	9309      	str	r3, [sp, #36]	; 0x24
 8005790:	2320      	movs	r3, #32
 8005792:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005796:	2330      	movs	r3, #48	; 0x30
 8005798:	f04f 0b01 	mov.w	fp, #1
 800579c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80057a0:	4637      	mov	r7, r6
 80057a2:	463c      	mov	r4, r7
 80057a4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d13c      	bne.n	8005826 <_svfiprintf_r+0xce>
 80057ac:	ebb7 0a06 	subs.w	sl, r7, r6
 80057b0:	d00b      	beq.n	80057ca <_svfiprintf_r+0x72>
 80057b2:	4653      	mov	r3, sl
 80057b4:	4632      	mov	r2, r6
 80057b6:	4629      	mov	r1, r5
 80057b8:	4640      	mov	r0, r8
 80057ba:	f7ff ff71 	bl	80056a0 <__ssputs_r>
 80057be:	3001      	adds	r0, #1
 80057c0:	f000 80a2 	beq.w	8005908 <_svfiprintf_r+0x1b0>
 80057c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057c6:	4453      	add	r3, sl
 80057c8:	9309      	str	r3, [sp, #36]	; 0x24
 80057ca:	783b      	ldrb	r3, [r7, #0]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	f000 809b 	beq.w	8005908 <_svfiprintf_r+0x1b0>
 80057d2:	2300      	movs	r3, #0
 80057d4:	f04f 32ff 	mov.w	r2, #4294967295
 80057d8:	9304      	str	r3, [sp, #16]
 80057da:	9307      	str	r3, [sp, #28]
 80057dc:	9205      	str	r2, [sp, #20]
 80057de:	9306      	str	r3, [sp, #24]
 80057e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80057e4:	931a      	str	r3, [sp, #104]	; 0x68
 80057e6:	2205      	movs	r2, #5
 80057e8:	7821      	ldrb	r1, [r4, #0]
 80057ea:	4850      	ldr	r0, [pc, #320]	; (800592c <_svfiprintf_r+0x1d4>)
 80057ec:	f000 faea 	bl	8005dc4 <memchr>
 80057f0:	1c67      	adds	r7, r4, #1
 80057f2:	9b04      	ldr	r3, [sp, #16]
 80057f4:	b9d8      	cbnz	r0, 800582e <_svfiprintf_r+0xd6>
 80057f6:	06d9      	lsls	r1, r3, #27
 80057f8:	bf44      	itt	mi
 80057fa:	2220      	movmi	r2, #32
 80057fc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005800:	071a      	lsls	r2, r3, #28
 8005802:	bf44      	itt	mi
 8005804:	222b      	movmi	r2, #43	; 0x2b
 8005806:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800580a:	7822      	ldrb	r2, [r4, #0]
 800580c:	2a2a      	cmp	r2, #42	; 0x2a
 800580e:	d016      	beq.n	800583e <_svfiprintf_r+0xe6>
 8005810:	2100      	movs	r1, #0
 8005812:	200a      	movs	r0, #10
 8005814:	9a07      	ldr	r2, [sp, #28]
 8005816:	4627      	mov	r7, r4
 8005818:	783b      	ldrb	r3, [r7, #0]
 800581a:	3401      	adds	r4, #1
 800581c:	3b30      	subs	r3, #48	; 0x30
 800581e:	2b09      	cmp	r3, #9
 8005820:	d950      	bls.n	80058c4 <_svfiprintf_r+0x16c>
 8005822:	b1c9      	cbz	r1, 8005858 <_svfiprintf_r+0x100>
 8005824:	e011      	b.n	800584a <_svfiprintf_r+0xf2>
 8005826:	2b25      	cmp	r3, #37	; 0x25
 8005828:	d0c0      	beq.n	80057ac <_svfiprintf_r+0x54>
 800582a:	4627      	mov	r7, r4
 800582c:	e7b9      	b.n	80057a2 <_svfiprintf_r+0x4a>
 800582e:	4a3f      	ldr	r2, [pc, #252]	; (800592c <_svfiprintf_r+0x1d4>)
 8005830:	463c      	mov	r4, r7
 8005832:	1a80      	subs	r0, r0, r2
 8005834:	fa0b f000 	lsl.w	r0, fp, r0
 8005838:	4318      	orrs	r0, r3
 800583a:	9004      	str	r0, [sp, #16]
 800583c:	e7d3      	b.n	80057e6 <_svfiprintf_r+0x8e>
 800583e:	9a03      	ldr	r2, [sp, #12]
 8005840:	1d11      	adds	r1, r2, #4
 8005842:	6812      	ldr	r2, [r2, #0]
 8005844:	9103      	str	r1, [sp, #12]
 8005846:	2a00      	cmp	r2, #0
 8005848:	db01      	blt.n	800584e <_svfiprintf_r+0xf6>
 800584a:	9207      	str	r2, [sp, #28]
 800584c:	e004      	b.n	8005858 <_svfiprintf_r+0x100>
 800584e:	4252      	negs	r2, r2
 8005850:	f043 0302 	orr.w	r3, r3, #2
 8005854:	9207      	str	r2, [sp, #28]
 8005856:	9304      	str	r3, [sp, #16]
 8005858:	783b      	ldrb	r3, [r7, #0]
 800585a:	2b2e      	cmp	r3, #46	; 0x2e
 800585c:	d10d      	bne.n	800587a <_svfiprintf_r+0x122>
 800585e:	787b      	ldrb	r3, [r7, #1]
 8005860:	1c79      	adds	r1, r7, #1
 8005862:	2b2a      	cmp	r3, #42	; 0x2a
 8005864:	d132      	bne.n	80058cc <_svfiprintf_r+0x174>
 8005866:	9b03      	ldr	r3, [sp, #12]
 8005868:	3702      	adds	r7, #2
 800586a:	1d1a      	adds	r2, r3, #4
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	9203      	str	r2, [sp, #12]
 8005870:	2b00      	cmp	r3, #0
 8005872:	bfb8      	it	lt
 8005874:	f04f 33ff 	movlt.w	r3, #4294967295
 8005878:	9305      	str	r3, [sp, #20]
 800587a:	4c2d      	ldr	r4, [pc, #180]	; (8005930 <_svfiprintf_r+0x1d8>)
 800587c:	2203      	movs	r2, #3
 800587e:	7839      	ldrb	r1, [r7, #0]
 8005880:	4620      	mov	r0, r4
 8005882:	f000 fa9f 	bl	8005dc4 <memchr>
 8005886:	b138      	cbz	r0, 8005898 <_svfiprintf_r+0x140>
 8005888:	2340      	movs	r3, #64	; 0x40
 800588a:	1b00      	subs	r0, r0, r4
 800588c:	fa03 f000 	lsl.w	r0, r3, r0
 8005890:	9b04      	ldr	r3, [sp, #16]
 8005892:	3701      	adds	r7, #1
 8005894:	4303      	orrs	r3, r0
 8005896:	9304      	str	r3, [sp, #16]
 8005898:	7839      	ldrb	r1, [r7, #0]
 800589a:	2206      	movs	r2, #6
 800589c:	4825      	ldr	r0, [pc, #148]	; (8005934 <_svfiprintf_r+0x1dc>)
 800589e:	1c7e      	adds	r6, r7, #1
 80058a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80058a4:	f000 fa8e 	bl	8005dc4 <memchr>
 80058a8:	2800      	cmp	r0, #0
 80058aa:	d035      	beq.n	8005918 <_svfiprintf_r+0x1c0>
 80058ac:	4b22      	ldr	r3, [pc, #136]	; (8005938 <_svfiprintf_r+0x1e0>)
 80058ae:	b9fb      	cbnz	r3, 80058f0 <_svfiprintf_r+0x198>
 80058b0:	9b03      	ldr	r3, [sp, #12]
 80058b2:	3307      	adds	r3, #7
 80058b4:	f023 0307 	bic.w	r3, r3, #7
 80058b8:	3308      	adds	r3, #8
 80058ba:	9303      	str	r3, [sp, #12]
 80058bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058be:	444b      	add	r3, r9
 80058c0:	9309      	str	r3, [sp, #36]	; 0x24
 80058c2:	e76d      	b.n	80057a0 <_svfiprintf_r+0x48>
 80058c4:	fb00 3202 	mla	r2, r0, r2, r3
 80058c8:	2101      	movs	r1, #1
 80058ca:	e7a4      	b.n	8005816 <_svfiprintf_r+0xbe>
 80058cc:	2300      	movs	r3, #0
 80058ce:	240a      	movs	r4, #10
 80058d0:	4618      	mov	r0, r3
 80058d2:	9305      	str	r3, [sp, #20]
 80058d4:	460f      	mov	r7, r1
 80058d6:	783a      	ldrb	r2, [r7, #0]
 80058d8:	3101      	adds	r1, #1
 80058da:	3a30      	subs	r2, #48	; 0x30
 80058dc:	2a09      	cmp	r2, #9
 80058de:	d903      	bls.n	80058e8 <_svfiprintf_r+0x190>
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d0ca      	beq.n	800587a <_svfiprintf_r+0x122>
 80058e4:	9005      	str	r0, [sp, #20]
 80058e6:	e7c8      	b.n	800587a <_svfiprintf_r+0x122>
 80058e8:	fb04 2000 	mla	r0, r4, r0, r2
 80058ec:	2301      	movs	r3, #1
 80058ee:	e7f1      	b.n	80058d4 <_svfiprintf_r+0x17c>
 80058f0:	ab03      	add	r3, sp, #12
 80058f2:	9300      	str	r3, [sp, #0]
 80058f4:	462a      	mov	r2, r5
 80058f6:	4b11      	ldr	r3, [pc, #68]	; (800593c <_svfiprintf_r+0x1e4>)
 80058f8:	a904      	add	r1, sp, #16
 80058fa:	4640      	mov	r0, r8
 80058fc:	f3af 8000 	nop.w
 8005900:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005904:	4681      	mov	r9, r0
 8005906:	d1d9      	bne.n	80058bc <_svfiprintf_r+0x164>
 8005908:	89ab      	ldrh	r3, [r5, #12]
 800590a:	065b      	lsls	r3, r3, #25
 800590c:	f53f af39 	bmi.w	8005782 <_svfiprintf_r+0x2a>
 8005910:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005912:	b01d      	add	sp, #116	; 0x74
 8005914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005918:	ab03      	add	r3, sp, #12
 800591a:	9300      	str	r3, [sp, #0]
 800591c:	462a      	mov	r2, r5
 800591e:	4b07      	ldr	r3, [pc, #28]	; (800593c <_svfiprintf_r+0x1e4>)
 8005920:	a904      	add	r1, sp, #16
 8005922:	4640      	mov	r0, r8
 8005924:	f000 f884 	bl	8005a30 <_printf_i>
 8005928:	e7ea      	b.n	8005900 <_svfiprintf_r+0x1a8>
 800592a:	bf00      	nop
 800592c:	08006f54 	.word	0x08006f54
 8005930:	08006f5a 	.word	0x08006f5a
 8005934:	08006f5e 	.word	0x08006f5e
 8005938:	00000000 	.word	0x00000000
 800593c:	080056a1 	.word	0x080056a1

08005940 <_printf_common>:
 8005940:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005944:	4691      	mov	r9, r2
 8005946:	461f      	mov	r7, r3
 8005948:	688a      	ldr	r2, [r1, #8]
 800594a:	690b      	ldr	r3, [r1, #16]
 800594c:	4606      	mov	r6, r0
 800594e:	4293      	cmp	r3, r2
 8005950:	bfb8      	it	lt
 8005952:	4613      	movlt	r3, r2
 8005954:	f8c9 3000 	str.w	r3, [r9]
 8005958:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800595c:	460c      	mov	r4, r1
 800595e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005962:	b112      	cbz	r2, 800596a <_printf_common+0x2a>
 8005964:	3301      	adds	r3, #1
 8005966:	f8c9 3000 	str.w	r3, [r9]
 800596a:	6823      	ldr	r3, [r4, #0]
 800596c:	0699      	lsls	r1, r3, #26
 800596e:	bf42      	ittt	mi
 8005970:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005974:	3302      	addmi	r3, #2
 8005976:	f8c9 3000 	strmi.w	r3, [r9]
 800597a:	6825      	ldr	r5, [r4, #0]
 800597c:	f015 0506 	ands.w	r5, r5, #6
 8005980:	d107      	bne.n	8005992 <_printf_common+0x52>
 8005982:	f104 0a19 	add.w	sl, r4, #25
 8005986:	68e3      	ldr	r3, [r4, #12]
 8005988:	f8d9 2000 	ldr.w	r2, [r9]
 800598c:	1a9b      	subs	r3, r3, r2
 800598e:	429d      	cmp	r5, r3
 8005990:	db2a      	blt.n	80059e8 <_printf_common+0xa8>
 8005992:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005996:	6822      	ldr	r2, [r4, #0]
 8005998:	3300      	adds	r3, #0
 800599a:	bf18      	it	ne
 800599c:	2301      	movne	r3, #1
 800599e:	0692      	lsls	r2, r2, #26
 80059a0:	d42f      	bmi.n	8005a02 <_printf_common+0xc2>
 80059a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80059a6:	4639      	mov	r1, r7
 80059a8:	4630      	mov	r0, r6
 80059aa:	47c0      	blx	r8
 80059ac:	3001      	adds	r0, #1
 80059ae:	d022      	beq.n	80059f6 <_printf_common+0xb6>
 80059b0:	6823      	ldr	r3, [r4, #0]
 80059b2:	68e5      	ldr	r5, [r4, #12]
 80059b4:	f003 0306 	and.w	r3, r3, #6
 80059b8:	2b04      	cmp	r3, #4
 80059ba:	bf18      	it	ne
 80059bc:	2500      	movne	r5, #0
 80059be:	f8d9 2000 	ldr.w	r2, [r9]
 80059c2:	f04f 0900 	mov.w	r9, #0
 80059c6:	bf08      	it	eq
 80059c8:	1aad      	subeq	r5, r5, r2
 80059ca:	68a3      	ldr	r3, [r4, #8]
 80059cc:	6922      	ldr	r2, [r4, #16]
 80059ce:	bf08      	it	eq
 80059d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059d4:	4293      	cmp	r3, r2
 80059d6:	bfc4      	itt	gt
 80059d8:	1a9b      	subgt	r3, r3, r2
 80059da:	18ed      	addgt	r5, r5, r3
 80059dc:	341a      	adds	r4, #26
 80059de:	454d      	cmp	r5, r9
 80059e0:	d11b      	bne.n	8005a1a <_printf_common+0xda>
 80059e2:	2000      	movs	r0, #0
 80059e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059e8:	2301      	movs	r3, #1
 80059ea:	4652      	mov	r2, sl
 80059ec:	4639      	mov	r1, r7
 80059ee:	4630      	mov	r0, r6
 80059f0:	47c0      	blx	r8
 80059f2:	3001      	adds	r0, #1
 80059f4:	d103      	bne.n	80059fe <_printf_common+0xbe>
 80059f6:	f04f 30ff 	mov.w	r0, #4294967295
 80059fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059fe:	3501      	adds	r5, #1
 8005a00:	e7c1      	b.n	8005986 <_printf_common+0x46>
 8005a02:	2030      	movs	r0, #48	; 0x30
 8005a04:	18e1      	adds	r1, r4, r3
 8005a06:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005a0a:	1c5a      	adds	r2, r3, #1
 8005a0c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005a10:	4422      	add	r2, r4
 8005a12:	3302      	adds	r3, #2
 8005a14:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005a18:	e7c3      	b.n	80059a2 <_printf_common+0x62>
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	4622      	mov	r2, r4
 8005a1e:	4639      	mov	r1, r7
 8005a20:	4630      	mov	r0, r6
 8005a22:	47c0      	blx	r8
 8005a24:	3001      	adds	r0, #1
 8005a26:	d0e6      	beq.n	80059f6 <_printf_common+0xb6>
 8005a28:	f109 0901 	add.w	r9, r9, #1
 8005a2c:	e7d7      	b.n	80059de <_printf_common+0x9e>
	...

08005a30 <_printf_i>:
 8005a30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005a34:	4617      	mov	r7, r2
 8005a36:	7e0a      	ldrb	r2, [r1, #24]
 8005a38:	b085      	sub	sp, #20
 8005a3a:	2a6e      	cmp	r2, #110	; 0x6e
 8005a3c:	4698      	mov	r8, r3
 8005a3e:	4606      	mov	r6, r0
 8005a40:	460c      	mov	r4, r1
 8005a42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a44:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8005a48:	f000 80bc 	beq.w	8005bc4 <_printf_i+0x194>
 8005a4c:	d81a      	bhi.n	8005a84 <_printf_i+0x54>
 8005a4e:	2a63      	cmp	r2, #99	; 0x63
 8005a50:	d02e      	beq.n	8005ab0 <_printf_i+0x80>
 8005a52:	d80a      	bhi.n	8005a6a <_printf_i+0x3a>
 8005a54:	2a00      	cmp	r2, #0
 8005a56:	f000 80c8 	beq.w	8005bea <_printf_i+0x1ba>
 8005a5a:	2a58      	cmp	r2, #88	; 0x58
 8005a5c:	f000 808a 	beq.w	8005b74 <_printf_i+0x144>
 8005a60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a64:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8005a68:	e02a      	b.n	8005ac0 <_printf_i+0x90>
 8005a6a:	2a64      	cmp	r2, #100	; 0x64
 8005a6c:	d001      	beq.n	8005a72 <_printf_i+0x42>
 8005a6e:	2a69      	cmp	r2, #105	; 0x69
 8005a70:	d1f6      	bne.n	8005a60 <_printf_i+0x30>
 8005a72:	6821      	ldr	r1, [r4, #0]
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005a7a:	d023      	beq.n	8005ac4 <_printf_i+0x94>
 8005a7c:	1d11      	adds	r1, r2, #4
 8005a7e:	6019      	str	r1, [r3, #0]
 8005a80:	6813      	ldr	r3, [r2, #0]
 8005a82:	e027      	b.n	8005ad4 <_printf_i+0xa4>
 8005a84:	2a73      	cmp	r2, #115	; 0x73
 8005a86:	f000 80b4 	beq.w	8005bf2 <_printf_i+0x1c2>
 8005a8a:	d808      	bhi.n	8005a9e <_printf_i+0x6e>
 8005a8c:	2a6f      	cmp	r2, #111	; 0x6f
 8005a8e:	d02a      	beq.n	8005ae6 <_printf_i+0xb6>
 8005a90:	2a70      	cmp	r2, #112	; 0x70
 8005a92:	d1e5      	bne.n	8005a60 <_printf_i+0x30>
 8005a94:	680a      	ldr	r2, [r1, #0]
 8005a96:	f042 0220 	orr.w	r2, r2, #32
 8005a9a:	600a      	str	r2, [r1, #0]
 8005a9c:	e003      	b.n	8005aa6 <_printf_i+0x76>
 8005a9e:	2a75      	cmp	r2, #117	; 0x75
 8005aa0:	d021      	beq.n	8005ae6 <_printf_i+0xb6>
 8005aa2:	2a78      	cmp	r2, #120	; 0x78
 8005aa4:	d1dc      	bne.n	8005a60 <_printf_i+0x30>
 8005aa6:	2278      	movs	r2, #120	; 0x78
 8005aa8:	496f      	ldr	r1, [pc, #444]	; (8005c68 <_printf_i+0x238>)
 8005aaa:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8005aae:	e064      	b.n	8005b7a <_printf_i+0x14a>
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8005ab6:	1d11      	adds	r1, r2, #4
 8005ab8:	6019      	str	r1, [r3, #0]
 8005aba:	6813      	ldr	r3, [r2, #0]
 8005abc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	e0a3      	b.n	8005c0c <_printf_i+0x1dc>
 8005ac4:	f011 0f40 	tst.w	r1, #64	; 0x40
 8005ac8:	f102 0104 	add.w	r1, r2, #4
 8005acc:	6019      	str	r1, [r3, #0]
 8005ace:	d0d7      	beq.n	8005a80 <_printf_i+0x50>
 8005ad0:	f9b2 3000 	ldrsh.w	r3, [r2]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	da03      	bge.n	8005ae0 <_printf_i+0xb0>
 8005ad8:	222d      	movs	r2, #45	; 0x2d
 8005ada:	425b      	negs	r3, r3
 8005adc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005ae0:	4962      	ldr	r1, [pc, #392]	; (8005c6c <_printf_i+0x23c>)
 8005ae2:	220a      	movs	r2, #10
 8005ae4:	e017      	b.n	8005b16 <_printf_i+0xe6>
 8005ae6:	6820      	ldr	r0, [r4, #0]
 8005ae8:	6819      	ldr	r1, [r3, #0]
 8005aea:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005aee:	d003      	beq.n	8005af8 <_printf_i+0xc8>
 8005af0:	1d08      	adds	r0, r1, #4
 8005af2:	6018      	str	r0, [r3, #0]
 8005af4:	680b      	ldr	r3, [r1, #0]
 8005af6:	e006      	b.n	8005b06 <_printf_i+0xd6>
 8005af8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005afc:	f101 0004 	add.w	r0, r1, #4
 8005b00:	6018      	str	r0, [r3, #0]
 8005b02:	d0f7      	beq.n	8005af4 <_printf_i+0xc4>
 8005b04:	880b      	ldrh	r3, [r1, #0]
 8005b06:	2a6f      	cmp	r2, #111	; 0x6f
 8005b08:	bf14      	ite	ne
 8005b0a:	220a      	movne	r2, #10
 8005b0c:	2208      	moveq	r2, #8
 8005b0e:	4957      	ldr	r1, [pc, #348]	; (8005c6c <_printf_i+0x23c>)
 8005b10:	2000      	movs	r0, #0
 8005b12:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8005b16:	6865      	ldr	r5, [r4, #4]
 8005b18:	2d00      	cmp	r5, #0
 8005b1a:	60a5      	str	r5, [r4, #8]
 8005b1c:	f2c0 809c 	blt.w	8005c58 <_printf_i+0x228>
 8005b20:	6820      	ldr	r0, [r4, #0]
 8005b22:	f020 0004 	bic.w	r0, r0, #4
 8005b26:	6020      	str	r0, [r4, #0]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d13f      	bne.n	8005bac <_printf_i+0x17c>
 8005b2c:	2d00      	cmp	r5, #0
 8005b2e:	f040 8095 	bne.w	8005c5c <_printf_i+0x22c>
 8005b32:	4675      	mov	r5, lr
 8005b34:	2a08      	cmp	r2, #8
 8005b36:	d10b      	bne.n	8005b50 <_printf_i+0x120>
 8005b38:	6823      	ldr	r3, [r4, #0]
 8005b3a:	07da      	lsls	r2, r3, #31
 8005b3c:	d508      	bpl.n	8005b50 <_printf_i+0x120>
 8005b3e:	6923      	ldr	r3, [r4, #16]
 8005b40:	6862      	ldr	r2, [r4, #4]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	bfde      	ittt	le
 8005b46:	2330      	movle	r3, #48	; 0x30
 8005b48:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005b4c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005b50:	ebae 0305 	sub.w	r3, lr, r5
 8005b54:	6123      	str	r3, [r4, #16]
 8005b56:	f8cd 8000 	str.w	r8, [sp]
 8005b5a:	463b      	mov	r3, r7
 8005b5c:	aa03      	add	r2, sp, #12
 8005b5e:	4621      	mov	r1, r4
 8005b60:	4630      	mov	r0, r6
 8005b62:	f7ff feed 	bl	8005940 <_printf_common>
 8005b66:	3001      	adds	r0, #1
 8005b68:	d155      	bne.n	8005c16 <_printf_i+0x1e6>
 8005b6a:	f04f 30ff 	mov.w	r0, #4294967295
 8005b6e:	b005      	add	sp, #20
 8005b70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005b74:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8005b78:	493c      	ldr	r1, [pc, #240]	; (8005c6c <_printf_i+0x23c>)
 8005b7a:	6822      	ldr	r2, [r4, #0]
 8005b7c:	6818      	ldr	r0, [r3, #0]
 8005b7e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005b82:	f100 0504 	add.w	r5, r0, #4
 8005b86:	601d      	str	r5, [r3, #0]
 8005b88:	d001      	beq.n	8005b8e <_printf_i+0x15e>
 8005b8a:	6803      	ldr	r3, [r0, #0]
 8005b8c:	e002      	b.n	8005b94 <_printf_i+0x164>
 8005b8e:	0655      	lsls	r5, r2, #25
 8005b90:	d5fb      	bpl.n	8005b8a <_printf_i+0x15a>
 8005b92:	8803      	ldrh	r3, [r0, #0]
 8005b94:	07d0      	lsls	r0, r2, #31
 8005b96:	bf44      	itt	mi
 8005b98:	f042 0220 	orrmi.w	r2, r2, #32
 8005b9c:	6022      	strmi	r2, [r4, #0]
 8005b9e:	b91b      	cbnz	r3, 8005ba8 <_printf_i+0x178>
 8005ba0:	6822      	ldr	r2, [r4, #0]
 8005ba2:	f022 0220 	bic.w	r2, r2, #32
 8005ba6:	6022      	str	r2, [r4, #0]
 8005ba8:	2210      	movs	r2, #16
 8005baa:	e7b1      	b.n	8005b10 <_printf_i+0xe0>
 8005bac:	4675      	mov	r5, lr
 8005bae:	fbb3 f0f2 	udiv	r0, r3, r2
 8005bb2:	fb02 3310 	mls	r3, r2, r0, r3
 8005bb6:	5ccb      	ldrb	r3, [r1, r3]
 8005bb8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	2800      	cmp	r0, #0
 8005bc0:	d1f5      	bne.n	8005bae <_printf_i+0x17e>
 8005bc2:	e7b7      	b.n	8005b34 <_printf_i+0x104>
 8005bc4:	6808      	ldr	r0, [r1, #0]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005bcc:	6949      	ldr	r1, [r1, #20]
 8005bce:	d004      	beq.n	8005bda <_printf_i+0x1aa>
 8005bd0:	1d10      	adds	r0, r2, #4
 8005bd2:	6018      	str	r0, [r3, #0]
 8005bd4:	6813      	ldr	r3, [r2, #0]
 8005bd6:	6019      	str	r1, [r3, #0]
 8005bd8:	e007      	b.n	8005bea <_printf_i+0x1ba>
 8005bda:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005bde:	f102 0004 	add.w	r0, r2, #4
 8005be2:	6018      	str	r0, [r3, #0]
 8005be4:	6813      	ldr	r3, [r2, #0]
 8005be6:	d0f6      	beq.n	8005bd6 <_printf_i+0x1a6>
 8005be8:	8019      	strh	r1, [r3, #0]
 8005bea:	2300      	movs	r3, #0
 8005bec:	4675      	mov	r5, lr
 8005bee:	6123      	str	r3, [r4, #16]
 8005bf0:	e7b1      	b.n	8005b56 <_printf_i+0x126>
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	1d11      	adds	r1, r2, #4
 8005bf6:	6019      	str	r1, [r3, #0]
 8005bf8:	6815      	ldr	r5, [r2, #0]
 8005bfa:	2100      	movs	r1, #0
 8005bfc:	6862      	ldr	r2, [r4, #4]
 8005bfe:	4628      	mov	r0, r5
 8005c00:	f000 f8e0 	bl	8005dc4 <memchr>
 8005c04:	b108      	cbz	r0, 8005c0a <_printf_i+0x1da>
 8005c06:	1b40      	subs	r0, r0, r5
 8005c08:	6060      	str	r0, [r4, #4]
 8005c0a:	6863      	ldr	r3, [r4, #4]
 8005c0c:	6123      	str	r3, [r4, #16]
 8005c0e:	2300      	movs	r3, #0
 8005c10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c14:	e79f      	b.n	8005b56 <_printf_i+0x126>
 8005c16:	6923      	ldr	r3, [r4, #16]
 8005c18:	462a      	mov	r2, r5
 8005c1a:	4639      	mov	r1, r7
 8005c1c:	4630      	mov	r0, r6
 8005c1e:	47c0      	blx	r8
 8005c20:	3001      	adds	r0, #1
 8005c22:	d0a2      	beq.n	8005b6a <_printf_i+0x13a>
 8005c24:	6823      	ldr	r3, [r4, #0]
 8005c26:	079b      	lsls	r3, r3, #30
 8005c28:	d507      	bpl.n	8005c3a <_printf_i+0x20a>
 8005c2a:	2500      	movs	r5, #0
 8005c2c:	f104 0919 	add.w	r9, r4, #25
 8005c30:	68e3      	ldr	r3, [r4, #12]
 8005c32:	9a03      	ldr	r2, [sp, #12]
 8005c34:	1a9b      	subs	r3, r3, r2
 8005c36:	429d      	cmp	r5, r3
 8005c38:	db05      	blt.n	8005c46 <_printf_i+0x216>
 8005c3a:	68e0      	ldr	r0, [r4, #12]
 8005c3c:	9b03      	ldr	r3, [sp, #12]
 8005c3e:	4298      	cmp	r0, r3
 8005c40:	bfb8      	it	lt
 8005c42:	4618      	movlt	r0, r3
 8005c44:	e793      	b.n	8005b6e <_printf_i+0x13e>
 8005c46:	2301      	movs	r3, #1
 8005c48:	464a      	mov	r2, r9
 8005c4a:	4639      	mov	r1, r7
 8005c4c:	4630      	mov	r0, r6
 8005c4e:	47c0      	blx	r8
 8005c50:	3001      	adds	r0, #1
 8005c52:	d08a      	beq.n	8005b6a <_printf_i+0x13a>
 8005c54:	3501      	adds	r5, #1
 8005c56:	e7eb      	b.n	8005c30 <_printf_i+0x200>
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d1a7      	bne.n	8005bac <_printf_i+0x17c>
 8005c5c:	780b      	ldrb	r3, [r1, #0]
 8005c5e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c62:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005c66:	e765      	b.n	8005b34 <_printf_i+0x104>
 8005c68:	08006f76 	.word	0x08006f76
 8005c6c:	08006f65 	.word	0x08006f65

08005c70 <_sbrk_r>:
 8005c70:	b538      	push	{r3, r4, r5, lr}
 8005c72:	2300      	movs	r3, #0
 8005c74:	4c05      	ldr	r4, [pc, #20]	; (8005c8c <_sbrk_r+0x1c>)
 8005c76:	4605      	mov	r5, r0
 8005c78:	4608      	mov	r0, r1
 8005c7a:	6023      	str	r3, [r4, #0]
 8005c7c:	f7ff f886 	bl	8004d8c <_sbrk>
 8005c80:	1c43      	adds	r3, r0, #1
 8005c82:	d102      	bne.n	8005c8a <_sbrk_r+0x1a>
 8005c84:	6823      	ldr	r3, [r4, #0]
 8005c86:	b103      	cbz	r3, 8005c8a <_sbrk_r+0x1a>
 8005c88:	602b      	str	r3, [r5, #0]
 8005c8a:	bd38      	pop	{r3, r4, r5, pc}
 8005c8c:	20000830 	.word	0x20000830

08005c90 <__sread>:
 8005c90:	b510      	push	{r4, lr}
 8005c92:	460c      	mov	r4, r1
 8005c94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c98:	f000 f8e4 	bl	8005e64 <_read_r>
 8005c9c:	2800      	cmp	r0, #0
 8005c9e:	bfab      	itete	ge
 8005ca0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005ca2:	89a3      	ldrhlt	r3, [r4, #12]
 8005ca4:	181b      	addge	r3, r3, r0
 8005ca6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005caa:	bfac      	ite	ge
 8005cac:	6563      	strge	r3, [r4, #84]	; 0x54
 8005cae:	81a3      	strhlt	r3, [r4, #12]
 8005cb0:	bd10      	pop	{r4, pc}

08005cb2 <__swrite>:
 8005cb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cb6:	461f      	mov	r7, r3
 8005cb8:	898b      	ldrh	r3, [r1, #12]
 8005cba:	4605      	mov	r5, r0
 8005cbc:	05db      	lsls	r3, r3, #23
 8005cbe:	460c      	mov	r4, r1
 8005cc0:	4616      	mov	r6, r2
 8005cc2:	d505      	bpl.n	8005cd0 <__swrite+0x1e>
 8005cc4:	2302      	movs	r3, #2
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ccc:	f000 f868 	bl	8005da0 <_lseek_r>
 8005cd0:	89a3      	ldrh	r3, [r4, #12]
 8005cd2:	4632      	mov	r2, r6
 8005cd4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005cd8:	81a3      	strh	r3, [r4, #12]
 8005cda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005cde:	463b      	mov	r3, r7
 8005ce0:	4628      	mov	r0, r5
 8005ce2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ce6:	f000 b817 	b.w	8005d18 <_write_r>

08005cea <__sseek>:
 8005cea:	b510      	push	{r4, lr}
 8005cec:	460c      	mov	r4, r1
 8005cee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cf2:	f000 f855 	bl	8005da0 <_lseek_r>
 8005cf6:	1c43      	adds	r3, r0, #1
 8005cf8:	89a3      	ldrh	r3, [r4, #12]
 8005cfa:	bf15      	itete	ne
 8005cfc:	6560      	strne	r0, [r4, #84]	; 0x54
 8005cfe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005d02:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005d06:	81a3      	strheq	r3, [r4, #12]
 8005d08:	bf18      	it	ne
 8005d0a:	81a3      	strhne	r3, [r4, #12]
 8005d0c:	bd10      	pop	{r4, pc}

08005d0e <__sclose>:
 8005d0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d12:	f000 b813 	b.w	8005d3c <_close_r>
	...

08005d18 <_write_r>:
 8005d18:	b538      	push	{r3, r4, r5, lr}
 8005d1a:	4605      	mov	r5, r0
 8005d1c:	4608      	mov	r0, r1
 8005d1e:	4611      	mov	r1, r2
 8005d20:	2200      	movs	r2, #0
 8005d22:	4c05      	ldr	r4, [pc, #20]	; (8005d38 <_write_r+0x20>)
 8005d24:	6022      	str	r2, [r4, #0]
 8005d26:	461a      	mov	r2, r3
 8005d28:	f7fd fbd2 	bl	80034d0 <_write>
 8005d2c:	1c43      	adds	r3, r0, #1
 8005d2e:	d102      	bne.n	8005d36 <_write_r+0x1e>
 8005d30:	6823      	ldr	r3, [r4, #0]
 8005d32:	b103      	cbz	r3, 8005d36 <_write_r+0x1e>
 8005d34:	602b      	str	r3, [r5, #0]
 8005d36:	bd38      	pop	{r3, r4, r5, pc}
 8005d38:	20000830 	.word	0x20000830

08005d3c <_close_r>:
 8005d3c:	b538      	push	{r3, r4, r5, lr}
 8005d3e:	2300      	movs	r3, #0
 8005d40:	4c05      	ldr	r4, [pc, #20]	; (8005d58 <_close_r+0x1c>)
 8005d42:	4605      	mov	r5, r0
 8005d44:	4608      	mov	r0, r1
 8005d46:	6023      	str	r3, [r4, #0]
 8005d48:	f7ff f83a 	bl	8004dc0 <_close>
 8005d4c:	1c43      	adds	r3, r0, #1
 8005d4e:	d102      	bne.n	8005d56 <_close_r+0x1a>
 8005d50:	6823      	ldr	r3, [r4, #0]
 8005d52:	b103      	cbz	r3, 8005d56 <_close_r+0x1a>
 8005d54:	602b      	str	r3, [r5, #0]
 8005d56:	bd38      	pop	{r3, r4, r5, pc}
 8005d58:	20000830 	.word	0x20000830

08005d5c <_fstat_r>:
 8005d5c:	b538      	push	{r3, r4, r5, lr}
 8005d5e:	2300      	movs	r3, #0
 8005d60:	4c06      	ldr	r4, [pc, #24]	; (8005d7c <_fstat_r+0x20>)
 8005d62:	4605      	mov	r5, r0
 8005d64:	4608      	mov	r0, r1
 8005d66:	4611      	mov	r1, r2
 8005d68:	6023      	str	r3, [r4, #0]
 8005d6a:	f7ff f82c 	bl	8004dc6 <_fstat>
 8005d6e:	1c43      	adds	r3, r0, #1
 8005d70:	d102      	bne.n	8005d78 <_fstat_r+0x1c>
 8005d72:	6823      	ldr	r3, [r4, #0]
 8005d74:	b103      	cbz	r3, 8005d78 <_fstat_r+0x1c>
 8005d76:	602b      	str	r3, [r5, #0]
 8005d78:	bd38      	pop	{r3, r4, r5, pc}
 8005d7a:	bf00      	nop
 8005d7c:	20000830 	.word	0x20000830

08005d80 <_isatty_r>:
 8005d80:	b538      	push	{r3, r4, r5, lr}
 8005d82:	2300      	movs	r3, #0
 8005d84:	4c05      	ldr	r4, [pc, #20]	; (8005d9c <_isatty_r+0x1c>)
 8005d86:	4605      	mov	r5, r0
 8005d88:	4608      	mov	r0, r1
 8005d8a:	6023      	str	r3, [r4, #0]
 8005d8c:	f7ff f820 	bl	8004dd0 <_isatty>
 8005d90:	1c43      	adds	r3, r0, #1
 8005d92:	d102      	bne.n	8005d9a <_isatty_r+0x1a>
 8005d94:	6823      	ldr	r3, [r4, #0]
 8005d96:	b103      	cbz	r3, 8005d9a <_isatty_r+0x1a>
 8005d98:	602b      	str	r3, [r5, #0]
 8005d9a:	bd38      	pop	{r3, r4, r5, pc}
 8005d9c:	20000830 	.word	0x20000830

08005da0 <_lseek_r>:
 8005da0:	b538      	push	{r3, r4, r5, lr}
 8005da2:	4605      	mov	r5, r0
 8005da4:	4608      	mov	r0, r1
 8005da6:	4611      	mov	r1, r2
 8005da8:	2200      	movs	r2, #0
 8005daa:	4c05      	ldr	r4, [pc, #20]	; (8005dc0 <_lseek_r+0x20>)
 8005dac:	6022      	str	r2, [r4, #0]
 8005dae:	461a      	mov	r2, r3
 8005db0:	f7ff f810 	bl	8004dd4 <_lseek>
 8005db4:	1c43      	adds	r3, r0, #1
 8005db6:	d102      	bne.n	8005dbe <_lseek_r+0x1e>
 8005db8:	6823      	ldr	r3, [r4, #0]
 8005dba:	b103      	cbz	r3, 8005dbe <_lseek_r+0x1e>
 8005dbc:	602b      	str	r3, [r5, #0]
 8005dbe:	bd38      	pop	{r3, r4, r5, pc}
 8005dc0:	20000830 	.word	0x20000830

08005dc4 <memchr>:
 8005dc4:	b510      	push	{r4, lr}
 8005dc6:	b2c9      	uxtb	r1, r1
 8005dc8:	4402      	add	r2, r0
 8005dca:	4290      	cmp	r0, r2
 8005dcc:	4603      	mov	r3, r0
 8005dce:	d101      	bne.n	8005dd4 <memchr+0x10>
 8005dd0:	2000      	movs	r0, #0
 8005dd2:	bd10      	pop	{r4, pc}
 8005dd4:	781c      	ldrb	r4, [r3, #0]
 8005dd6:	3001      	adds	r0, #1
 8005dd8:	428c      	cmp	r4, r1
 8005dda:	d1f6      	bne.n	8005dca <memchr+0x6>
 8005ddc:	4618      	mov	r0, r3
 8005dde:	bd10      	pop	{r4, pc}

08005de0 <memmove>:
 8005de0:	4288      	cmp	r0, r1
 8005de2:	b510      	push	{r4, lr}
 8005de4:	eb01 0302 	add.w	r3, r1, r2
 8005de8:	d803      	bhi.n	8005df2 <memmove+0x12>
 8005dea:	1e42      	subs	r2, r0, #1
 8005dec:	4299      	cmp	r1, r3
 8005dee:	d10c      	bne.n	8005e0a <memmove+0x2a>
 8005df0:	bd10      	pop	{r4, pc}
 8005df2:	4298      	cmp	r0, r3
 8005df4:	d2f9      	bcs.n	8005dea <memmove+0xa>
 8005df6:	1881      	adds	r1, r0, r2
 8005df8:	1ad2      	subs	r2, r2, r3
 8005dfa:	42d3      	cmn	r3, r2
 8005dfc:	d100      	bne.n	8005e00 <memmove+0x20>
 8005dfe:	bd10      	pop	{r4, pc}
 8005e00:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005e04:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005e08:	e7f7      	b.n	8005dfa <memmove+0x1a>
 8005e0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e0e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005e12:	e7eb      	b.n	8005dec <memmove+0xc>

08005e14 <__malloc_lock>:
 8005e14:	4770      	bx	lr

08005e16 <__malloc_unlock>:
 8005e16:	4770      	bx	lr

08005e18 <_realloc_r>:
 8005e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e1a:	4607      	mov	r7, r0
 8005e1c:	4614      	mov	r4, r2
 8005e1e:	460e      	mov	r6, r1
 8005e20:	b921      	cbnz	r1, 8005e2c <_realloc_r+0x14>
 8005e22:	4611      	mov	r1, r2
 8005e24:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005e28:	f7ff bbdc 	b.w	80055e4 <_malloc_r>
 8005e2c:	b922      	cbnz	r2, 8005e38 <_realloc_r+0x20>
 8005e2e:	f7ff fb8d 	bl	800554c <_free_r>
 8005e32:	4625      	mov	r5, r4
 8005e34:	4628      	mov	r0, r5
 8005e36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e38:	f000 f826 	bl	8005e88 <_malloc_usable_size_r>
 8005e3c:	4284      	cmp	r4, r0
 8005e3e:	d90f      	bls.n	8005e60 <_realloc_r+0x48>
 8005e40:	4621      	mov	r1, r4
 8005e42:	4638      	mov	r0, r7
 8005e44:	f7ff fbce 	bl	80055e4 <_malloc_r>
 8005e48:	4605      	mov	r5, r0
 8005e4a:	2800      	cmp	r0, #0
 8005e4c:	d0f2      	beq.n	8005e34 <_realloc_r+0x1c>
 8005e4e:	4631      	mov	r1, r6
 8005e50:	4622      	mov	r2, r4
 8005e52:	f7ff f837 	bl	8004ec4 <memcpy>
 8005e56:	4631      	mov	r1, r6
 8005e58:	4638      	mov	r0, r7
 8005e5a:	f7ff fb77 	bl	800554c <_free_r>
 8005e5e:	e7e9      	b.n	8005e34 <_realloc_r+0x1c>
 8005e60:	4635      	mov	r5, r6
 8005e62:	e7e7      	b.n	8005e34 <_realloc_r+0x1c>

08005e64 <_read_r>:
 8005e64:	b538      	push	{r3, r4, r5, lr}
 8005e66:	4605      	mov	r5, r0
 8005e68:	4608      	mov	r0, r1
 8005e6a:	4611      	mov	r1, r2
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	4c05      	ldr	r4, [pc, #20]	; (8005e84 <_read_r+0x20>)
 8005e70:	6022      	str	r2, [r4, #0]
 8005e72:	461a      	mov	r2, r3
 8005e74:	f7fe ff7c 	bl	8004d70 <_read>
 8005e78:	1c43      	adds	r3, r0, #1
 8005e7a:	d102      	bne.n	8005e82 <_read_r+0x1e>
 8005e7c:	6823      	ldr	r3, [r4, #0]
 8005e7e:	b103      	cbz	r3, 8005e82 <_read_r+0x1e>
 8005e80:	602b      	str	r3, [r5, #0]
 8005e82:	bd38      	pop	{r3, r4, r5, pc}
 8005e84:	20000830 	.word	0x20000830

08005e88 <_malloc_usable_size_r>:
 8005e88:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8005e8c:	2800      	cmp	r0, #0
 8005e8e:	f1a0 0004 	sub.w	r0, r0, #4
 8005e92:	bfbc      	itt	lt
 8005e94:	580b      	ldrlt	r3, [r1, r0]
 8005e96:	18c0      	addlt	r0, r0, r3
 8005e98:	4770      	bx	lr
	...

08005e9c <_init>:
 8005e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e9e:	bf00      	nop
 8005ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ea2:	bc08      	pop	{r3}
 8005ea4:	469e      	mov	lr, r3
 8005ea6:	4770      	bx	lr

08005ea8 <_fini>:
 8005ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eaa:	bf00      	nop
 8005eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eae:	bc08      	pop	{r3}
 8005eb0:	469e      	mov	lr, r3
 8005eb2:	4770      	bx	lr
