set NETLIST_CACHE(AluOrOutput,cells) {{icon nor2 has_schematic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(AluOrOutput,version) MMI_SUE4.4.0
set NETLIST_CACHE(AluOrOutput) {{module AluOrOutput (ALUOut, out);} {	input	[31:0]	ALUOut;} {	output		out;} { } {	wire		net_28;} {	wire		net_11;} {	wire		net_30;} {	wire		net_29;} {	wire		net_12;} {	wire		net_13;} {	wire		net_14;} {	wire		net_15;} {	wire		net_16;} {	wire		net_17;} {	wire		net_18;} {	wire		net_1;} {	wire		net_20;} {	wire		net_19;} {	wire		net_2;} {	wire		net_21;} {	wire		net_3;} {	wire		net_22;} {	wire		net_4;} {	wire		net_23;} {	wire		net_5;} {	wire		net_24;} {	wire		net_6;} {	wire		net_25;} {	wire		net_7;} {	wire		net_26;} {	wire		net_8;} {	wire		net_27;} {	wire		net_10;} {	wire		net_9;} { } {	assign net_7 = !(ALUOut[12] || ALUOut[13]);} {	assign net_30 = !(ALUOut[14] || ALUOut[15]);} {	assign net_9 = !(net_7 || net_30);} {	assign net_1 = !(ALUOut[8] || ALUOut[9]);} {	assign net_12 = !(ALUOut[10] || ALUOut[11]);} {	assign net_14 = !(net_1 || net_12);} {	assign net_29 = !(ALUOut[4] || ALUOut[5]);} {	assign net_16 = !(ALUOut[6] || ALUOut[7]);} {	assign net_11 = !(net_29 || net_16);} {	assign net_27 = !(ALUOut[0] || ALUOut[1]);} {	assign net_24 = !(ALUOut[2] || ALUOut[3]);} {	assign net_3 = !(net_27 || net_24);} {	assign net_18 = !(ALUOut[28] || ALUOut[29]);} {	assign net_6 = !(ALUOut[30] || ALUOut[31]);} {	assign net_23 = !(net_18 || net_6);} {	assign net_25 = !(ALUOut[24] || ALUOut[25]);} {	assign net_28 = !(ALUOut[26] || ALUOut[27]);} {	assign net_26 = !(net_25 || net_28);} {	assign net_2 = !(ALUOut[20] || ALUOut[21]);} {	assign net_20 = !(ALUOut[22] || ALUOut[23]);} {	assign net_15 = !(net_2 || net_20);} {	assign net_17 = !(ALUOut[16] || ALUOut[17]);} {	assign net_8 = !(ALUOut[18] || ALUOut[19]);} {	assign net_21 = !(net_17 || net_8);} {	assign net_4 = !(net_26 || net_23);} {	assign net_13 = !(net_21 || net_15);} {	assign net_22 = !(net_14 || net_9);} {	assign net_10 = !(net_3 || net_11);} {	assign net_5 = !(net_13 || net_4);} {	assign net_19 = !(net_10 || net_22);} {	assign out = !(net_19 || net_5);} {} {endmodule		// AluOrOutput} {}}
set NETLIST_CACHE(AluOrOutput,names) {{-1030 610 {0 net_28}} {-1120 520 {0 ALUOut[29]}} {-1060 850 {0 net_4}} {-1050 510 {1 ALUOut[27]}} {-990 730 {0 net_26}} {-370 640 {0 net_1}} {-320 970 {0 net_19}} {-780 510 {1 ALUOut[20]}} {-450 760 {0 net_14}} {-840 730 {0 net_15}} {-220 640 {0 net_29}} {-630 510 {1 ALUOut[16]}} {-880 610 {0 net_20}} {-260 520 {0 ALUOut[6]}} {-970 520 {0 ALUOut[25]}} {-1080 520 {0 ALUOut[28]}} {-30 510 {1 ALUOut[0]}} {-730 610 {0 net_8}} {-820 520 {0 ALUOut[21]}} {-110 520 {0 ALUOut[2]}} {-760 850 {0 net_13}} {-750 510 {1 ALUOut[19]}} {-1160 640 {0 net_6}} {-930 880 {0 net_4}} {-600 510 {1 ALUOut[15]}} {-1010 640 {0 net_28}} {-170 850 {0 net_10}} {-1050 520 {0 ALUOut[27]}} {-1080 760 {0 net_23}} {-780 520 {0 ALUOut[20]}} {-600 1000 {0 net_19}} {-340 880 {0 net_22}} {-630 520 {0 ALUOut[16]}} {-860 640 {0 net_20}} {-890 880 {0 net_13}} {-560 510 {1 ALUOut[14]}} {-710 640 {0 net_8}} {-30 520 {0 ALUOut[0]}} {-640 1000 {0 net_5}} {-410 510 {1 ALUOut[10]}} {-750 520 {0 ALUOut[19]}} {-620 1120 {1 out}} {-780 760 {0 net_15}} {-600 520 {0 ALUOut[15]}} {-190 760 {0 net_11}} {-670 640 {0 net_17}} {-350 610 {0 net_1}} {-370 510 {1 ALUOut[9]}} {-1200 510 {1 ALUOut[31]}} {-520 640 {0 net_7}} {-200 610 {0 net_29}} {-70 640 {0 net_27}} {-930 510 {1 ALUOut[24]}} {-220 510 {1 ALUOut[5]}} {-560 520 {0 ALUOut[14]}} {-410 520 {0 ALUOut[10]}} {-1160 510 {1 ALUOut[30]}} {-390 730 {0 net_14}} {-900 510 {1 ALUOut[23]}} {-180 510 {1 ALUOut[4]}} {-470 850 {0 net_22}} {-1010 510 {1 ALUOut[26]}} {-240 730 {0 net_11}} {-370 520 {0 ALUOut[9]}} {-280 610 {0 net_16}} {-1200 520 {0 ALUOut[31]}} {-220 520 {0 ALUOut[5]}} {-130 610 {0 net_24}} {-930 520 {0 ALUOut[24]}} {-860 510 {1 ALUOut[22]}} {-150 510 {1 ALUOut[3]}} {-710 510 {1 ALUOut[18]}} {-1120 640 {0 net_18}} {-1160 520 {0 ALUOut[30]}} {-900 520 {0 ALUOut[23]}} {-180 520 {0 ALUOut[4]}} {-1010 520 {0 ALUOut[26]}} {-490 760 {0 net_9}} {-1040 760 {0 net_26}} {-650 610 {0 net_17}} {-970 640 {0 net_25}} {-260 640 {0 net_16}} {-300 880 {0 net_10}} {-670 510 {1 ALUOut[17]}} {-820 640 {0 net_2}} {-500 610 {0 net_7}} {-50 610 {0 net_27}} {-110 640 {0 net_24}} {-520 510 {1 ALUOut[13]}} {-70 510 {1 ALUOut[1]}} {-860 520 {0 ALUOut[22]}} {-150 520 {0 ALUOut[3]}} {-710 520 {0 ALUOut[18]}} {-740 760 {0 net_21}} {-690 730 {0 net_21}} {-480 510 {1 ALUOut[12]}} {-150 760 {0 net_3}} {-540 730 {0 net_9}} {-90 730 {0 net_3}} {-330 510 {1 ALUOut[8]}} {-670 520 {0 ALUOut[17]}} {-580 610 {0 net_30}} {-520 520 {0 ALUOut[13]}} {-430 610 {0 net_12}} {-70 520 {0 ALUOut[1]}} {-450 510 {1 ALUOut[11]}} {-300 510 {1 ALUOut[7]}} {-1100 610 {0 net_18}} {-1120 510 {1 ALUOut[29]}} {-480 520 {0 ALUOut[12]}} {-950 610 {0 net_25}} {-330 520 {0 ALUOut[8]}} {-560 640 {0 net_30}} {-970 510 {1 ALUOut[25]}} {-260 510 {1 ALUOut[6]}} {-1080 510 {1 ALUOut[28]}} {-800 610 {0 net_2}} {-410 640 {0 net_12}} {-820 510 {1 ALUOut[21]}} {-110 510 {1 ALUOut[2]}} {-450 520 {0 ALUOut[11]}} {-1140 730 {0 net_23}} {-1180 610 {0 net_6}} {-620 1090 {0 out}} {-910 970 {0 net_5}} {-300 520 {0 ALUOut[7]}}}
set NETLIST_CACHE(AluOrOutput,wires) {{-520 620 -520 640 net_7} {-560 620 -560 640 net_30} {-580 620 -560 620 net_30} {-520 620 -500 620 net_7} {-370 620 -370 640 net_1} {-410 620 -410 640 net_12} {-430 620 -410 620 net_12} {-370 620 -350 620 net_1} {-220 620 -220 640 net_29} {-260 620 -260 640 net_16} {-280 620 -260 620 net_16} {-220 620 -200 620 net_29} {-70 620 -70 640 net_27} {-110 620 -110 640 net_24} {-130 620 -110 620 net_24} {-70 620 -50 620 net_27} {-1120 620 -1120 640 net_18} {-1160 620 -1160 640 net_6} {-1180 620 -1160 620 net_6} {-1120 620 -1100 620 net_18} {-970 620 -970 640 net_25} {-1010 620 -1010 640 net_28} {-1030 620 -1010 620 net_28} {-970 620 -950 620 net_25} {-820 620 -820 640 net_2} {-860 620 -860 640 net_20} {-880 620 -860 620 net_20} {-820 620 -800 620 net_2} {-670 620 -670 640 net_17} {-710 620 -710 640 net_8} {-730 620 -710 620 net_8} {-670 620 -650 620 net_17} {-840 740 -780 740 net_15} {-780 740 -780 760 net_15} {-740 740 -690 740 net_21} {-740 740 -740 760 net_21} {-490 740 -490 760 net_9} {-540 740 -490 740 net_9} {-450 740 -450 760 net_14} {-450 740 -390 740 net_14} {-1040 740 -1040 760 net_26} {-1040 740 -990 740 net_26} {-1080 740 -1080 760 net_23} {-1140 740 -1080 740 net_23} {-190 740 -190 760 net_11} {-240 740 -190 740 net_11} {-150 740 -150 760 net_3} {-150 740 -90 740 net_3} {-1060 860 -930 860 net_4} {-930 860 -930 880 net_4} {-890 860 -760 860 net_13} {-890 860 -890 880 net_13} {-300 860 -170 860 net_10} {-300 860 -300 880 net_10} {-620 1090 -620 1120 out} {-600 980 -600 1000 net_19} {-600 980 -320 980 net_19} {-640 980 -640 1000 net_5} {-910 980 -640 980 net_5} {-910 970 -910 980 net_5} {-320 970 -320 980 net_19} {-470 860 -340 860 net_22} {-340 860 -340 880 net_22} {-170 850 -170 860 net_10} {-1060 850 -1060 860 net_4} {-760 850 -760 860 net_13} {-470 850 -470 860 net_22} {-390 730 -390 740 net_14} {-690 730 -690 740 net_21} {-840 730 -840 740 net_15} {-90 730 -90 740 net_3} {-240 730 -240 740 net_11} {-540 730 -540 740 net_9} {-990 730 -990 740 net_26} {-1140 730 -1140 740 net_23} {-800 610 -800 620 net_2} {-1100 610 -1100 620 net_18} {-880 610 -880 620 net_20} {-580 610 -580 620 net_30} {-280 610 -280 620 net_16} {-130 610 -130 620 net_24} {-1180 610 -1180 620 net_6} {-500 610 -500 620 net_7} {-200 610 -200 620 net_29} {-50 610 -50 620 net_27} {-650 610 -650 620 net_17} {-950 610 -950 620 net_25} {-730 610 -730 620 net_8} {-430 610 -430 620 net_12} {-1030 610 -1030 620 net_28} {-350 610 -350 620 net_1} {-860 510 -860 520 ALUOut[22]} {-110 510 -110 520 ALUOut[2]} {-560 510 -560 520 ALUOut[14]} {-260 510 -260 520 ALUOut[6]} {-670 510 -670 520 ALUOut[17]} {-370 510 -370 520 ALUOut[9]} {-820 510 -820 520 ALUOut[21]} {-1120 510 -1120 520 ALUOut[29]} {-900 510 -900 520 ALUOut[23]} {-1200 510 -1200 520 ALUOut[31]} {-150 510 -150 520 ALUOut[3]} {-30 510 -30 520 ALUOut[0]} {-600 510 -600 520 ALUOut[15]} {-180 510 -180 520 ALUOut[4]} {-300 510 -300 520 ALUOut[7]} {-630 510 -630 520 ALUOut[16]} {-930 510 -930 520 ALUOut[24]} {-330 510 -330 520 ALUOut[8]} {-710 510 -710 520 ALUOut[18]} {-1010 510 -1010 520 ALUOut[26]} {-410 510 -410 520 ALUOut[10]} {-1160 510 -1160 520 ALUOut[30]} {-70 510 -70 520 ALUOut[1]} {-520 510 -520 520 ALUOut[13]} {-220 510 -220 520 ALUOut[5]} {-970 510 -970 520 ALUOut[25]} {-750 510 -750 520 ALUOut[19]} {-1050 510 -1050 520 ALUOut[27]} {-450 510 -450 520 ALUOut[11]} {-780 510 -780 520 ALUOut[20]} {-1080 510 -1080 520 ALUOut[28]} {-480 510 -480 520 ALUOut[12]}}
