#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f97f37100a0 .scope module, "xor_oper_tb" "xor_oper_tb" 2 3;
 .timescale -9 -9;
v0x7f97f3720bb0_0 .var "a", 3 0;
v0x7f97f3720c60_0 .var "b", 3 0;
v0x7f97f3720cf0_0 .var "clk", 0 0;
v0x7f97f3720dc0_0 .net "co", 3 0, L_0x7f97f3720f40;  1 drivers
v0x7f97f3720e70_0 .var "rstn", 0 0;
S_0x7f97f3710210 .scope task, "sig_input" "sig_input" 2 25, 2 25 0, S_0x7f97f37100a0;
 .timescale -9 -9;
v0x7f97f3708d10_0 .var "a", 3 0;
v0x7f97f371fc70_0 .var "ao", 3 0;
v0x7f97f371fd10_0 .var "b", 3 0;
v0x7f97f371fdc0_0 .var "bo", 3 0;
E_0x7f97f370a750 .event posedge, v0x7f97f3720790_0;
TD_xor_oper_tb.sig_input ;
    %wait E_0x7f97f370a750;
    %load/vec4 v0x7f97f3708d10_0;
    %store/vec4 v0x7f97f371fc70_0, 0, 4;
    %load/vec4 v0x7f97f371fd10_0;
    %store/vec4 v0x7f97f371fdc0_0, 0, 4;
    %end;
S_0x7f97f371fe70 .scope module, "u_xor_oper" "xor_oper" 2 36, 3 3 0, S_0x7f97f37100a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /OUTPUT 4 "co";
P_0x7f97f3720040 .param/l "N" 0 3 4, +C4<00000000000000000000000000000100>;
L_0x7f97f3720f40 .functor BUFZ 4, v0x7f97f37208f0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f97f3720620_0 .net "a", 3 0, v0x7f97f3720bb0_0;  1 drivers
v0x7f97f37206e0_0 .net "b", 3 0, v0x7f97f3720c60_0;  1 drivers
v0x7f97f3720790_0 .net "clk", 0 0, v0x7f97f3720cf0_0;  1 drivers
v0x7f97f3720840_0 .net "co", 3 0, L_0x7f97f3720f40;  alias, 1 drivers
v0x7f97f37208f0_0 .var "co_r", 3 0;
v0x7f97f37209e0_0 .var "co_t", 3 0;
v0x7f97f3720a90_0 .net "rstn", 0 0, v0x7f97f3720e70_0;  1 drivers
E_0x7f97f3720190/0 .event negedge, v0x7f97f3720a90_0;
E_0x7f97f3720190/1 .event posedge, v0x7f97f3720790_0;
E_0x7f97f3720190 .event/or E_0x7f97f3720190/0, E_0x7f97f3720190/1;
E_0x7f97f37201d0 .event edge, v0x7f97f3720620_0, v0x7f97f37206e0_0, v0x7f97f3720560_0;
S_0x7f97f3720220 .scope task, "xor_oper_iner" "xor_oper_iner" 3 29, 3 29 0, S_0x7f97f371fe70;
 .timescale -9 -9;
v0x7f97f37203f0_0 .var "numa", 3 0;
v0x7f97f37204b0_0 .var "numb", 3 0;
v0x7f97f3720560_0 .var "numco", 3 0;
TD_xor_oper_tb.u_xor_oper.xor_oper_iner ;
    %delay 3, 0;
    %load/vec4 v0x7f97f37203f0_0;
    %load/vec4 v0x7f97f37204b0_0;
    %xor;
    %store/vec4 v0x7f97f3720560_0, 0, 4;
    %end;
    .scope S_0x7f97f371fe70;
T_2 ;
    %wait E_0x7f97f37201d0;
    %load/vec4 v0x7f97f3720620_0;
    %store/vec4 v0x7f97f37203f0_0, 0, 4;
    %load/vec4 v0x7f97f37206e0_0;
    %store/vec4 v0x7f97f37204b0_0, 0, 4;
    %fork TD_xor_oper_tb.u_xor_oper.xor_oper_iner, S_0x7f97f3720220;
    %join;
    %load/vec4 v0x7f97f3720560_0;
    %store/vec4 v0x7f97f37209e0_0, 0, 4;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f97f371fe70;
T_3 ;
    %wait E_0x7f97f3720190;
    %load/vec4 v0x7f97f3720a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f97f37208f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f97f37209e0_0;
    %assign/vec4 v0x7f97f37208f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f97f37100a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97f3720e70_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97f3720e70_0, 0, 1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f97f3720cf0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f97f3720cf0_0, 0, 1;
    %delay 5, 0;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x7f97f37100a0;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f97f3720bb0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f97f3720c60_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f97f3708d10_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f97f371fd10_0, 0, 4;
    %fork TD_xor_oper_tb.sig_input, S_0x7f97f3710210;
    %join;
    %load/vec4 v0x7f97f371fc70_0;
    %store/vec4 v0x7f97f3720bb0_0, 0, 4;
    %load/vec4 v0x7f97f371fdc0_0;
    %store/vec4 v0x7f97f3720c60_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f97f3708d10_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f97f371fd10_0, 0, 4;
    %fork TD_xor_oper_tb.sig_input, S_0x7f97f3710210;
    %join;
    %load/vec4 v0x7f97f371fc70_0;
    %store/vec4 v0x7f97f3720bb0_0, 0, 4;
    %load/vec4 v0x7f97f371fdc0_0;
    %store/vec4 v0x7f97f3720c60_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f97f3708d10_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f97f371fd10_0, 0, 4;
    %fork TD_xor_oper_tb.sig_input, S_0x7f97f3710210;
    %join;
    %load/vec4 v0x7f97f371fc70_0;
    %store/vec4 v0x7f97f3720bb0_0, 0, 4;
    %load/vec4 v0x7f97f371fdc0_0;
    %store/vec4 v0x7f97f3720c60_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0x7f97f37100a0;
T_6 ;
T_6.0 ;
    %delay 100, 0;
    %vpi_func 2 47 "$time" 64 {0 0 0};
    %cmpi/u 1000, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.1, 5;
    %vpi_call 2 47 "$finish" {0 0 0};
T_6.1 ;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x7f97f37100a0;
T_7 ;
    %vpi_call 2 51 "$dumpfile", "xor_oper.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "xor_oper_tb.sv";
    "xor_oper.v";
