module clock_divider
#(
	parameter DIV_FACTOR = 2
)
(
	input global_reset,
	input clk_in,
	output clk_out
);

reg [$clog2(DIV_FACTOR):0]counter;

always @(posedge clk_in)
begin
	counter <= global_reset ? 1 : (counter == DIV_FACTOR ? 0 : counter + 1);
end

assign clk_out = counter < DIV_FACTOR / 2;

endmodule
