
*** Running vivado
    with args -log design_1_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ila_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 365.242 ; gain = 155.406
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [c:/Users/Burak/Desktop/Projects/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [D:/Programs/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (48#1) [c:/Users/Burak/Desktop/Projects/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:05:39 ; elapsed = 00:06:44 . Memory (MB): peak = 725.465 ; gain = 515.629
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:41 ; elapsed = 00:06:46 . Memory (MB): peak = 725.465 ; gain = 515.629
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.851 . Memory (MB): peak = 950.223 ; gain = 1.867
Finished Constraint Validation : Time (s): cpu = 00:06:48 ; elapsed = 00:08:02 . Memory (MB): peak = 950.223 ; gain = 740.387
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:48 ; elapsed = 00:08:02 . Memory (MB): peak = 950.223 ; gain = 740.387
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:51 ; elapsed = 00:08:05 . Memory (MB): peak = 950.223 ; gain = 740.387
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:04 ; elapsed = 00:08:21 . Memory (MB): peak = 950.223 ; gain = 740.387
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:22 ; elapsed = 00:08:42 . Memory (MB): peak = 950.223 ; gain = 740.387
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:50 ; elapsed = 00:09:14 . Memory (MB): peak = 950.223 ; gain = 740.387
Finished Timing Optimization : Time (s): cpu = 00:07:52 ; elapsed = 00:09:16 . Memory (MB): peak = 950.223 ; gain = 740.387
Finished Technology Mapping : Time (s): cpu = 00:07:55 ; elapsed = 00:09:19 . Memory (MB): peak = 950.223 ; gain = 740.387
Finished IO Insertion : Time (s): cpu = 00:07:58 ; elapsed = 00:09:23 . Memory (MB): peak = 950.223 ; gain = 740.387
Finished Renaming Generated Instances : Time (s): cpu = 00:07:58 ; elapsed = 00:09:23 . Memory (MB): peak = 950.223 ; gain = 740.387
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:00 ; elapsed = 00:09:24 . Memory (MB): peak = 950.223 ; gain = 740.387
Finished Renaming Generated Ports : Time (s): cpu = 00:08:00 ; elapsed = 00:09:25 . Memory (MB): peak = 950.223 ; gain = 740.387
Finished Handling Custom Attributes : Time (s): cpu = 00:08:00 ; elapsed = 00:09:25 . Memory (MB): peak = 950.223 ; gain = 740.387
Finished Renaming Generated Nets : Time (s): cpu = 00:08:00 ; elapsed = 00:09:25 . Memory (MB): peak = 950.223 ; gain = 740.387

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    43|
|2     |CFGLUT5  |    86|
|3     |LUT1     |    67|
|4     |LUT2     |    45|
|5     |LUT3     |   157|
|6     |LUT4     |   108|
|7     |LUT5     |   105|
|8     |LUT6     |   825|
|9     |MUXF7    |   194|
|10    |RAMB36E1 |   160|
|11    |SRL16E   |    49|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  1342|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:08:00 ; elapsed = 00:09:25 . Memory (MB): peak = 950.223 ; gain = 740.387
synth_design: Time (s): cpu = 00:08:06 ; elapsed = 00:09:29 . Memory (MB): peak = 950.223 ; gain = 679.734
