#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd453e00ef0 .scope module, "memory_bank" "memory_bank" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "data_in"
    .port_info 3 /OUTPUT 8 "data_out"
    .port_info 4 /INPUT 1 "write"
    .port_info 5 /INPUT 2 "addr_in"
    .port_info 6 /INPUT 2 "addr_out"
P_0x7fd453e01050 .param/l "ADDRESS_WIDTH" 0 2 1, +C4<00000000000000000000000000000010>;
P_0x7fd453e01090 .param/l "DATA_WIDTH" 0 2 1, +C4<00000000000000000000000000001000>;
L_0x7fd453e11d70 .functor BUFZ 8, L_0x7fd453e11b60, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fd453e01250_0 .net *"_s0", 7 0, L_0x7fd453e11b60;  1 drivers
v0x7fd453e11310_0 .net *"_s2", 3 0, L_0x7fd453e11c30;  1 drivers
L_0x10ad36008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd453e113b0_0 .net *"_s5", 1 0, L_0x10ad36008;  1 drivers
o0x10ad04098 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fd453e11460_0 .net "addr_in", 0 1, o0x10ad04098;  0 drivers
o0x10ad040c8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fd453e11510_0 .net "addr_out", 0 1, o0x10ad040c8;  0 drivers
v0x7fd453e11600 .array "bank", 3 0, 0 7;
o0x10ad040f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd453e116a0_0 .net "clk", 0 0, o0x10ad040f8;  0 drivers
o0x10ad04128 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fd453e11740_0 .net "data_in", 0 7, o0x10ad04128;  0 drivers
v0x7fd453e117f0_0 .net "data_out", 0 7, L_0x7fd453e11d70;  1 drivers
v0x7fd453e11900_0 .var/i "i", 31 0;
o0x10ad041b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd453e119b0_0 .net "reset", 0 0, o0x10ad041b8;  0 drivers
o0x10ad041e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd453e11a50_0 .net "write", 0 0, o0x10ad041e8;  0 drivers
E_0x7fd453e010d0 .event edge, v0x7fd453e119b0_0;
E_0x7fd453e01120 .event edge, v0x7fd453e116a0_0;
L_0x7fd453e11b60 .array/port v0x7fd453e11600, L_0x7fd453e11c30;
L_0x7fd453e11c30 .concat [ 2 2 0 0], o0x10ad040c8, L_0x10ad36008;
    .scope S_0x7fd453e00ef0;
T_0 ;
    %wait E_0x7fd453e01120;
    %load/vec4 v0x7fd453e116a0_0;
    %load/vec4 v0x7fd453e11a50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 16 "$display", "[REGISTER_BANK] Write at register %h", v0x7fd453e11460_0 {0 0 0};
T_0.0 ;
    %load/vec4 v0x7fd453e11740_0;
    %load/vec4 v0x7fd453e11460_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x7fd453e11600, 4, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fd453e00ef0;
T_1 ;
    %wait E_0x7fd453e010d0;
    %vpi_call 2 24 "$display", "[REGISTER_BANK] Reset" {0 0 0};
    %load/vec4 v0x7fd453e119b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd453e11900_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fd453e11900_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7fd453e11900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd453e11600, 0, 4;
    %load/vec4 v0x7fd453e11900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd453e11900_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "src/memory_bank.v";
