
Node1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000005c  00800100  0000153e  000015d2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000153e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000001b8  0080015c  0080015c  0000162e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000162e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000298  00000000  00000000  0000168a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003180  00000000  00000000  00001922  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000103b  00000000  00000000  00004aa2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000174a  00000000  00000000  00005add  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000006f8  00000000  00000000  00007228  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000076a  00000000  00000000  00007920  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001336  00000000  00000000  0000808a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000250  00000000  00000000  000093c0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	37 c0       	rjmp	.+110    	; 0x70 <__ctors_end>
       2:	00 00       	nop
       4:	51 c0       	rjmp	.+162    	; 0xa8 <__bad_interrupt>
       6:	00 00       	nop
       8:	63 c0       	rjmp	.+198    	; 0xd0 <__vector_2>
       a:	00 00       	nop
       c:	4d c0       	rjmp	.+154    	; 0xa8 <__bad_interrupt>
       e:	00 00       	nop
      10:	4b c0       	rjmp	.+150    	; 0xa8 <__bad_interrupt>
      12:	00 00       	nop
      14:	49 c0       	rjmp	.+146    	; 0xa8 <__bad_interrupt>
      16:	00 00       	nop
      18:	47 c0       	rjmp	.+142    	; 0xa8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	45 c0       	rjmp	.+138    	; 0xa8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	43 c0       	rjmp	.+134    	; 0xa8 <__bad_interrupt>
      22:	00 00       	nop
      24:	41 c0       	rjmp	.+130    	; 0xa8 <__bad_interrupt>
      26:	00 00       	nop
      28:	3f c0       	rjmp	.+126    	; 0xa8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	3d c0       	rjmp	.+122    	; 0xa8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	3b c0       	rjmp	.+118    	; 0xa8 <__bad_interrupt>
      32:	00 00       	nop
      34:	39 c0       	rjmp	.+114    	; 0xa8 <__bad_interrupt>
      36:	00 00       	nop
      38:	37 c0       	rjmp	.+110    	; 0xa8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	35 c0       	rjmp	.+106    	; 0xa8 <__bad_interrupt>
      3e:	00 00       	nop
      40:	33 c0       	rjmp	.+102    	; 0xa8 <__bad_interrupt>
      42:	00 00       	nop
      44:	3e c4       	rjmp	.+2172   	; 0x8c2 <__vector_17>
      46:	00 00       	nop
      48:	2f c0       	rjmp	.+94     	; 0xa8 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	a2 c4       	rjmp	.+2372   	; 0x992 <__vector_19>
      4e:	00 00       	nop
      50:	2b c0       	rjmp	.+86     	; 0xa8 <__bad_interrupt>
      52:	00 00       	nop
      54:	29 c0       	rjmp	.+82     	; 0xa8 <__bad_interrupt>
      56:	00 00       	nop
      58:	27 c0       	rjmp	.+78     	; 0xa8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	e1 c4       	rjmp	.+2498   	; 0xa20 <__vector_23>
      5e:	00 00       	nop
      60:	23 c0       	rjmp	.+70     	; 0xa8 <__bad_interrupt>
      62:	00 00       	nop
      64:	21 c0       	rjmp	.+66     	; 0xa8 <__bad_interrupt>
      66:	00 00       	nop
      68:	1f c0       	rjmp	.+62     	; 0xa8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	1d c0       	rjmp	.+58     	; 0xa8 <__bad_interrupt>
	...

00000070 <__ctors_end>:
      70:	11 24       	eor	r1, r1
      72:	1f be       	out	0x3f, r1	; 63
      74:	cf ef       	ldi	r28, 0xFF	; 255
      76:	d4 e0       	ldi	r29, 0x04	; 4
      78:	de bf       	out	0x3e, r29	; 62
      7a:	cd bf       	out	0x3d, r28	; 61

0000007c <__do_copy_data>:
      7c:	11 e0       	ldi	r17, 0x01	; 1
      7e:	a0 e0       	ldi	r26, 0x00	; 0
      80:	b1 e0       	ldi	r27, 0x01	; 1
      82:	ee e3       	ldi	r30, 0x3E	; 62
      84:	f5 e1       	ldi	r31, 0x15	; 21
      86:	02 c0       	rjmp	.+4      	; 0x8c <__do_copy_data+0x10>
      88:	05 90       	lpm	r0, Z+
      8a:	0d 92       	st	X+, r0
      8c:	ac 35       	cpi	r26, 0x5C	; 92
      8e:	b1 07       	cpc	r27, r17
      90:	d9 f7       	brne	.-10     	; 0x88 <__do_copy_data+0xc>

00000092 <__do_clear_bss>:
      92:	23 e0       	ldi	r18, 0x03	; 3
      94:	ac e5       	ldi	r26, 0x5C	; 92
      96:	b1 e0       	ldi	r27, 0x01	; 1
      98:	01 c0       	rjmp	.+2      	; 0x9c <.do_clear_bss_start>

0000009a <.do_clear_bss_loop>:
      9a:	1d 92       	st	X+, r1

0000009c <.do_clear_bss_start>:
      9c:	a4 31       	cpi	r26, 0x14	; 20
      9e:	b2 07       	cpc	r27, r18
      a0:	e1 f7       	brne	.-8      	; 0x9a <.do_clear_bss_loop>
      a2:	c2 d2       	rcall	.+1412   	; 0x628 <main>
      a4:	0c 94 9d 0a 	jmp	0x153a	; 0x153a <_exit>

000000a8 <__bad_interrupt>:
      a8:	ab cf       	rjmp	.-170    	; 0x0 <__vectors>

000000aa <adc_init>:
#include <stdlib.h>

volatile uint8_t* adc_adr = (uint8_t*)ADC_ADR;

void adc_init(void){
	cli();
      aa:	f8 94       	cli
	DDRD  &= ~(1 << DDD2);
      ac:	8a 98       	cbi	0x11, 2	; 17
	PORTD |= (1 << PD2);
      ae:	92 9a       	sbi	0x12, 2	; 18
	sei();
      b0:	78 94       	sei
      b2:	08 95       	ret

000000b4 <adc_read_channel>:
}

uint8_t adc_read_channel(uint8_t ch)
{	
	*adc_adr = (ch | 0b0100);
      b4:	e0 91 06 01 	lds	r30, 0x0106
      b8:	f0 91 07 01 	lds	r31, 0x0107
      bc:	84 60       	ori	r24, 0x04	; 4
      be:	80 83       	st	Z, r24
	
	while ((PIND & (1<<PIND2))); // wait until pin is high, adc read complete when pin is high
      c0:	82 99       	sbic	0x10, 2	; 16
      c2:	fe cf       	rjmp	.-4      	; 0xc0 <adc_read_channel+0xc>
	
	return *adc_adr;
      c4:	e0 91 06 01 	lds	r30, 0x0106
      c8:	f0 91 07 01 	lds	r31, 0x0107
      cc:	80 81       	ld	r24, Z
}
      ce:	08 95       	ret

000000d0 <__vector_2>:
	for (uint8_t i = 0; i < msg.length; ++i)
	{
		fprintf(&uart_out, "%x ", msg.data[i]);
	}
	fprintf(&uart_out, "\n");
}
      d0:	1f 92       	push	r1
      d2:	0f 92       	push	r0
      d4:	0f b6       	in	r0, 0x3f	; 63
      d6:	0f 92       	push	r0
      d8:	11 24       	eor	r1, r1
      da:	ff 92       	push	r15
      dc:	0f 93       	push	r16
      de:	1f 93       	push	r17
      e0:	2f 93       	push	r18
      e2:	3f 93       	push	r19
      e4:	4f 93       	push	r20
      e6:	5f 93       	push	r21
      e8:	6f 93       	push	r22
      ea:	7f 93       	push	r23
      ec:	8f 93       	push	r24
      ee:	9f 93       	push	r25
      f0:	af 93       	push	r26
      f2:	bf 93       	push	r27
      f4:	ef 93       	push	r30
      f6:	ff 93       	push	r31
      f8:	cf 93       	push	r28
      fa:	df 93       	push	r29
      fc:	cd b7       	in	r28, 0x3d	; 61
      fe:	de b7       	in	r29, 0x3e	; 62
     100:	2e 97       	sbiw	r28, 0x0e	; 14
     102:	de bf       	out	0x3e, r29	; 62
     104:	cd bf       	out	0x3d, r28	; 61
     106:	f8 94       	cli
     108:	19 82       	std	Y+1, r1	; 0x01
     10a:	80 e6       	ldi	r24, 0x60	; 96
     10c:	8a 83       	std	Y+2, r24	; 0x02
     10e:	80 e9       	ldi	r24, 0x90	; 144
     110:	8b 83       	std	Y+3, r24	; 0x03
     112:	81 e0       	ldi	r24, 0x01	; 1
     114:	8c 83       	std	Y+4, r24	; 0x04
     116:	d8 d1       	rcall	.+944    	; 0x4c8 <mcp_readstatus>
     118:	81 ff       	sbrs	r24, 1
     11a:	08 c0       	rjmp	.+16     	; 0x12c <__vector_2+0x5c>
     11c:	81 e0       	ldi	r24, 0x01	; 1
     11e:	89 83       	std	Y+1, r24	; 0x01
     120:	80 e7       	ldi	r24, 0x70	; 112
     122:	8a 83       	std	Y+2, r24	; 0x02
     124:	84 e9       	ldi	r24, 0x94	; 148
     126:	8b 83       	std	Y+3, r24	; 0x03
     128:	82 e0       	ldi	r24, 0x02	; 2
     12a:	8c 83       	std	Y+4, r24	; 0x04
     12c:	e9 81       	ldd	r30, Y+1	; 0x01
     12e:	f0 e0       	ldi	r31, 0x00	; 0
     130:	e2 5a       	subi	r30, 0xA2	; 162
     132:	fe 4f       	sbci	r31, 0xFE	; 254
     134:	20 81       	ld	r18, Z
     136:	e9 81       	ldd	r30, Y+1	; 0x01
     138:	f0 e0       	ldi	r31, 0x00	; 0
     13a:	e4 5a       	subi	r30, 0xA4	; 164
     13c:	fe 4f       	sbci	r31, 0xFE	; 254
     13e:	80 81       	ld	r24, Z
     140:	30 e0       	ldi	r19, 0x00	; 0
     142:	2f 5f       	subi	r18, 0xFF	; 255
     144:	3f 4f       	sbci	r19, 0xFF	; 255
     146:	27 70       	andi	r18, 0x07	; 7
     148:	30 78       	andi	r19, 0x80	; 128
     14a:	90 e0       	ldi	r25, 0x00	; 0
     14c:	28 17       	cp	r18, r24
     14e:	39 07       	cpc	r19, r25
     150:	11 f4       	brne	.+4      	; 0x156 <__vector_2+0x86>
     152:	78 94       	sei
     154:	5e c0       	rjmp	.+188    	; 0x212 <__vector_2+0x142>
     156:	fe 01       	movw	r30, r28
     158:	35 96       	adiw	r30, 0x05	; 5
     15a:	8a e0       	ldi	r24, 0x0A	; 10
     15c:	df 01       	movw	r26, r30
     15e:	1d 92       	st	X+, r1
     160:	8a 95       	dec	r24
     162:	e9 f7       	brne	.-6      	; 0x15e <__vector_2+0x8e>
     164:	8a 81       	ldd	r24, Y+2	; 0x02
     166:	85 66       	ori	r24, 0x65	; 101
     168:	82 d1       	rcall	.+772    	; 0x46e <mcp_read>
     16a:	8f 70       	andi	r24, 0x0F	; 15
     16c:	8e 83       	std	Y+6, r24	; 0x06
     16e:	cc d3       	rcall	.+1944   	; 0x908 <spi_ss_low>
     170:	8b 81       	ldd	r24, Y+3	; 0x03
     172:	d5 d3       	rcall	.+1962   	; 0x91e <spi_transmit>
     174:	80 e0       	ldi	r24, 0x00	; 0
     176:	d3 d3       	rcall	.+1958   	; 0x91e <spi_transmit>
     178:	8d 83       	std	Y+5, r24	; 0x05
     17a:	c8 d3       	rcall	.+1936   	; 0x90c <spi_ss_high>
     17c:	c5 d3       	rcall	.+1930   	; 0x908 <spi_ss_low>
     17e:	8b 81       	ldd	r24, Y+3	; 0x03
     180:	82 60       	ori	r24, 0x02	; 2
     182:	cd d3       	rcall	.+1946   	; 0x91e <spi_transmit>
     184:	8e 81       	ldd	r24, Y+6	; 0x06
     186:	88 23       	and	r24, r24
     188:	81 f0       	breq	.+32     	; 0x1aa <__vector_2+0xda>
     18a:	f1 2c       	mov	r15, r1
     18c:	0f 2d       	mov	r16, r15
     18e:	10 e0       	ldi	r17, 0x00	; 0
     190:	80 e0       	ldi	r24, 0x00	; 0
     192:	c5 d3       	rcall	.+1930   	; 0x91e <spi_transmit>
     194:	e7 e0       	ldi	r30, 0x07	; 7
     196:	f0 e0       	ldi	r31, 0x00	; 0
     198:	ec 0f       	add	r30, r28
     19a:	fd 1f       	adc	r31, r29
     19c:	e0 0f       	add	r30, r16
     19e:	f1 1f       	adc	r31, r17
     1a0:	80 83       	st	Z, r24
     1a2:	f3 94       	inc	r15
     1a4:	8e 81       	ldd	r24, Y+6	; 0x06
     1a6:	f8 16       	cp	r15, r24
     1a8:	88 f3       	brcs	.-30     	; 0x18c <__vector_2+0xbc>
     1aa:	b0 d3       	rcall	.+1888   	; 0x90c <spi_ss_high>
     1ac:	6c 81       	ldd	r22, Y+4	; 0x04
     1ae:	40 e0       	ldi	r20, 0x00	; 0
     1b0:	8c e2       	ldi	r24, 0x2C	; 44
     1b2:	95 d1       	rcall	.+810    	; 0x4de <mcp_bitmodify>
     1b4:	29 81       	ldd	r18, Y+1	; 0x01
     1b6:	e9 81       	ldd	r30, Y+1	; 0x01
     1b8:	f0 e0       	ldi	r31, 0x00	; 0
     1ba:	e2 5a       	subi	r30, 0xA2	; 162
     1bc:	fe 4f       	sbci	r31, 0xFE	; 254
     1be:	80 81       	ld	r24, Z
     1c0:	90 e0       	ldi	r25, 0x00	; 0
     1c2:	dc 01       	movw	r26, r24
     1c4:	aa 0f       	add	r26, r26
     1c6:	bb 1f       	adc	r27, r27
     1c8:	88 0f       	add	r24, r24
     1ca:	99 1f       	adc	r25, r25
     1cc:	88 0f       	add	r24, r24
     1ce:	99 1f       	adc	r25, r25
     1d0:	88 0f       	add	r24, r24
     1d2:	99 1f       	adc	r25, r25
     1d4:	a8 0f       	add	r26, r24
     1d6:	b9 1f       	adc	r27, r25
     1d8:	80 e5       	ldi	r24, 0x50	; 80
     1da:	28 9f       	mul	r18, r24
     1dc:	a0 0d       	add	r26, r0
     1de:	b1 1d       	adc	r27, r1
     1e0:	11 24       	eor	r1, r1
     1e2:	a0 5a       	subi	r26, 0xA0	; 160
     1e4:	be 4f       	sbci	r27, 0xFE	; 254
     1e6:	8a e0       	ldi	r24, 0x0A	; 10
     1e8:	fe 01       	movw	r30, r28
     1ea:	35 96       	adiw	r30, 0x05	; 5
     1ec:	01 90       	ld	r0, Z+
     1ee:	0d 92       	st	X+, r0
     1f0:	8a 95       	dec	r24
     1f2:	e1 f7       	brne	.-8      	; 0x1ec <__vector_2+0x11c>
     1f4:	e9 81       	ldd	r30, Y+1	; 0x01
     1f6:	f0 e0       	ldi	r31, 0x00	; 0
     1f8:	a9 81       	ldd	r26, Y+1	; 0x01
     1fa:	b0 e0       	ldi	r27, 0x00	; 0
     1fc:	a2 5a       	subi	r26, 0xA2	; 162
     1fe:	be 4f       	sbci	r27, 0xFE	; 254
     200:	8c 91       	ld	r24, X
     202:	90 e0       	ldi	r25, 0x00	; 0
     204:	01 96       	adiw	r24, 0x01	; 1
     206:	87 70       	andi	r24, 0x07	; 7
     208:	90 78       	andi	r25, 0x80	; 128
     20a:	e2 5a       	subi	r30, 0xA2	; 162
     20c:	fe 4f       	sbci	r31, 0xFE	; 254
     20e:	80 83       	st	Z, r24
     210:	78 94       	sei
     212:	2e 96       	adiw	r28, 0x0e	; 14
     214:	0f b6       	in	r0, 0x3f	; 63
     216:	f8 94       	cli
     218:	de bf       	out	0x3e, r29	; 62
     21a:	0f be       	out	0x3f, r0	; 63
     21c:	cd bf       	out	0x3d, r28	; 61
     21e:	df 91       	pop	r29
     220:	cf 91       	pop	r28
     222:	ff 91       	pop	r31
     224:	ef 91       	pop	r30
     226:	bf 91       	pop	r27
     228:	af 91       	pop	r26
     22a:	9f 91       	pop	r25
     22c:	8f 91       	pop	r24
     22e:	7f 91       	pop	r23
     230:	6f 91       	pop	r22
     232:	5f 91       	pop	r21
     234:	4f 91       	pop	r20
     236:	3f 91       	pop	r19
     238:	2f 91       	pop	r18
     23a:	1f 91       	pop	r17
     23c:	0f 91       	pop	r16
     23e:	ff 90       	pop	r15
     240:	0f 90       	pop	r0
     242:	0f be       	out	0x3f, r0	; 63
     244:	0f 90       	pop	r0
     246:	1f 90       	pop	r1
     248:	18 95       	reti

0000024a <can_init>:
     24a:	5d d1       	rcall	.+698    	; 0x506 <mcp_init>
     24c:	43 e0       	ldi	r20, 0x03	; 3
     24e:	63 e0       	ldi	r22, 0x03	; 3
     250:	8b e2       	ldi	r24, 0x2B	; 43
     252:	45 d1       	rcall	.+650    	; 0x4de <mcp_bitmodify>
     254:	8b b7       	in	r24, 0x3b	; 59
     256:	80 68       	ori	r24, 0x80	; 128
     258:	8b bf       	out	0x3b, r24	; 59
     25a:	08 95       	ret

0000025c <can_send>:




void can_send(can_msg_t msg, uint8_t tx_buffer_select)
{
     25c:	df 92       	push	r13
     25e:	ef 92       	push	r14
     260:	ff 92       	push	r15
     262:	0f 93       	push	r16
     264:	1f 93       	push	r17
     266:	cf 93       	push	r28
     268:	df 93       	push	r29
     26a:	cd b7       	in	r28, 0x3d	; 61
     26c:	de b7       	in	r29, 0x3e	; 62
     26e:	2a 97       	sbiw	r28, 0x0a	; 10
     270:	0f b6       	in	r0, 0x3f	; 63
     272:	f8 94       	cli
     274:	de bf       	out	0x3e, r29	; 62
     276:	0f be       	out	0x3f, r0	; 63
     278:	cd bf       	out	0x3d, r28	; 61
     27a:	09 83       	std	Y+1, r16	; 0x01
     27c:	d1 2e       	mov	r13, r17
     27e:	1a 83       	std	Y+2, r17	; 0x02
     280:	2b 83       	std	Y+3, r18	; 0x03
     282:	3c 83       	std	Y+4, r19	; 0x04
     284:	4d 83       	std	Y+5, r20	; 0x05
     286:	5e 83       	std	Y+6, r21	; 0x06
     288:	6f 83       	std	Y+7, r22	; 0x07
     28a:	78 87       	std	Y+8, r23	; 0x08
     28c:	89 87       	std	Y+9, r24	; 0x09
     28e:	9a 87       	std	Y+10, r25	; 0x0a
	// TODO check for buffer full
	
	
	uint8_t MCP_TXBn = MCP_TXB0;
	uint8_t MCP_LOAD_TXn = MCP_LOAD_TX0;
	switch (tx_buffer_select)
     290:	81 e0       	ldi	r24, 0x01	; 1
     292:	e8 16       	cp	r14, r24
     294:	49 f0       	breq	.+18     	; 0x2a8 <can_send+0x4c>
     296:	e2 e0       	ldi	r30, 0x02	; 2
     298:	ee 16       	cp	r14, r30
     29a:	19 f0       	breq	.+6      	; 0x2a2 <can_send+0x46>
{
	// TODO check for buffer full
	
	
	uint8_t MCP_TXBn = MCP_TXB0;
	uint8_t MCP_LOAD_TXn = MCP_LOAD_TX0;
     29c:	00 e4       	ldi	r16, 0x40	; 64
void can_send(can_msg_t msg, uint8_t tx_buffer_select)
{
	// TODO check for buffer full
	
	
	uint8_t MCP_TXBn = MCP_TXB0;
     29e:	10 e3       	ldi	r17, 0x30	; 48
     2a0:	05 c0       	rjmp	.+10     	; 0x2ac <can_send+0x50>
		MCP_TXBn = MCP_TXB1;
		MCP_LOAD_TXn = MCP_LOAD_TX1;
		break;
		case 2:
		MCP_TXBn = MCP_TXB2;
		MCP_LOAD_TXn = MCP_LOAD_TX2;
     2a2:	04 e4       	ldi	r16, 0x44	; 68
		case 1:
		MCP_TXBn = MCP_TXB1;
		MCP_LOAD_TXn = MCP_LOAD_TX1;
		break;
		case 2:
		MCP_TXBn = MCP_TXB2;
     2a4:	10 e5       	ldi	r17, 0x50	; 80
		MCP_LOAD_TXn = MCP_LOAD_TX2;
		break;
     2a6:	02 c0       	rjmp	.+4      	; 0x2ac <can_send+0x50>
		MCP_TXBn = MCP_TXB0;
		MCP_LOAD_TXn = MCP_LOAD_TX0;
		break;
		case 1:
		MCP_TXBn = MCP_TXB1;
		MCP_LOAD_TXn = MCP_LOAD_TX1;
     2a8:	02 e4       	ldi	r16, 0x42	; 66
		case 0:
		MCP_TXBn = MCP_TXB0;
		MCP_LOAD_TXn = MCP_LOAD_TX0;
		break;
		case 1:
		MCP_TXBn = MCP_TXB1;
     2aa:	10 e4       	ldi	r17, 0x40	; 64
		break;
	}
	//fprintf(&uart_out, "MCP_TXBn=%x\tMCP_LOAD_TXn=%x\n", MCP_TXBn, MCP_LOAD_TXn);
	
	// set tx length
	mcp_write(MCP_TXBn | MCP_TXBnDLC, msg.length);
     2ac:	6d 2d       	mov	r22, r13
     2ae:	81 2f       	mov	r24, r17
     2b0:	85 60       	ori	r24, 0x05	; 5
     2b2:	eb d0       	rcall	.+470    	; 0x48a <mcp_write>
	
	// write sid
	mcp_write(MCP_TXBn | MCP_TXBnSIDL, 0x00);		// use only SIDH
     2b4:	60 e0       	ldi	r22, 0x00	; 0
     2b6:	81 2f       	mov	r24, r17
     2b8:	82 60       	ori	r24, 0x02	; 2
     2ba:	e7 d0       	rcall	.+462    	; 0x48a <mcp_write>
	mcp_write(MCP_TXBn | MCP_TXBnSIDH , msg.sid);
     2bc:	69 81       	ldd	r22, Y+1	; 0x01
     2be:	81 2f       	mov	r24, r17
     2c0:	81 60       	ori	r24, 0x01	; 1
     2c2:	e3 d0       	rcall	.+454    	; 0x48a <mcp_write>
	
	// write data
	spi_ss_low();
     2c4:	21 d3       	rcall	.+1602   	; 0x908 <spi_ss_low>
	spi_transmit(MCP_LOAD_TXn | 0x01); //TODO: add define to explain
     2c6:	80 2f       	mov	r24, r16
     2c8:	81 60       	ori	r24, 0x01	; 1
     2ca:	29 d3       	rcall	.+1618   	; 0x91e <spi_transmit>
	for (uint8_t i = 0; i < msg.length; ++i)
     2cc:	dd 20       	and	r13, r13
     2ce:	59 f0       	breq	.+22     	; 0x2e6 <can_send+0x8a>
     2d0:	8e 01       	movw	r16, r28
     2d2:	0d 5f       	subi	r16, 0xFD	; 253
     2d4:	1f 4f       	sbci	r17, 0xFF	; 255
     2d6:	f1 2c       	mov	r15, r1
	{
		spi_transmit(msg.data[i]);
     2d8:	f8 01       	movw	r30, r16
     2da:	81 91       	ld	r24, Z+
     2dc:	8f 01       	movw	r16, r30
     2de:	1f d3       	rcall	.+1598   	; 0x91e <spi_transmit>
	mcp_write(MCP_TXBn | MCP_TXBnSIDH , msg.sid);
	
	// write data
	spi_ss_low();
	spi_transmit(MCP_LOAD_TXn | 0x01); //TODO: add define to explain
	for (uint8_t i = 0; i < msg.length; ++i)
     2e0:	f3 94       	inc	r15
     2e2:	fd 10       	cpse	r15, r13
     2e4:	f9 cf       	rjmp	.-14     	; 0x2d8 <can_send+0x7c>
	{
		spi_transmit(msg.data[i]);
	}
	spi_ss_high();
     2e6:	12 d3       	rcall	.+1572   	; 0x90c <spi_ss_high>
	
	mcp_rts(tx_buffer_select);
     2e8:	8e 2d       	mov	r24, r14
     2ea:	de d0       	rcall	.+444    	; 0x4a8 <mcp_rts>
	
	
	#ifdef MCP_DEBUG
	//fprintf(&uart_out, "MCP_LOAD_TX0\t%x\n", msg.data);
	#endif // MCP_DEBUG
}
     2ec:	2a 96       	adiw	r28, 0x0a	; 10
     2ee:	0f b6       	in	r0, 0x3f	; 63
     2f0:	f8 94       	cli
     2f2:	de bf       	out	0x3e, r29	; 62
     2f4:	0f be       	out	0x3f, r0	; 63
     2f6:	cd bf       	out	0x3d, r28	; 61
     2f8:	df 91       	pop	r29
     2fa:	cf 91       	pop	r28
     2fc:	1f 91       	pop	r17
     2fe:	0f 91       	pop	r16
     300:	ff 90       	pop	r15
     302:	ef 90       	pop	r14
     304:	df 90       	pop	r13
     306:	08 95       	ret

00000308 <convert_range>:
#define CH_SLIDER	2
#define CH_TOUCH	3
#define ANALOG_THRESH 25 // 18 before

int8_t convert_range(uint8_t data){ // convert from 0->255 to -100->100
	return (float)data*0.784314 - 100;
     308:	68 2f       	mov	r22, r24
     30a:	70 e0       	ldi	r23, 0x00	; 0
     30c:	80 e0       	ldi	r24, 0x00	; 0
     30e:	90 e0       	ldi	r25, 0x00	; 0
     310:	3e d4       	rcall	.+2172   	; 0xb8e <__floatunsisf>
     312:	2d ec       	ldi	r18, 0xCD	; 205
     314:	38 ec       	ldi	r19, 0xC8	; 200
     316:	48 e4       	ldi	r20, 0x48	; 72
     318:	5f e3       	ldi	r21, 0x3F	; 63
     31a:	c7 d4       	rcall	.+2446   	; 0xcaa <__mulsf3>
     31c:	20 e0       	ldi	r18, 0x00	; 0
     31e:	30 e0       	ldi	r19, 0x00	; 0
     320:	48 ec       	ldi	r20, 0xC8	; 200
     322:	52 e4       	ldi	r21, 0x42	; 66
     324:	9e d3       	rcall	.+1852   	; 0xa62 <__subsf3>
     326:	02 d4       	rcall	.+2052   	; 0xb2c <__fixsfsi>
     328:	86 2f       	mov	r24, r22
}
     32a:	08 95       	ret

0000032c <joy_direction>:

direction_t joy_direction(uint8_t joy_x, uint8_t joy_y){
	if (abs(joy_x-128) < ANALOG_THRESH && abs(joy_y-128) < ANALOG_THRESH){
     32c:	28 2f       	mov	r18, r24
     32e:	30 e0       	ldi	r19, 0x00	; 0
     330:	28 56       	subi	r18, 0x68	; 104
     332:	31 09       	sbc	r19, r1
     334:	21 33       	cpi	r18, 0x31	; 49
     336:	31 05       	cpc	r19, r1
     338:	38 f4       	brcc	.+14     	; 0x348 <joy_direction+0x1c>
     33a:	26 2f       	mov	r18, r22
     33c:	30 e0       	ldi	r19, 0x00	; 0
     33e:	28 56       	subi	r18, 0x68	; 104
     340:	31 09       	sbc	r19, r1
     342:	21 33       	cpi	r18, 0x31	; 49
     344:	31 05       	cpc	r19, r1
     346:	10 f1       	brcs	.+68     	; 0x38c <joy_direction+0x60>
		return NEUTRAL;
	}
	
	if (joy_x - 128 > abs(joy_y - 128))
     348:	90 e0       	ldi	r25, 0x00	; 0
     34a:	80 58       	subi	r24, 0x80	; 128
     34c:	91 09       	sbc	r25, r1
     34e:	70 e0       	ldi	r23, 0x00	; 0
     350:	60 58       	subi	r22, 0x80	; 128
     352:	71 09       	sbc	r23, r1
     354:	9b 01       	movw	r18, r22
     356:	77 23       	and	r23, r23
     358:	24 f4       	brge	.+8      	; 0x362 <joy_direction+0x36>
     35a:	22 27       	eor	r18, r18
     35c:	33 27       	eor	r19, r19
     35e:	26 1b       	sub	r18, r22
     360:	37 0b       	sbc	r19, r23
     362:	28 17       	cp	r18, r24
     364:	39 07       	cpc	r19, r25
     366:	a4 f0       	brlt	.+40     	; 0x390 <joy_direction+0x64>
		return RIGHT;
	else if (joy_x - 128 < - abs(joy_y - 128))
     368:	31 95       	neg	r19
     36a:	21 95       	neg	r18
     36c:	31 09       	sbc	r19, r1
     36e:	82 17       	cp	r24, r18
     370:	93 07       	cpc	r25, r19
     372:	84 f0       	brlt	.+32     	; 0x394 <joy_direction+0x68>
		return LEFT;
	else if (joy_y - 128 > abs(joy_x - 128))
     374:	9c 01       	movw	r18, r24
     376:	99 23       	and	r25, r25
     378:	24 f4       	brge	.+8      	; 0x382 <joy_direction+0x56>
     37a:	22 27       	eor	r18, r18
     37c:	33 27       	eor	r19, r19
     37e:	28 1b       	sub	r18, r24
     380:	39 0b       	sbc	r19, r25
     382:	26 17       	cp	r18, r22
     384:	37 07       	cpc	r19, r23
     386:	44 f4       	brge	.+16     	; 0x398 <joy_direction+0x6c>
		return UP;
     388:	82 e0       	ldi	r24, 0x02	; 2
     38a:	08 95       	ret
	return (float)data*0.784314 - 100;
}

direction_t joy_direction(uint8_t joy_x, uint8_t joy_y){
	if (abs(joy_x-128) < ANALOG_THRESH && abs(joy_y-128) < ANALOG_THRESH){
		return NEUTRAL;
     38c:	84 e0       	ldi	r24, 0x04	; 4
     38e:	08 95       	ret
	}
	
	if (joy_x - 128 > abs(joy_y - 128))
		return RIGHT;
     390:	81 e0       	ldi	r24, 0x01	; 1
     392:	08 95       	ret
	else if (joy_x - 128 < - abs(joy_y - 128))
		return LEFT;
     394:	80 e0       	ldi	r24, 0x00	; 0
     396:	08 95       	ret
	else if (joy_y - 128 > abs(joy_x - 128))
		return UP;
	else
		return DOWN;
     398:	83 e0       	ldi	r24, 0x03	; 3
	
}
     39a:	08 95       	ret

0000039c <send_joy>:

void send_joy(void)
{
     39c:	ef 92       	push	r14
     39e:	ff 92       	push	r15
     3a0:	0f 93       	push	r16
     3a2:	1f 93       	push	r17
     3a4:	cf 93       	push	r28
     3a6:	df 93       	push	r29
     3a8:	cd b7       	in	r28, 0x3d	; 61
     3aa:	de b7       	in	r29, 0x3e	; 62
     3ac:	2a 97       	sbiw	r28, 0x0a	; 10
     3ae:	0f b6       	in	r0, 0x3f	; 63
     3b0:	f8 94       	cli
     3b2:	de bf       	out	0x3e, r29	; 62
     3b4:	0f be       	out	0x3f, r0	; 63
     3b6:	cd bf       	out	0x3d, r28	; 61
	uint8_t joy_x = adc_read_channel(CH_JOY_X);
     3b8:	81 e0       	ldi	r24, 0x01	; 1
     3ba:	7c de       	rcall	.-776    	; 0xb4 <adc_read_channel>
     3bc:	18 2f       	mov	r17, r24
	uint8_t joy_y = adc_read_channel(CH_JOY_Y);
     3be:	80 e0       	ldi	r24, 0x00	; 0
     3c0:	79 de       	rcall	.-782    	; 0xb4 <adc_read_channel>
     3c2:	f8 2e       	mov	r15, r24
	direction_t joy_dir = joy_direction(joy_x, joy_y);
     3c4:	68 2f       	mov	r22, r24
     3c6:	81 2f       	mov	r24, r17
     3c8:	b1 df       	rcall	.-158    	; 0x32c <joy_direction>
     3ca:	08 2f       	mov	r16, r24
	
	
	int8_t joy_xs = convert_range(joy_x);
     3cc:	81 2f       	mov	r24, r17
     3ce:	9c df       	rcall	.-200    	; 0x308 <convert_range>
     3d0:	18 2f       	mov	r17, r24
	int8_t joy_ys = convert_range(joy_y);
     3d2:	8f 2d       	mov	r24, r15
     3d4:	99 df       	rcall	.-206    	; 0x308 <convert_range>

	can_msg_t msg = {};
     3d6:	fe 01       	movw	r30, r28
     3d8:	31 96       	adiw	r30, 0x01	; 1
     3da:	9a e0       	ldi	r25, 0x0A	; 10
     3dc:	df 01       	movw	r26, r30
     3de:	1d 92       	st	X+, r1
     3e0:	9a 95       	dec	r25
     3e2:	e9 f7       	brne	.-6      	; 0x3de <send_joy+0x42>
	msg.sid = MSG_JOY;
     3e4:	91 e0       	ldi	r25, 0x01	; 1
     3e6:	99 83       	std	Y+1, r25	; 0x01
	msg.data[0] = joy_xs;
     3e8:	1b 83       	std	Y+3, r17	; 0x03
	msg.data[1] = joy_ys;
     3ea:	8c 83       	std	Y+4, r24	; 0x04
	msg.data[2] = joy_dir; // casting?
     3ec:	0d 83       	std	Y+5, r16	; 0x05
	msg.length = 3;
     3ee:	93 e0       	ldi	r25, 0x03	; 3
     3f0:	9a 83       	std	Y+2, r25	; 0x02
	
	fprintf(&uart_out, "joy sent: %i\t%i\t%i\n",   joy_xs, joy_ys, joy_dir);
     3f2:	1f 92       	push	r1
     3f4:	0f 93       	push	r16
     3f6:	28 2f       	mov	r18, r24
     3f8:	33 27       	eor	r19, r19
     3fa:	27 fd       	sbrc	r18, 7
     3fc:	30 95       	com	r19
     3fe:	3f 93       	push	r19
     400:	8f 93       	push	r24
     402:	21 2f       	mov	r18, r17
     404:	33 27       	eor	r19, r19
     406:	27 fd       	sbrc	r18, 7
     408:	30 95       	com	r19
     40a:	3f 93       	push	r19
     40c:	1f 93       	push	r17
     40e:	86 e2       	ldi	r24, 0x26	; 38
     410:	91 e0       	ldi	r25, 0x01	; 1
     412:	9f 93       	push	r25
     414:	8f 93       	push	r24
     416:	88 e1       	ldi	r24, 0x18	; 24
     418:	91 e0       	ldi	r25, 0x01	; 1
     41a:	9f 93       	push	r25
     41c:	8f 93       	push	r24
     41e:	de d5       	rcall	.+3004   	; 0xfdc <fprintf>
	
	can_send(msg, 0);
     420:	e1 2c       	mov	r14, r1
     422:	09 81       	ldd	r16, Y+1	; 0x01
     424:	1a 81       	ldd	r17, Y+2	; 0x02
     426:	2b 81       	ldd	r18, Y+3	; 0x03
     428:	3c 81       	ldd	r19, Y+4	; 0x04
     42a:	4d 81       	ldd	r20, Y+5	; 0x05
     42c:	5e 81       	ldd	r21, Y+6	; 0x06
     42e:	6f 81       	ldd	r22, Y+7	; 0x07
     430:	78 85       	ldd	r23, Y+8	; 0x08
     432:	89 85       	ldd	r24, Y+9	; 0x09
     434:	9a 85       	ldd	r25, Y+10	; 0x0a
     436:	12 df       	rcall	.-476    	; 0x25c <can_send>
     438:	0f b6       	in	r0, 0x3f	; 63
     43a:	f8 94       	cli
     43c:	de bf       	out	0x3e, r29	; 62
     43e:	0f be       	out	0x3f, r0	; 63
     440:	cd bf       	out	0x3d, r28	; 61
}
     442:	2a 96       	adiw	r28, 0x0a	; 10
     444:	0f b6       	in	r0, 0x3f	; 63
     446:	f8 94       	cli
     448:	de bf       	out	0x3e, r29	; 62
     44a:	0f be       	out	0x3f, r0	; 63
     44c:	cd bf       	out	0x3d, r28	; 61
     44e:	df 91       	pop	r29
     450:	cf 91       	pop	r28
     452:	1f 91       	pop	r17
     454:	0f 91       	pop	r16
     456:	ff 90       	pop	r15
     458:	ef 90       	pop	r14
     45a:	08 95       	ret

0000045c <mcp_reset>:



void mcp_reset()
{
	spi_ss_low();
     45c:	55 d2       	rcall	.+1194   	; 0x908 <spi_ss_low>
	spi_transmit(MCP_RESET);
     45e:	80 ec       	ldi	r24, 0xC0	; 192
     460:	5e d2       	rcall	.+1212   	; 0x91e <spi_transmit>
	spi_ss_high();
     462:	54 d2       	rcall	.+1192   	; 0x90c <spi_ss_high>
	
	for (uint8_t _ = 0; _ < 128; ++_);	// Wait for 128 cycles
     464:	80 e0       	ldi	r24, 0x00	; 0
     466:	8f 5f       	subi	r24, 0xFF	; 255
     468:	80 38       	cpi	r24, 0x80	; 128
     46a:	e9 f7       	brne	.-6      	; 0x466 <mcp_reset+0xa>
	
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_RESET\n");
	#endif // MCP_DEBUG
}
     46c:	08 95       	ret

0000046e <mcp_read>:

uint8_t mcp_read(uint8_t adr)
{
     46e:	cf 93       	push	r28
     470:	c8 2f       	mov	r28, r24
	spi_ss_low();
     472:	4a d2       	rcall	.+1172   	; 0x908 <spi_ss_low>
	spi_transmit(MCP_READ);
     474:	83 e0       	ldi	r24, 0x03	; 3
     476:	53 d2       	rcall	.+1190   	; 0x91e <spi_transmit>
	spi_transmit(adr);
     478:	8c 2f       	mov	r24, r28
     47a:	51 d2       	rcall	.+1186   	; 0x91e <spi_transmit>
	uint8_t read = spi_transmit(0);
     47c:	80 e0       	ldi	r24, 0x00	; 0
     47e:	4f d2       	rcall	.+1182   	; 0x91e <spi_transmit>
     480:	c8 2f       	mov	r28, r24
	spi_ss_high();
     482:	44 d2       	rcall	.+1160   	; 0x90c <spi_ss_high>
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_READ %x %x\n", adr, read);
	#endif // MCP_DEBUG
	
	return read;
}
     484:	8c 2f       	mov	r24, r28
     486:	cf 91       	pop	r28
     488:	08 95       	ret

0000048a <mcp_write>:
	return data;
}


void mcp_write(uint8_t adr, uint8_t data)
{
     48a:	cf 93       	push	r28
     48c:	df 93       	push	r29
     48e:	d8 2f       	mov	r29, r24
     490:	c6 2f       	mov	r28, r22
	spi_ss_low();
     492:	3a d2       	rcall	.+1140   	; 0x908 <spi_ss_low>
	spi_transmit(MCP_WRITE);
     494:	82 e0       	ldi	r24, 0x02	; 2
     496:	43 d2       	rcall	.+1158   	; 0x91e <spi_transmit>
	spi_transmit(adr);
     498:	8d 2f       	mov	r24, r29
     49a:	41 d2       	rcall	.+1154   	; 0x91e <spi_transmit>
	spi_transmit(data);
     49c:	8c 2f       	mov	r24, r28
     49e:	3f d2       	rcall	.+1150   	; 0x91e <spi_transmit>
	spi_ss_high();
     4a0:	35 d2       	rcall	.+1130   	; 0x90c <spi_ss_high>
	
	
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_WRITE\t%x\t%i\n", adr, data);
	#endif // MCP_DEBUG
}
     4a2:	df 91       	pop	r29
     4a4:	cf 91       	pop	r28
     4a6:	08 95       	ret

000004a8 <mcp_rts>:

void mcp_rts(uint8_t tx_buffer_select)
{
     4a8:	cf 93       	push	r28
     4aa:	c8 2f       	mov	r28, r24
	spi_ss_low();
     4ac:	2d d2       	rcall	.+1114   	; 0x908 <spi_ss_low>
	spi_transmit(MCP_RTS | (1<<tx_buffer_select));
     4ae:	21 e0       	ldi	r18, 0x01	; 1
     4b0:	30 e0       	ldi	r19, 0x00	; 0
     4b2:	c9 01       	movw	r24, r18
     4b4:	02 c0       	rjmp	.+4      	; 0x4ba <mcp_rts+0x12>
     4b6:	88 0f       	add	r24, r24
     4b8:	99 1f       	adc	r25, r25
     4ba:	ca 95       	dec	r28
     4bc:	e2 f7       	brpl	.-8      	; 0x4b6 <mcp_rts+0xe>
     4be:	80 68       	ori	r24, 0x80	; 128
     4c0:	2e d2       	rcall	.+1116   	; 0x91e <spi_transmit>
	spi_ss_high();
     4c2:	24 d2       	rcall	.+1096   	; 0x90c <spi_ss_high>
	
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_RTS\t%i\n", tx_buffer);
	#endif // MCP_DEBUG
}
     4c4:	cf 91       	pop	r28
     4c6:	08 95       	ret

000004c8 <mcp_readstatus>:

uint8_t mcp_readstatus()
{
     4c8:	cf 93       	push	r28
	spi_ss_low();
     4ca:	1e d2       	rcall	.+1084   	; 0x908 <spi_ss_low>
	spi_transmit(MCP_READ_STATUS);
     4cc:	80 ea       	ldi	r24, 0xA0	; 160
     4ce:	27 d2       	rcall	.+1102   	; 0x91e <spi_transmit>
	uint8_t status = spi_transmit(0);
     4d0:	80 e0       	ldi	r24, 0x00	; 0
     4d2:	25 d2       	rcall	.+1098   	; 0x91e <spi_transmit>
     4d4:	c8 2f       	mov	r28, r24
	spi_ss_high();
     4d6:	1a d2       	rcall	.+1076   	; 0x90c <spi_ss_high>
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_READ_STATUS\t%x\n", status);
	#endif // MCP_DEBUG
	
	return status;
}
     4d8:	8c 2f       	mov	r24, r28
     4da:	cf 91       	pop	r28
     4dc:	08 95       	ret

000004de <mcp_bitmodify>:

void mcp_bitmodify(uint8_t adr, uint8_t mask, uint8_t data)
{
     4de:	1f 93       	push	r17
     4e0:	cf 93       	push	r28
     4e2:	df 93       	push	r29
     4e4:	18 2f       	mov	r17, r24
     4e6:	d6 2f       	mov	r29, r22
     4e8:	c4 2f       	mov	r28, r20
	spi_ss_low();
     4ea:	0e d2       	rcall	.+1052   	; 0x908 <spi_ss_low>
	spi_transmit(MCP_BITMOD);
     4ec:	85 e0       	ldi	r24, 0x05	; 5
     4ee:	17 d2       	rcall	.+1070   	; 0x91e <spi_transmit>
	spi_transmit(adr);
     4f0:	81 2f       	mov	r24, r17
     4f2:	15 d2       	rcall	.+1066   	; 0x91e <spi_transmit>
	spi_transmit(mask);
     4f4:	8d 2f       	mov	r24, r29
     4f6:	13 d2       	rcall	.+1062   	; 0x91e <spi_transmit>
	spi_transmit(data);
     4f8:	8c 2f       	mov	r24, r28
     4fa:	11 d2       	rcall	.+1058   	; 0x91e <spi_transmit>
	spi_ss_high();
     4fc:	07 d2       	rcall	.+1038   	; 0x90c <spi_ss_high>
	
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_BITMOD\t%x\t%x\t%x\n", adr, mask, data);
	#endif // MCP_DEBUG
}
     4fe:	df 91       	pop	r29
     500:	cf 91       	pop	r28
     502:	1f 91       	pop	r17
     504:	08 95       	ret

00000506 <mcp_init>:
#define MCP_LOOPBACK_INIT


void mcp_init()
{
	mcp_reset();
     506:	aa df       	rcall	.-172    	; 0x45c <mcp_reset>
	const uint8_t BRP		= 1;	// TQ = 2*Tosc*(BRP+1)  = 250 ns
	const uint8_t PrSeg		= 1;	// tPropSeg = (PrSeg + 1)
	const uint8_t PhSeg1	= 2;	// tPS1 = (PhSeg1 + 1)*TQ
	const uint8_t PhSeg2	= 2;	// tPS2 = (PhSeg2 + 1)*TQ
	
	mcp_write(MCP_CNF1, BRP);
     508:	61 e0       	ldi	r22, 0x01	; 1
     50a:	8a e2       	ldi	r24, 0x2A	; 42
     50c:	be df       	rcall	.-132    	; 0x48a <mcp_write>
	mcp_write(MCP_CNF2, PrSeg | (PhSeg1 << 3));
     50e:	61 e1       	ldi	r22, 0x11	; 17
     510:	89 e2       	ldi	r24, 0x29	; 41
     512:	bb df       	rcall	.-138    	; 0x48a <mcp_write>
	mcp_write(MCP_CNF3, PhSeg2);
     514:	62 e0       	ldi	r22, 0x02	; 2
     516:	88 e2       	ldi	r24, 0x28	; 40
     518:	b8 df       	rcall	.-144    	; 0x48a <mcp_write>


	// Setup Rx registers
	//mcp_write(MCP_RXM0SIDH, 0);
	//mcp_write(MCP_RXM0SIDL, 0);
	mcp_bitmodify(MCP_RXB0CTRL, 0x60, 0x60);
     51a:	40 e6       	ldi	r20, 0x60	; 96
     51c:	60 e6       	ldi	r22, 0x60	; 96
     51e:	80 e6       	ldi	r24, 0x60	; 96
     520:	de df       	rcall	.-68     	; 0x4de <mcp_bitmodify>
	mcp_bitmodify(MCP_RXB1CTRL, 0x60, 0x60);	
     522:	40 e6       	ldi	r20, 0x60	; 96
     524:	60 e6       	ldi	r22, 0x60	; 96
     526:	80 e7       	ldi	r24, 0x70	; 112
     528:	da df       	rcall	.-76     	; 0x4de <mcp_bitmodify>
	
	// go to normal mode
	mcp_bitmodify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     52a:	40 e0       	ldi	r20, 0x00	; 0
     52c:	60 ee       	ldi	r22, 0xE0	; 224
     52e:	8f e0       	ldi	r24, 0x0F	; 15
     530:	d6 cf       	rjmp	.-84     	; 0x4de <mcp_bitmodify>
     532:	08 95       	ret

00000534 <menu_action_nothing>:


void menu_click_init(){
	//cli();
	PORTE  |= 1 << PE0;
	DDRE   &= ~(1 << PE0);
     534:	08 95       	ret

00000536 <menu_init_menu>:
	//sei();
}

menu_t* menu_init_menu(char* title, menu_t* parent, void (*action)(void)){
     536:	cf 92       	push	r12
     538:	df 92       	push	r13
     53a:	ef 92       	push	r14
     53c:	ff 92       	push	r15
     53e:	0f 93       	push	r16
     540:	1f 93       	push	r17
     542:	cf 93       	push	r28
     544:	df 93       	push	r29
     546:	6c 01       	movw	r12, r24
     548:	eb 01       	movw	r28, r22
     54a:	7a 01       	movw	r14, r20
	menu_t* menu = (menu_t*) malloc(sizeof(menu_t));	
     54c:	89 e2       	ldi	r24, 0x29	; 41
     54e:	90 e0       	ldi	r25, 0x00	; 0
     550:	0f d4       	rcall	.+2078   	; 0xd70 <malloc>
     552:	8c 01       	movw	r16, r24
     554:	fc 01       	movw	r30, r24
     556:	88 e1       	ldi	r24, 0x18	; 24
	
	for (uint8_t i = 0; i <= MAX_TITLE_LENGTH ; i++){
		menu->title[i] = '\0';
     558:	11 92       	st	Z+, r1
     55a:	81 50       	subi	r24, 0x01	; 1
}

menu_t* menu_init_menu(char* title, menu_t* parent, void (*action)(void)){
	menu_t* menu = (menu_t*) malloc(sizeof(menu_t));	
	
	for (uint8_t i = 0; i <= MAX_TITLE_LENGTH ; i++){
     55c:	e9 f7       	brne	.-6      	; 0x558 <menu_init_menu+0x22>
		menu->title[i] = '\0';
	}
	strncpy(menu->title, title, MAX_TITLE_LENGTH);	// Huske å ha plass til null i slutten
     55e:	47 e1       	ldi	r20, 0x17	; 23
     560:	50 e0       	ldi	r21, 0x00	; 0
     562:	b6 01       	movw	r22, r12
     564:	c8 01       	movw	r24, r16
     566:	2b d5       	rcall	.+2646   	; 0xfbe <strncpy>
     568:	f8 01       	movw	r30, r16
	
	for (uint8_t i = 0; i < MAX_SUBMENUS ; i++){
     56a:	80 e0       	ldi	r24, 0x00	; 0
		menu->submenus[i] = (menu_t*)NULL;
     56c:	10 8e       	std	Z+24, r1	; 0x18
     56e:	17 8a       	std	Z+23, r1	; 0x17
	for (uint8_t i = 0; i <= MAX_TITLE_LENGTH ; i++){
		menu->title[i] = '\0';
	}
	strncpy(menu->title, title, MAX_TITLE_LENGTH);	// Huske å ha plass til null i slutten
	
	for (uint8_t i = 0; i < MAX_SUBMENUS ; i++){
     570:	8f 5f       	subi	r24, 0xFF	; 255
     572:	32 96       	adiw	r30, 0x02	; 2
     574:	87 30       	cpi	r24, 0x07	; 7
     576:	d1 f7       	brne	.-12     	; 0x56c <menu_init_menu+0x36>
		menu->submenus[i] = (menu_t*)NULL;
	}
	
	if (parent == NULL){
     578:	20 97       	sbiw	r28, 0x00	; 0
     57a:	41 f4       	brne	.+16     	; 0x58c <menu_init_menu+0x56>
		menu->parent = menu;
     57c:	f8 01       	movw	r30, r16
     57e:	16 a3       	std	Z+38, r17	; 0x26
     580:	05 a3       	std	Z+37, r16	; 0x25
			}
		}
		return NULL; // return NULL if no more room
	}
	
	menu->action = action;
     582:	f0 a6       	std	Z+40, r15	; 0x28
     584:	e7 a2       	std	Z+39, r14	; 0x27
	
	return menu;
     586:	80 2f       	mov	r24, r16
     588:	91 2f       	mov	r25, r17
     58a:	22 c0       	rjmp	.+68     	; 0x5d0 <menu_init_menu+0x9a>
	}
	
	if (parent == NULL){
		menu->parent = menu;
	} else {
		menu->parent = parent;
     58c:	f8 01       	movw	r30, r16
     58e:	d6 a3       	std	Z+38, r29	; 0x26
     590:	c5 a3       	std	Z+37, r28	; 0x25
		
		for (int i=0; i < MAX_SUBMENUS; i++){
			if (parent->submenus[i] == NULL){
     592:	8f 89       	ldd	r24, Y+23	; 0x17
     594:	98 8d       	ldd	r25, Y+24	; 0x18
     596:	89 2b       	or	r24, r25
     598:	41 f0       	breq	.+16     	; 0x5aa <menu_init_menu+0x74>
     59a:	fe 01       	movw	r30, r28
	if (parent == NULL){
		menu->parent = menu;
	} else {
		menu->parent = parent;
		
		for (int i=0; i < MAX_SUBMENUS; i++){
     59c:	21 e0       	ldi	r18, 0x01	; 1
     59e:	30 e0       	ldi	r19, 0x00	; 0
			if (parent->submenus[i] == NULL){
     5a0:	81 8d       	ldd	r24, Z+25	; 0x19
     5a2:	92 8d       	ldd	r25, Z+26	; 0x1a
     5a4:	89 2b       	or	r24, r25
     5a6:	61 f4       	brne	.+24     	; 0x5c0 <menu_init_menu+0x8a>
     5a8:	02 c0       	rjmp	.+4      	; 0x5ae <menu_init_menu+0x78>
	if (parent == NULL){
		menu->parent = menu;
	} else {
		menu->parent = parent;
		
		for (int i=0; i < MAX_SUBMENUS; i++){
     5aa:	20 e0       	ldi	r18, 0x00	; 0
     5ac:	30 e0       	ldi	r19, 0x00	; 0
			if (parent->submenus[i] == NULL){
				parent->submenus[i] = menu;
     5ae:	22 0f       	add	r18, r18
     5b0:	33 1f       	adc	r19, r19
     5b2:	c2 0f       	add	r28, r18
     5b4:	d3 1f       	adc	r29, r19
     5b6:	18 8f       	std	Y+24, r17	; 0x18
     5b8:	0f 8b       	std	Y+23, r16	; 0x17
				return menu;
     5ba:	80 2f       	mov	r24, r16
     5bc:	91 2f       	mov	r25, r17
     5be:	08 c0       	rjmp	.+16     	; 0x5d0 <menu_init_menu+0x9a>
	if (parent == NULL){
		menu->parent = menu;
	} else {
		menu->parent = parent;
		
		for (int i=0; i < MAX_SUBMENUS; i++){
     5c0:	2f 5f       	subi	r18, 0xFF	; 255
     5c2:	3f 4f       	sbci	r19, 0xFF	; 255
     5c4:	32 96       	adiw	r30, 0x02	; 2
     5c6:	27 30       	cpi	r18, 0x07	; 7
     5c8:	31 05       	cpc	r19, r1
     5ca:	51 f7       	brne	.-44     	; 0x5a0 <menu_init_menu+0x6a>
			if (parent->submenus[i] == NULL){
				parent->submenus[i] = menu;
				return menu;
			}
		}
		return NULL; // return NULL if no more room
     5cc:	80 e0       	ldi	r24, 0x00	; 0
     5ce:	90 e0       	ldi	r25, 0x00	; 0
	}
	
	menu->action = action;
	
	return menu;
}
     5d0:	df 91       	pop	r29
     5d2:	cf 91       	pop	r28
     5d4:	1f 91       	pop	r17
     5d6:	0f 91       	pop	r16
     5d8:	ff 90       	pop	r15
     5da:	ef 90       	pop	r14
     5dc:	df 90       	pop	r13
     5de:	cf 90       	pop	r12
     5e0:	08 95       	ret

000005e2 <menu_init>:

void menu_init(){
	//menu_click_init();
	
	head = menu_init_menu("Mainaaa", NULL, NULL);
     5e2:	40 e0       	ldi	r20, 0x00	; 0
     5e4:	50 e0       	ldi	r21, 0x00	; 0
     5e6:	60 e0       	ldi	r22, 0x00	; 0
     5e8:	70 e0       	ldi	r23, 0x00	; 0
     5ea:	8a e3       	ldi	r24, 0x3A	; 58
     5ec:	91 e0       	ldi	r25, 0x01	; 1
     5ee:	a3 df       	rcall	.-186    	; 0x536 <menu_init_menu>
     5f0:	90 93 07 02 	sts	0x0207, r25
     5f4:	80 93 06 02 	sts	0x0206, r24
	
	menu_init_menu("Under 1", head, menu_action_nothing);
     5f8:	4a e9       	ldi	r20, 0x9A	; 154
     5fa:	52 e0       	ldi	r21, 0x02	; 2
     5fc:	bc 01       	movw	r22, r24
     5fe:	82 e4       	ldi	r24, 0x42	; 66
     600:	91 e0       	ldi	r25, 0x01	; 1
     602:	99 df       	rcall	.-206    	; 0x536 <menu_init_menu>
	menu_init_menu("Under 2", head, menu_action_nothing);
     604:	60 91 06 02 	lds	r22, 0x0206
     608:	70 91 07 02 	lds	r23, 0x0207
     60c:	4a e9       	ldi	r20, 0x9A	; 154
     60e:	52 e0       	ldi	r21, 0x02	; 2
     610:	8a e4       	ldi	r24, 0x4A	; 74
     612:	91 e0       	ldi	r25, 0x01	; 1
     614:	90 df       	rcall	.-224    	; 0x536 <menu_init_menu>

	current = head;
     616:	80 91 06 02 	lds	r24, 0x0206
     61a:	90 91 07 02 	lds	r25, 0x0207
     61e:	90 93 09 02 	sts	0x0209, r25
     622:	80 93 08 02 	sts	0x0208, r24
     626:	08 95       	ret

00000628 <main>:
#include "joystick.h"

int main(void) 
{
	// SRAM init
	MCUCR |= (1 << SRE);
     628:	85 b7       	in	r24, 0x35	; 53
     62a:	80 68       	ori	r24, 0x80	; 128
     62c:	85 bf       	out	0x35, r24	; 53
	SFIOR |= (1 << XMM2);
     62e:	80 b7       	in	r24, 0x30	; 48
     630:	80 62       	ori	r24, 0x20	; 32
     632:	80 bf       	out	0x30, r24	; 48
	
	uart_init();
     634:	ff d1       	rcall	.+1022   	; 0xa34 <uart_init>
	
	// setup heap
	__malloc_heap_start = (char*)RAM_ADR;
     636:	80 e0       	ldi	r24, 0x00	; 0
     638:	98 e1       	ldi	r25, 0x18	; 24
     63a:	90 93 03 01 	sts	0x0103, r25
     63e:	80 93 02 01 	sts	0x0102, r24
	__malloc_heap_end   = (char*)(RAM_ADR + RAM_SIZE);
     642:	80 e0       	ldi	r24, 0x00	; 0
     644:	90 e2       	ldi	r25, 0x20	; 32
     646:	90 93 01 01 	sts	0x0101, r25
     64a:	80 93 00 01 	sts	0x0100, r24
	
	adc_init(); // adc init (must be after SRAM init)
     64e:	2d dd       	rcall	.-1446   	; 0xaa <adc_init>
	oled_init();
     650:	60 d0       	rcall	.+192    	; 0x712 <oled_init>
	menu_init(); // after oled
     652:	c7 df       	rcall	.-114    	; 0x5e2 <menu_init>
	spi_init();
     654:	5d d1       	rcall	.+698    	; 0x910 <spi_init>
	can_init(); // after spi
     656:	f9 dd       	rcall	.-1038   	; 0x24a <can_init>
	
	sei();
     658:	78 94       	sei
	
	// setup printf
	stdout = &uart_out; // printf defaults to oled
     65a:	88 e1       	ldi	r24, 0x18	; 24
     65c:	91 e0       	ldi	r25, 0x01	; 1
     65e:	90 93 11 03 	sts	0x0311, r25
     662:	80 93 10 03 	sts	0x0310, r24
	stdin  = &uart_in;
     666:	8a e0       	ldi	r24, 0x0A	; 10
     668:	91 e0       	ldi	r25, 0x01	; 1
     66a:	90 93 0f 03 	sts	0x030F, r25
     66e:	80 93 0e 03 	sts	0x030E, r24
	
	
	while (1)
	{	
		
		send_joy();
     672:	94 de       	rcall	.-728    	; 0x39c <send_joy>
     674:	fe cf       	rjmp	.-4      	; 0x672 <main+0x4a>

00000676 <oled_autorefresh_init>:
}

void oled_reset(){
	oled_init();
	oled_fill(0);
	oled_home();
     676:	89 b7       	in	r24, 0x39	; 57
     678:	82 60       	ori	r24, 0x02	; 2
     67a:	89 bf       	out	0x39, r24	; 57
     67c:	83 b7       	in	r24, 0x33	; 51
     67e:	85 60       	ori	r24, 0x05	; 5
     680:	83 bf       	out	0x33, r24	; 51
     682:	87 e2       	ldi	r24, 0x27	; 39
     684:	81 bf       	out	0x31, r24	; 49
     686:	08 95       	ret

00000688 <oled_home>:
     688:	10 92 01 02 	sts	0x0201, r1
     68c:	10 92 00 02 	sts	0x0200, r1
     690:	08 95       	ret

00000692 <oled_fill>:
     692:	00 c0       	rjmp	.+0      	; 0x694 <oled_fill+0x2>
     694:	00 c0       	rjmp	.+0      	; 0x696 <oled_fill+0x4>
     696:	00 00       	nop
     698:	91 e2       	ldi	r25, 0x21	; 33
     69a:	90 93 00 10 	sts	0x1000, r25
     69e:	00 c0       	rjmp	.+0      	; 0x6a0 <oled_fill+0xe>
     6a0:	00 c0       	rjmp	.+0      	; 0x6a2 <oled_fill+0x10>
     6a2:	00 00       	nop
     6a4:	10 92 00 10 	sts	0x1000, r1
     6a8:	00 c0       	rjmp	.+0      	; 0x6aa <oled_fill+0x18>
     6aa:	00 c0       	rjmp	.+0      	; 0x6ac <oled_fill+0x1a>
     6ac:	00 00       	nop
     6ae:	9f e7       	ldi	r25, 0x7F	; 127
     6b0:	90 93 00 10 	sts	0x1000, r25
     6b4:	00 c0       	rjmp	.+0      	; 0x6b6 <oled_fill+0x24>
     6b6:	00 c0       	rjmp	.+0      	; 0x6b8 <oled_fill+0x26>
     6b8:	00 00       	nop
     6ba:	92 e2       	ldi	r25, 0x22	; 34
     6bc:	90 93 00 10 	sts	0x1000, r25
     6c0:	00 c0       	rjmp	.+0      	; 0x6c2 <oled_fill+0x30>
     6c2:	00 c0       	rjmp	.+0      	; 0x6c4 <oled_fill+0x32>
     6c4:	00 00       	nop
     6c6:	10 92 00 10 	sts	0x1000, r1
     6ca:	00 c0       	rjmp	.+0      	; 0x6cc <oled_fill+0x3a>
     6cc:	00 c0       	rjmp	.+0      	; 0x6ce <oled_fill+0x3c>
     6ce:	00 00       	nop
     6d0:	97 e0       	ldi	r25, 0x07	; 7
     6d2:	90 93 00 10 	sts	0x1000, r25
     6d6:	60 e0       	ldi	r22, 0x00	; 0
     6d8:	70 e0       	ldi	r23, 0x00	; 0
     6da:	a0 e0       	ldi	r26, 0x00	; 0
     6dc:	90 e0       	ldi	r25, 0x00	; 0
     6de:	15 c0       	rjmp	.+42     	; 0x70a <oled_fill+0x78>
     6e0:	a9 01       	movw	r20, r18
     6e2:	46 0f       	add	r20, r22
     6e4:	57 1f       	adc	r21, r23
     6e6:	e0 91 08 01 	lds	r30, 0x0108
     6ea:	f0 91 09 01 	lds	r31, 0x0109
     6ee:	e4 0f       	add	r30, r20
     6f0:	f5 1f       	adc	r31, r21
     6f2:	80 83       	st	Z, r24
     6f4:	2f 5f       	subi	r18, 0xFF	; 255
     6f6:	3f 4f       	sbci	r19, 0xFF	; 255
     6f8:	20 38       	cpi	r18, 0x80	; 128
     6fa:	31 05       	cpc	r19, r1
     6fc:	89 f7       	brne	.-30     	; 0x6e0 <oled_fill+0x4e>
     6fe:	60 58       	subi	r22, 0x80	; 128
     700:	7f 4f       	sbci	r23, 0xFF	; 255
     702:	61 15       	cp	r22, r1
     704:	24 e0       	ldi	r18, 0x04	; 4
     706:	72 07       	cpc	r23, r18
     708:	19 f0       	breq	.+6      	; 0x710 <oled_fill+0x7e>
     70a:	2a 2f       	mov	r18, r26
     70c:	39 2f       	mov	r19, r25
     70e:	e8 cf       	rjmp	.-48     	; 0x6e0 <oled_fill+0x4e>
     710:	08 95       	ret

00000712 <oled_init>:
     712:	f8 94       	cli
     714:	00 c0       	rjmp	.+0      	; 0x716 <oled_init+0x4>
     716:	00 c0       	rjmp	.+0      	; 0x718 <oled_init+0x6>
     718:	00 00       	nop
     71a:	8e ea       	ldi	r24, 0xAE	; 174
     71c:	80 93 00 10 	sts	0x1000, r24
     720:	00 c0       	rjmp	.+0      	; 0x722 <oled_init+0x10>
     722:	00 c0       	rjmp	.+0      	; 0x724 <oled_init+0x12>
     724:	00 00       	nop
     726:	81 ea       	ldi	r24, 0xA1	; 161
     728:	80 93 00 10 	sts	0x1000, r24
     72c:	00 c0       	rjmp	.+0      	; 0x72e <oled_init+0x1c>
     72e:	00 c0       	rjmp	.+0      	; 0x730 <oled_init+0x1e>
     730:	00 00       	nop
     732:	8a ed       	ldi	r24, 0xDA	; 218
     734:	80 93 00 10 	sts	0x1000, r24
     738:	00 c0       	rjmp	.+0      	; 0x73a <oled_init+0x28>
     73a:	00 c0       	rjmp	.+0      	; 0x73c <oled_init+0x2a>
     73c:	00 00       	nop
     73e:	82 e1       	ldi	r24, 0x12	; 18
     740:	80 93 00 10 	sts	0x1000, r24
     744:	00 c0       	rjmp	.+0      	; 0x746 <oled_init+0x34>
     746:	00 c0       	rjmp	.+0      	; 0x748 <oled_init+0x36>
     748:	00 00       	nop
     74a:	88 ec       	ldi	r24, 0xC8	; 200
     74c:	80 93 00 10 	sts	0x1000, r24
     750:	00 c0       	rjmp	.+0      	; 0x752 <oled_init+0x40>
     752:	00 c0       	rjmp	.+0      	; 0x754 <oled_init+0x42>
     754:	00 00       	nop
     756:	88 ea       	ldi	r24, 0xA8	; 168
     758:	80 93 00 10 	sts	0x1000, r24
     75c:	00 c0       	rjmp	.+0      	; 0x75e <oled_init+0x4c>
     75e:	00 c0       	rjmp	.+0      	; 0x760 <oled_init+0x4e>
     760:	00 00       	nop
     762:	8f e3       	ldi	r24, 0x3F	; 63
     764:	80 93 00 10 	sts	0x1000, r24
     768:	00 c0       	rjmp	.+0      	; 0x76a <oled_init+0x58>
     76a:	00 c0       	rjmp	.+0      	; 0x76c <oled_init+0x5a>
     76c:	00 00       	nop
     76e:	85 ed       	ldi	r24, 0xD5	; 213
     770:	80 93 00 10 	sts	0x1000, r24
     774:	00 c0       	rjmp	.+0      	; 0x776 <oled_init+0x64>
     776:	00 c0       	rjmp	.+0      	; 0x778 <oled_init+0x66>
     778:	00 00       	nop
     77a:	80 e8       	ldi	r24, 0x80	; 128
     77c:	80 93 00 10 	sts	0x1000, r24
     780:	00 c0       	rjmp	.+0      	; 0x782 <oled_init+0x70>
     782:	00 c0       	rjmp	.+0      	; 0x784 <oled_init+0x72>
     784:	00 00       	nop
     786:	81 e8       	ldi	r24, 0x81	; 129
     788:	80 93 00 10 	sts	0x1000, r24
     78c:	00 c0       	rjmp	.+0      	; 0x78e <oled_init+0x7c>
     78e:	00 c0       	rjmp	.+0      	; 0x790 <oled_init+0x7e>
     790:	00 00       	nop
     792:	80 e5       	ldi	r24, 0x50	; 80
     794:	80 93 00 10 	sts	0x1000, r24
     798:	00 c0       	rjmp	.+0      	; 0x79a <oled_init+0x88>
     79a:	00 c0       	rjmp	.+0      	; 0x79c <oled_init+0x8a>
     79c:	00 00       	nop
     79e:	89 ed       	ldi	r24, 0xD9	; 217
     7a0:	80 93 00 10 	sts	0x1000, r24
     7a4:	00 c0       	rjmp	.+0      	; 0x7a6 <oled_init+0x94>
     7a6:	00 c0       	rjmp	.+0      	; 0x7a8 <oled_init+0x96>
     7a8:	00 00       	nop
     7aa:	81 e2       	ldi	r24, 0x21	; 33
     7ac:	80 93 00 10 	sts	0x1000, r24
     7b0:	00 c0       	rjmp	.+0      	; 0x7b2 <oled_init+0xa0>
     7b2:	00 c0       	rjmp	.+0      	; 0x7b4 <oled_init+0xa2>
     7b4:	00 00       	nop
     7b6:	80 e2       	ldi	r24, 0x20	; 32
     7b8:	80 93 00 10 	sts	0x1000, r24
     7bc:	00 c0       	rjmp	.+0      	; 0x7be <oled_init+0xac>
     7be:	00 c0       	rjmp	.+0      	; 0x7c0 <oled_init+0xae>
     7c0:	00 00       	nop
     7c2:	10 92 00 10 	sts	0x1000, r1
     7c6:	00 c0       	rjmp	.+0      	; 0x7c8 <oled_init+0xb6>
     7c8:	00 c0       	rjmp	.+0      	; 0x7ca <oled_init+0xb8>
     7ca:	00 00       	nop
     7cc:	8b ed       	ldi	r24, 0xDB	; 219
     7ce:	80 93 00 10 	sts	0x1000, r24
     7d2:	00 c0       	rjmp	.+0      	; 0x7d4 <oled_init+0xc2>
     7d4:	00 c0       	rjmp	.+0      	; 0x7d6 <oled_init+0xc4>
     7d6:	00 00       	nop
     7d8:	80 e3       	ldi	r24, 0x30	; 48
     7da:	80 93 00 10 	sts	0x1000, r24
     7de:	00 c0       	rjmp	.+0      	; 0x7e0 <oled_init+0xce>
     7e0:	00 c0       	rjmp	.+0      	; 0x7e2 <oled_init+0xd0>
     7e2:	00 00       	nop
     7e4:	8d ea       	ldi	r24, 0xAD	; 173
     7e6:	80 93 00 10 	sts	0x1000, r24
     7ea:	00 c0       	rjmp	.+0      	; 0x7ec <oled_init+0xda>
     7ec:	00 c0       	rjmp	.+0      	; 0x7ee <oled_init+0xdc>
     7ee:	00 00       	nop
     7f0:	10 92 00 10 	sts	0x1000, r1
     7f4:	00 c0       	rjmp	.+0      	; 0x7f6 <oled_init+0xe4>
     7f6:	00 c0       	rjmp	.+0      	; 0x7f8 <oled_init+0xe6>
     7f8:	00 00       	nop
     7fa:	84 ea       	ldi	r24, 0xA4	; 164
     7fc:	80 93 00 10 	sts	0x1000, r24
     800:	00 c0       	rjmp	.+0      	; 0x802 <oled_init+0xf0>
     802:	00 c0       	rjmp	.+0      	; 0x804 <oled_init+0xf2>
     804:	00 00       	nop
     806:	86 ea       	ldi	r24, 0xA6	; 166
     808:	80 93 00 10 	sts	0x1000, r24
     80c:	00 c0       	rjmp	.+0      	; 0x80e <oled_init+0xfc>
     80e:	00 c0       	rjmp	.+0      	; 0x810 <oled_init+0xfe>
     810:	00 00       	nop
     812:	8f ea       	ldi	r24, 0xAF	; 175
     814:	80 93 00 10 	sts	0x1000, r24
     818:	80 e0       	ldi	r24, 0x00	; 0
     81a:	3b df       	rcall	.-394    	; 0x692 <oled_fill>
     81c:	35 df       	rcall	.-406    	; 0x688 <oled_home>
     81e:	2b cf       	rjmp	.-426    	; 0x676 <oled_autorefresh_init>
     820:	08 95       	ret

00000822 <oled_update>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     822:	00 c0       	rjmp	.+0      	; 0x824 <oled_update+0x2>
     824:	00 c0       	rjmp	.+0      	; 0x826 <oled_update+0x4>
     826:	00 00       	nop
	OCR0 = 39;
}

void write_c(uint8_t cmd){
	_delay_us(1);
	*((uint8_t *)OLED_C_ADR) = cmd;
     828:	81 e2       	ldi	r24, 0x21	; 33
     82a:	80 93 00 10 	sts	0x1000, r24
     82e:	00 c0       	rjmp	.+0      	; 0x830 <oled_update+0xe>
     830:	00 c0       	rjmp	.+0      	; 0x832 <oled_update+0x10>
     832:	00 00       	nop
     834:	10 92 00 10 	sts	0x1000, r1
     838:	00 c0       	rjmp	.+0      	; 0x83a <oled_update+0x18>
     83a:	00 c0       	rjmp	.+0      	; 0x83c <oled_update+0x1a>
     83c:	00 00       	nop
     83e:	8f e7       	ldi	r24, 0x7F	; 127
     840:	80 93 00 10 	sts	0x1000, r24
     844:	00 c0       	rjmp	.+0      	; 0x846 <oled_update+0x24>
     846:	00 c0       	rjmp	.+0      	; 0x848 <oled_update+0x26>
     848:	00 00       	nop
     84a:	82 e2       	ldi	r24, 0x22	; 34
     84c:	80 93 00 10 	sts	0x1000, r24
     850:	00 c0       	rjmp	.+0      	; 0x852 <oled_update+0x30>
     852:	00 c0       	rjmp	.+0      	; 0x854 <oled_update+0x32>
     854:	00 00       	nop
     856:	10 92 00 10 	sts	0x1000, r1
     85a:	00 c0       	rjmp	.+0      	; 0x85c <oled_update+0x3a>
     85c:	00 c0       	rjmp	.+0      	; 0x85e <oled_update+0x3c>
     85e:	00 00       	nop
     860:	87 e0       	ldi	r24, 0x07	; 7
     862:	80 93 00 10 	sts	0x1000, r24
     866:	00 c0       	rjmp	.+0      	; 0x868 <oled_update+0x46>
     868:	00 c0       	rjmp	.+0      	; 0x86a <oled_update+0x48>
     86a:	00 00       	nop
     86c:	10 92 00 10 	sts	0x1000, r1
     870:	00 c0       	rjmp	.+0      	; 0x872 <oled_update+0x50>
     872:	00 c0       	rjmp	.+0      	; 0x874 <oled_update+0x52>
     874:	00 00       	nop
     876:	80 e1       	ldi	r24, 0x10	; 16
     878:	80 93 00 10 	sts	0x1000, r24
     87c:	40 e0       	ldi	r20, 0x00	; 0
     87e:	50 e0       	ldi	r21, 0x00	; 0
		}
	}
}

//////////////////////////////////////////////////////////////////////////
void oled_update(){
     880:	70 e0       	ldi	r23, 0x00	; 0
     882:	60 e0       	ldi	r22, 0x00	; 0
	*((uint8_t *)OLED_C_ADR) = cmd;
}

void write_d(uint8_t data){
	_delay_us(1); // delay may be increased to 1000 to make debug easier, works without any delay
	*((uint8_t *)OLED_D_ADR) = data;
     884:	a1 e0       	ldi	r26, 0x01	; 1
     886:	b0 e1       	ldi	r27, 0x10	; 16
     888:	18 c0       	rjmp	.+48     	; 0x8ba <oled_update+0x98>
     88a:	9c 01       	movw	r18, r24
     88c:	24 0f       	add	r18, r20
     88e:	35 1f       	adc	r19, r21
	write_c(SET_LOW_COL_ADR  | 0x00);
	write_c(SET_HIGH_COL_ADR | 0x00);
	
	for (int page = 0; page<OLED_PAGES; ++page){
		for (int seg = 0; seg<OLED_WIDTH; ++seg){
			write_d(buffer[page*OLED_WIDTH + seg]);
     890:	e0 91 08 01 	lds	r30, 0x0108
     894:	f0 91 09 01 	lds	r31, 0x0109
     898:	e2 0f       	add	r30, r18
     89a:	f3 1f       	adc	r31, r19
     89c:	20 81       	ld	r18, Z
     89e:	00 c0       	rjmp	.+0      	; 0x8a0 <oled_update+0x7e>
     8a0:	00 c0       	rjmp	.+0      	; 0x8a2 <oled_update+0x80>
     8a2:	00 00       	nop
	*((uint8_t *)OLED_C_ADR) = cmd;
}

void write_d(uint8_t data){
	_delay_us(1); // delay may be increased to 1000 to make debug easier, works without any delay
	*((uint8_t *)OLED_D_ADR) = data;
     8a4:	2c 93       	st	X, r18
	
	write_c(SET_LOW_COL_ADR  | 0x00);
	write_c(SET_HIGH_COL_ADR | 0x00);
	
	for (int page = 0; page<OLED_PAGES; ++page){
		for (int seg = 0; seg<OLED_WIDTH; ++seg){
     8a6:	01 96       	adiw	r24, 0x01	; 1
     8a8:	80 38       	cpi	r24, 0x80	; 128
     8aa:	91 05       	cpc	r25, r1
     8ac:	71 f7       	brne	.-36     	; 0x88a <oled_update+0x68>
     8ae:	40 58       	subi	r20, 0x80	; 128
     8b0:	5f 4f       	sbci	r21, 0xFF	; 255
	write_c(SET_PAGE_ADR);write_c(0x00); write_c(OLED_PAGES-1);
	
	write_c(SET_LOW_COL_ADR  | 0x00);
	write_c(SET_HIGH_COL_ADR | 0x00);
	
	for (int page = 0; page<OLED_PAGES; ++page){
     8b2:	41 15       	cp	r20, r1
     8b4:	84 e0       	ldi	r24, 0x04	; 4
     8b6:	58 07       	cpc	r21, r24
     8b8:	19 f0       	breq	.+6      	; 0x8c0 <oled_update+0x9e>
		}
	}
}

//////////////////////////////////////////////////////////////////////////
void oled_update(){
     8ba:	87 2f       	mov	r24, r23
     8bc:	96 2f       	mov	r25, r22
     8be:	e5 cf       	rjmp	.-54     	; 0x88a <oled_update+0x68>
     8c0:	08 95       	ret

000008c2 <__vector_17>:
uint8_t xpos = 0;
uint8_t ypos = 0;

FILE oled_out = FDEV_SETUP_STREAM(oled_putchar, NULL, _FDEV_SETUP_WRITE);

ISR(TIMER0_OVF_vect){
     8c2:	1f 92       	push	r1
     8c4:	0f 92       	push	r0
     8c6:	0f b6       	in	r0, 0x3f	; 63
     8c8:	0f 92       	push	r0
     8ca:	11 24       	eor	r1, r1
     8cc:	2f 93       	push	r18
     8ce:	3f 93       	push	r19
     8d0:	4f 93       	push	r20
     8d2:	5f 93       	push	r21
     8d4:	6f 93       	push	r22
     8d6:	7f 93       	push	r23
     8d8:	8f 93       	push	r24
     8da:	9f 93       	push	r25
     8dc:	af 93       	push	r26
     8de:	bf 93       	push	r27
     8e0:	ef 93       	push	r30
     8e2:	ff 93       	push	r31
	oled_update();
     8e4:	9e df       	rcall	.-196    	; 0x822 <oled_update>
}
     8e6:	ff 91       	pop	r31
     8e8:	ef 91       	pop	r30
     8ea:	bf 91       	pop	r27
     8ec:	af 91       	pop	r26
     8ee:	9f 91       	pop	r25
     8f0:	8f 91       	pop	r24
     8f2:	7f 91       	pop	r23
     8f4:	6f 91       	pop	r22
     8f6:	5f 91       	pop	r21
     8f8:	4f 91       	pop	r20
     8fa:	3f 91       	pop	r19
     8fc:	2f 91       	pop	r18
     8fe:	0f 90       	pop	r0
     900:	0f be       	out	0x3f, r0	; 63
     902:	0f 90       	pop	r0
     904:	1f 90       	pop	r1
     906:	18 95       	reti

00000908 <spi_ss_low>:
ISR(SPI_STC_vect){
}
*/

void spi_ss_low(){
	PORTB &= ~(1 << PB4);
     908:	c4 98       	cbi	0x18, 4	; 24
     90a:	08 95       	ret

0000090c <spi_ss_high>:
}

void spi_ss_high(){
	PORTB |= (1 << PB4);
     90c:	c4 9a       	sbi	0x18, 4	; 24
     90e:	08 95       	ret

00000910 <spi_init>:

/// Initialize Atmega162 as SPI master
void spi_init()
{
	// setup IO pins
	DDRB |= (1<<DDB4 | 1<<DDB5 | 1<<DDB7);
     910:	87 b3       	in	r24, 0x17	; 23
     912:	80 6b       	ori	r24, 0xB0	; 176
     914:	87 bb       	out	0x17, r24	; 23
	DDRB &= ~(1<<DDB6); // not necessary
     916:	be 98       	cbi	0x17, 6	; 23
	
	// setup SPI
	SPCR = (1<<SPE | 1<<MSTR | 1<<SPR0 | 1<<CPOL | 1<<CPHA) & ~(/*1<<CPOL | 1<<CPHA |*/ 1<<DORD);
     918:	8d e5       	ldi	r24, 0x5D	; 93
     91a:	8d b9       	out	0x0d, r24	; 13
     91c:	08 95       	ret

0000091e <spi_transmit>:
}


uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
     91e:	8f b9       	out	0x0f, r24	; 15
	while (!(SPSR & (1<<SPIF)));
     920:	77 9b       	sbis	0x0e, 7	; 14
     922:	fe cf       	rjmp	.-4      	; 0x920 <spi_transmit+0x2>
	
	return SPDR;
     924:	8f b1       	in	r24, 0x0f	; 15
     926:	08 95       	ret

00000928 <uart_send>:
		cli();
	
}

int uart_send(unsigned char msg){
	while (!(UCSR0A & (1 << UDRE0)));
     928:	5d 9b       	sbis	0x0b, 5	; 11
     92a:	fe cf       	rjmp	.-4      	; 0x928 <uart_send>
	UDR0 = msg;
     92c:	8c b9       	out	0x0c, r24	; 12
	return 0;
}
     92e:	80 e0       	ldi	r24, 0x00	; 0
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	08 95       	ret

00000934 <uart_recv>:

unsigned char uart_recv(){
	char returnval = 0;
	if(recvhead != recvtail)
     934:	20 91 04 02 	lds	r18, 0x0204
     938:	30 91 05 02 	lds	r19, 0x0205
     93c:	80 91 02 02 	lds	r24, 0x0202
     940:	90 91 03 02 	lds	r25, 0x0203
     944:	28 17       	cp	r18, r24
     946:	39 07       	cpc	r19, r25
     948:	11 f1       	breq	.+68     	; 0x98e <uart_recv+0x5a>
	{
		returnval = recv_buffer[recvtail++];
     94a:	80 91 02 02 	lds	r24, 0x0202
     94e:	90 91 03 02 	lds	r25, 0x0203
     952:	9c 01       	movw	r18, r24
     954:	2f 5f       	subi	r18, 0xFF	; 255
     956:	3f 4f       	sbci	r19, 0xFF	; 255
     958:	30 93 03 02 	sts	0x0203, r19
     95c:	20 93 02 02 	sts	0x0202, r18
     960:	fc 01       	movw	r30, r24
     962:	e6 57       	subi	r30, 0x76	; 118
     964:	fd 4f       	sbci	r31, 0xFD	; 253
     966:	80 81       	ld	r24, Z
		recvtail = recvtail%BUFFER_MAX;
     968:	20 91 02 02 	lds	r18, 0x0202
     96c:	30 91 03 02 	lds	r19, 0x0203
     970:	2f 77       	andi	r18, 0x7F	; 127
     972:	30 78       	andi	r19, 0x80	; 128
     974:	33 23       	and	r19, r19
     976:	34 f4       	brge	.+12     	; 0x984 <uart_recv+0x50>
     978:	21 50       	subi	r18, 0x01	; 1
     97a:	31 09       	sbc	r19, r1
     97c:	20 68       	ori	r18, 0x80	; 128
     97e:	3f 6f       	ori	r19, 0xFF	; 255
     980:	2f 5f       	subi	r18, 0xFF	; 255
     982:	3f 4f       	sbci	r19, 0xFF	; 255
     984:	30 93 03 02 	sts	0x0203, r19
     988:	20 93 02 02 	sts	0x0202, r18
     98c:	08 95       	ret
	UDR0 = msg;
	return 0;
}

unsigned char uart_recv(){
	char returnval = 0;
     98e:	80 e0       	ldi	r24, 0x00	; 0
	{
		returnval = recv_buffer[recvtail++];
		recvtail = recvtail%BUFFER_MAX;
	}
	return returnval;
}
     990:	08 95       	ret

00000992 <__vector_19>:
volatile int sendhead = 0;
volatile int sendtail = 0;
volatile int recvhead = 0;
volatile int recvtail = 0;

ISR(USART0_RXC_vect){
     992:	1f 92       	push	r1
     994:	0f 92       	push	r0
     996:	0f b6       	in	r0, 0x3f	; 63
     998:	0f 92       	push	r0
     99a:	11 24       	eor	r1, r1
     99c:	2f 93       	push	r18
     99e:	3f 93       	push	r19
     9a0:	4f 93       	push	r20
     9a2:	8f 93       	push	r24
     9a4:	9f 93       	push	r25
     9a6:	ef 93       	push	r30
     9a8:	ff 93       	push	r31
	cli();
     9aa:	f8 94       	cli
	char input = UDR0;
     9ac:	4c b1       	in	r20, 0x0c	; 12
	if((recvhead+1)%BUFFER_MAX != recvtail){		// Sjekk at bufferen ikke er full
     9ae:	80 91 04 02 	lds	r24, 0x0204
     9b2:	90 91 05 02 	lds	r25, 0x0205
     9b6:	20 91 02 02 	lds	r18, 0x0202
     9ba:	30 91 03 02 	lds	r19, 0x0203
     9be:	01 96       	adiw	r24, 0x01	; 1
     9c0:	8f 77       	andi	r24, 0x7F	; 127
     9c2:	90 78       	andi	r25, 0x80	; 128
     9c4:	99 23       	and	r25, r25
     9c6:	24 f4       	brge	.+8      	; 0x9d0 <__vector_19+0x3e>
     9c8:	01 97       	sbiw	r24, 0x01	; 1
     9ca:	80 68       	ori	r24, 0x80	; 128
     9cc:	9f 6f       	ori	r25, 0xFF	; 255
     9ce:	01 96       	adiw	r24, 0x01	; 1
     9d0:	82 17       	cp	r24, r18
     9d2:	93 07       	cpc	r25, r19
     9d4:	c1 f0       	breq	.+48     	; 0xa06 <__vector_19+0x74>
		recv_buffer[recvhead] = input;				// If so, legg inn byte
     9d6:	e0 91 04 02 	lds	r30, 0x0204
     9da:	f0 91 05 02 	lds	r31, 0x0205
     9de:	e6 57       	subi	r30, 0x76	; 118
     9e0:	fd 4f       	sbci	r31, 0xFD	; 253
     9e2:	40 83       	st	Z, r20
		recvhead = (recvhead+1)%BUFFER_MAX;
     9e4:	80 91 04 02 	lds	r24, 0x0204
     9e8:	90 91 05 02 	lds	r25, 0x0205
     9ec:	01 96       	adiw	r24, 0x01	; 1
     9ee:	8f 77       	andi	r24, 0x7F	; 127
     9f0:	90 78       	andi	r25, 0x80	; 128
     9f2:	99 23       	and	r25, r25
     9f4:	24 f4       	brge	.+8      	; 0x9fe <__vector_19+0x6c>
     9f6:	01 97       	sbiw	r24, 0x01	; 1
     9f8:	80 68       	ori	r24, 0x80	; 128
     9fa:	9f 6f       	ori	r25, 0xFF	; 255
     9fc:	01 96       	adiw	r24, 0x01	; 1
     9fe:	90 93 05 02 	sts	0x0205, r25
     a02:	80 93 04 02 	sts	0x0204, r24
	}
	sei();
     a06:	78 94       	sei
}
     a08:	ff 91       	pop	r31
     a0a:	ef 91       	pop	r30
     a0c:	9f 91       	pop	r25
     a0e:	8f 91       	pop	r24
     a10:	4f 91       	pop	r20
     a12:	3f 91       	pop	r19
     a14:	2f 91       	pop	r18
     a16:	0f 90       	pop	r0
     a18:	0f be       	out	0x3f, r0	; 63
     a1a:	0f 90       	pop	r0
     a1c:	1f 90       	pop	r1
     a1e:	18 95       	reti

00000a20 <__vector_23>:

ISR(USART0_TXC_vect){
     a20:	1f 92       	push	r1
     a22:	0f 92       	push	r0
     a24:	0f b6       	in	r0, 0x3f	; 63
     a26:	0f 92       	push	r0
     a28:	11 24       	eor	r1, r1
	
}
     a2a:	0f 90       	pop	r0
     a2c:	0f be       	out	0x3f, r0	; 63
     a2e:	0f 90       	pop	r0
     a30:	1f 90       	pop	r1
     a32:	18 95       	reti

00000a34 <uart_init>:

void uart_init(){
	uint8_t intrpt_status = GICR & (1<<IVSEL);
     a34:	8b b7       	in	r24, 0x3b	; 59
	cli();
     a36:	f8 94       	cli
	
	// set baud rate
	int timerval = (F_CPU/(16*BAUD) - 1);
	UBRR0L = timerval&0xFF;
     a38:	9f e1       	ldi	r25, 0x1F	; 31
     a3a:	99 b9       	out	0x09, r25	; 9
	UBRR0H = (timerval>>8)&0x0F;
     a3c:	10 bc       	out	0x20, r1	; 32
	
	// enable interupts on Rx & Tx, and enable Rx & Tx
	UCSR0B |= (1 << RXCIE0) | (1 << TXCIE0) | (1 << RXEN0) | (1 << TXEN0);
     a3e:	9a b1       	in	r25, 0x0a	; 10
     a40:	98 6d       	ori	r25, 0xD8	; 216
     a42:	9a b9       	out	0x0a, r25	; 10
	
	// enable async mode
	UCSR0C &= ~(1 << UMSEL0);
     a44:	90 b5       	in	r25, 0x20	; 32
     a46:	9f 7b       	andi	r25, 0xBF	; 191
     a48:	90 bd       	out	0x20, r25	; 32
	
	// parity disable
	UCSR0C &= ~((1 << UPM00) | (1 << UPM10));
     a4a:	90 b5       	in	r25, 0x20	; 32
     a4c:	9f 7e       	andi	r25, 0xEF	; 239
     a4e:	90 bd       	out	0x20, r25	; 32
	
	// stop bit to 1
	UCSR0C &= ~(1 << USBS0);
     a50:	90 b5       	in	r25, 0x20	; 32
     a52:	97 7f       	andi	r25, 0xF7	; 247
     a54:	90 bd       	out	0x20, r25	; 32
	
	
	if (intrpt_status == 1<<IVSEL)
     a56:	81 ff       	sbrs	r24, 1
     a58:	02 c0       	rjmp	.+4      	; 0xa5e <uart_init+0x2a>
		sei();
     a5a:	78 94       	sei
     a5c:	08 95       	ret
	else
		cli();
     a5e:	f8 94       	cli
     a60:	08 95       	ret

00000a62 <__subsf3>:
     a62:	50 58       	subi	r21, 0x80	; 128

00000a64 <__addsf3>:
     a64:	bb 27       	eor	r27, r27
     a66:	aa 27       	eor	r26, r26
     a68:	0e d0       	rcall	.+28     	; 0xa86 <__addsf3x>
     a6a:	e5 c0       	rjmp	.+458    	; 0xc36 <__fp_round>
     a6c:	d6 d0       	rcall	.+428    	; 0xc1a <__fp_pscA>
     a6e:	30 f0       	brcs	.+12     	; 0xa7c <__addsf3+0x18>
     a70:	db d0       	rcall	.+438    	; 0xc28 <__fp_pscB>
     a72:	20 f0       	brcs	.+8      	; 0xa7c <__addsf3+0x18>
     a74:	31 f4       	brne	.+12     	; 0xa82 <__addsf3+0x1e>
     a76:	9f 3f       	cpi	r25, 0xFF	; 255
     a78:	11 f4       	brne	.+4      	; 0xa7e <__addsf3+0x1a>
     a7a:	1e f4       	brtc	.+6      	; 0xa82 <__addsf3+0x1e>
     a7c:	cb c0       	rjmp	.+406    	; 0xc14 <__fp_nan>
     a7e:	0e f4       	brtc	.+2      	; 0xa82 <__addsf3+0x1e>
     a80:	e0 95       	com	r30
     a82:	e7 fb       	bst	r30, 7
     a84:	c1 c0       	rjmp	.+386    	; 0xc08 <__fp_inf>

00000a86 <__addsf3x>:
     a86:	e9 2f       	mov	r30, r25
     a88:	e7 d0       	rcall	.+462    	; 0xc58 <__fp_split3>
     a8a:	80 f3       	brcs	.-32     	; 0xa6c <__addsf3+0x8>
     a8c:	ba 17       	cp	r27, r26
     a8e:	62 07       	cpc	r22, r18
     a90:	73 07       	cpc	r23, r19
     a92:	84 07       	cpc	r24, r20
     a94:	95 07       	cpc	r25, r21
     a96:	18 f0       	brcs	.+6      	; 0xa9e <__addsf3x+0x18>
     a98:	71 f4       	brne	.+28     	; 0xab6 <__addsf3x+0x30>
     a9a:	9e f5       	brtc	.+102    	; 0xb02 <__addsf3x+0x7c>
     a9c:	ff c0       	rjmp	.+510    	; 0xc9c <__fp_zero>
     a9e:	0e f4       	brtc	.+2      	; 0xaa2 <__addsf3x+0x1c>
     aa0:	e0 95       	com	r30
     aa2:	0b 2e       	mov	r0, r27
     aa4:	ba 2f       	mov	r27, r26
     aa6:	a0 2d       	mov	r26, r0
     aa8:	0b 01       	movw	r0, r22
     aaa:	b9 01       	movw	r22, r18
     aac:	90 01       	movw	r18, r0
     aae:	0c 01       	movw	r0, r24
     ab0:	ca 01       	movw	r24, r20
     ab2:	a0 01       	movw	r20, r0
     ab4:	11 24       	eor	r1, r1
     ab6:	ff 27       	eor	r31, r31
     ab8:	59 1b       	sub	r21, r25
     aba:	99 f0       	breq	.+38     	; 0xae2 <__addsf3x+0x5c>
     abc:	59 3f       	cpi	r21, 0xF9	; 249
     abe:	50 f4       	brcc	.+20     	; 0xad4 <__addsf3x+0x4e>
     ac0:	50 3e       	cpi	r21, 0xE0	; 224
     ac2:	68 f1       	brcs	.+90     	; 0xb1e <__addsf3x+0x98>
     ac4:	1a 16       	cp	r1, r26
     ac6:	f0 40       	sbci	r31, 0x00	; 0
     ac8:	a2 2f       	mov	r26, r18
     aca:	23 2f       	mov	r18, r19
     acc:	34 2f       	mov	r19, r20
     ace:	44 27       	eor	r20, r20
     ad0:	58 5f       	subi	r21, 0xF8	; 248
     ad2:	f3 cf       	rjmp	.-26     	; 0xaba <__addsf3x+0x34>
     ad4:	46 95       	lsr	r20
     ad6:	37 95       	ror	r19
     ad8:	27 95       	ror	r18
     ada:	a7 95       	ror	r26
     adc:	f0 40       	sbci	r31, 0x00	; 0
     ade:	53 95       	inc	r21
     ae0:	c9 f7       	brne	.-14     	; 0xad4 <__addsf3x+0x4e>
     ae2:	7e f4       	brtc	.+30     	; 0xb02 <__addsf3x+0x7c>
     ae4:	1f 16       	cp	r1, r31
     ae6:	ba 0b       	sbc	r27, r26
     ae8:	62 0b       	sbc	r22, r18
     aea:	73 0b       	sbc	r23, r19
     aec:	84 0b       	sbc	r24, r20
     aee:	ba f0       	brmi	.+46     	; 0xb1e <__addsf3x+0x98>
     af0:	91 50       	subi	r25, 0x01	; 1
     af2:	a1 f0       	breq	.+40     	; 0xb1c <__addsf3x+0x96>
     af4:	ff 0f       	add	r31, r31
     af6:	bb 1f       	adc	r27, r27
     af8:	66 1f       	adc	r22, r22
     afa:	77 1f       	adc	r23, r23
     afc:	88 1f       	adc	r24, r24
     afe:	c2 f7       	brpl	.-16     	; 0xaf0 <__addsf3x+0x6a>
     b00:	0e c0       	rjmp	.+28     	; 0xb1e <__addsf3x+0x98>
     b02:	ba 0f       	add	r27, r26
     b04:	62 1f       	adc	r22, r18
     b06:	73 1f       	adc	r23, r19
     b08:	84 1f       	adc	r24, r20
     b0a:	48 f4       	brcc	.+18     	; 0xb1e <__addsf3x+0x98>
     b0c:	87 95       	ror	r24
     b0e:	77 95       	ror	r23
     b10:	67 95       	ror	r22
     b12:	b7 95       	ror	r27
     b14:	f7 95       	ror	r31
     b16:	9e 3f       	cpi	r25, 0xFE	; 254
     b18:	08 f0       	brcs	.+2      	; 0xb1c <__addsf3x+0x96>
     b1a:	b3 cf       	rjmp	.-154    	; 0xa82 <__addsf3+0x1e>
     b1c:	93 95       	inc	r25
     b1e:	88 0f       	add	r24, r24
     b20:	08 f0       	brcs	.+2      	; 0xb24 <__addsf3x+0x9e>
     b22:	99 27       	eor	r25, r25
     b24:	ee 0f       	add	r30, r30
     b26:	97 95       	ror	r25
     b28:	87 95       	ror	r24
     b2a:	08 95       	ret

00000b2c <__fixsfsi>:
     b2c:	04 d0       	rcall	.+8      	; 0xb36 <__fixunssfsi>
     b2e:	68 94       	set
     b30:	b1 11       	cpse	r27, r1
     b32:	b5 c0       	rjmp	.+362    	; 0xc9e <__fp_szero>
     b34:	08 95       	ret

00000b36 <__fixunssfsi>:
     b36:	98 d0       	rcall	.+304    	; 0xc68 <__fp_splitA>
     b38:	88 f0       	brcs	.+34     	; 0xb5c <__fixunssfsi+0x26>
     b3a:	9f 57       	subi	r25, 0x7F	; 127
     b3c:	90 f0       	brcs	.+36     	; 0xb62 <__fixunssfsi+0x2c>
     b3e:	b9 2f       	mov	r27, r25
     b40:	99 27       	eor	r25, r25
     b42:	b7 51       	subi	r27, 0x17	; 23
     b44:	a0 f0       	brcs	.+40     	; 0xb6e <__fixunssfsi+0x38>
     b46:	d1 f0       	breq	.+52     	; 0xb7c <__fixunssfsi+0x46>
     b48:	66 0f       	add	r22, r22
     b4a:	77 1f       	adc	r23, r23
     b4c:	88 1f       	adc	r24, r24
     b4e:	99 1f       	adc	r25, r25
     b50:	1a f0       	brmi	.+6      	; 0xb58 <__fixunssfsi+0x22>
     b52:	ba 95       	dec	r27
     b54:	c9 f7       	brne	.-14     	; 0xb48 <__fixunssfsi+0x12>
     b56:	12 c0       	rjmp	.+36     	; 0xb7c <__fixunssfsi+0x46>
     b58:	b1 30       	cpi	r27, 0x01	; 1
     b5a:	81 f0       	breq	.+32     	; 0xb7c <__fixunssfsi+0x46>
     b5c:	9f d0       	rcall	.+318    	; 0xc9c <__fp_zero>
     b5e:	b1 e0       	ldi	r27, 0x01	; 1
     b60:	08 95       	ret
     b62:	9c c0       	rjmp	.+312    	; 0xc9c <__fp_zero>
     b64:	67 2f       	mov	r22, r23
     b66:	78 2f       	mov	r23, r24
     b68:	88 27       	eor	r24, r24
     b6a:	b8 5f       	subi	r27, 0xF8	; 248
     b6c:	39 f0       	breq	.+14     	; 0xb7c <__fixunssfsi+0x46>
     b6e:	b9 3f       	cpi	r27, 0xF9	; 249
     b70:	cc f3       	brlt	.-14     	; 0xb64 <__fixunssfsi+0x2e>
     b72:	86 95       	lsr	r24
     b74:	77 95       	ror	r23
     b76:	67 95       	ror	r22
     b78:	b3 95       	inc	r27
     b7a:	d9 f7       	brne	.-10     	; 0xb72 <__fixunssfsi+0x3c>
     b7c:	3e f4       	brtc	.+14     	; 0xb8c <__fixunssfsi+0x56>
     b7e:	90 95       	com	r25
     b80:	80 95       	com	r24
     b82:	70 95       	com	r23
     b84:	61 95       	neg	r22
     b86:	7f 4f       	sbci	r23, 0xFF	; 255
     b88:	8f 4f       	sbci	r24, 0xFF	; 255
     b8a:	9f 4f       	sbci	r25, 0xFF	; 255
     b8c:	08 95       	ret

00000b8e <__floatunsisf>:
     b8e:	e8 94       	clt
     b90:	09 c0       	rjmp	.+18     	; 0xba4 <__floatsisf+0x12>

00000b92 <__floatsisf>:
     b92:	97 fb       	bst	r25, 7
     b94:	3e f4       	brtc	.+14     	; 0xba4 <__floatsisf+0x12>
     b96:	90 95       	com	r25
     b98:	80 95       	com	r24
     b9a:	70 95       	com	r23
     b9c:	61 95       	neg	r22
     b9e:	7f 4f       	sbci	r23, 0xFF	; 255
     ba0:	8f 4f       	sbci	r24, 0xFF	; 255
     ba2:	9f 4f       	sbci	r25, 0xFF	; 255
     ba4:	99 23       	and	r25, r25
     ba6:	a9 f0       	breq	.+42     	; 0xbd2 <__floatsisf+0x40>
     ba8:	f9 2f       	mov	r31, r25
     baa:	96 e9       	ldi	r25, 0x96	; 150
     bac:	bb 27       	eor	r27, r27
     bae:	93 95       	inc	r25
     bb0:	f6 95       	lsr	r31
     bb2:	87 95       	ror	r24
     bb4:	77 95       	ror	r23
     bb6:	67 95       	ror	r22
     bb8:	b7 95       	ror	r27
     bba:	f1 11       	cpse	r31, r1
     bbc:	f8 cf       	rjmp	.-16     	; 0xbae <__floatsisf+0x1c>
     bbe:	fa f4       	brpl	.+62     	; 0xbfe <__floatsisf+0x6c>
     bc0:	bb 0f       	add	r27, r27
     bc2:	11 f4       	brne	.+4      	; 0xbc8 <__floatsisf+0x36>
     bc4:	60 ff       	sbrs	r22, 0
     bc6:	1b c0       	rjmp	.+54     	; 0xbfe <__floatsisf+0x6c>
     bc8:	6f 5f       	subi	r22, 0xFF	; 255
     bca:	7f 4f       	sbci	r23, 0xFF	; 255
     bcc:	8f 4f       	sbci	r24, 0xFF	; 255
     bce:	9f 4f       	sbci	r25, 0xFF	; 255
     bd0:	16 c0       	rjmp	.+44     	; 0xbfe <__floatsisf+0x6c>
     bd2:	88 23       	and	r24, r24
     bd4:	11 f0       	breq	.+4      	; 0xbda <__floatsisf+0x48>
     bd6:	96 e9       	ldi	r25, 0x96	; 150
     bd8:	11 c0       	rjmp	.+34     	; 0xbfc <__floatsisf+0x6a>
     bda:	77 23       	and	r23, r23
     bdc:	21 f0       	breq	.+8      	; 0xbe6 <__floatsisf+0x54>
     bde:	9e e8       	ldi	r25, 0x8E	; 142
     be0:	87 2f       	mov	r24, r23
     be2:	76 2f       	mov	r23, r22
     be4:	05 c0       	rjmp	.+10     	; 0xbf0 <__floatsisf+0x5e>
     be6:	66 23       	and	r22, r22
     be8:	71 f0       	breq	.+28     	; 0xc06 <__floatsisf+0x74>
     bea:	96 e8       	ldi	r25, 0x86	; 134
     bec:	86 2f       	mov	r24, r22
     bee:	70 e0       	ldi	r23, 0x00	; 0
     bf0:	60 e0       	ldi	r22, 0x00	; 0
     bf2:	2a f0       	brmi	.+10     	; 0xbfe <__floatsisf+0x6c>
     bf4:	9a 95       	dec	r25
     bf6:	66 0f       	add	r22, r22
     bf8:	77 1f       	adc	r23, r23
     bfa:	88 1f       	adc	r24, r24
     bfc:	da f7       	brpl	.-10     	; 0xbf4 <__floatsisf+0x62>
     bfe:	88 0f       	add	r24, r24
     c00:	96 95       	lsr	r25
     c02:	87 95       	ror	r24
     c04:	97 f9       	bld	r25, 7
     c06:	08 95       	ret

00000c08 <__fp_inf>:
     c08:	97 f9       	bld	r25, 7
     c0a:	9f 67       	ori	r25, 0x7F	; 127
     c0c:	80 e8       	ldi	r24, 0x80	; 128
     c0e:	70 e0       	ldi	r23, 0x00	; 0
     c10:	60 e0       	ldi	r22, 0x00	; 0
     c12:	08 95       	ret

00000c14 <__fp_nan>:
     c14:	9f ef       	ldi	r25, 0xFF	; 255
     c16:	80 ec       	ldi	r24, 0xC0	; 192
     c18:	08 95       	ret

00000c1a <__fp_pscA>:
     c1a:	00 24       	eor	r0, r0
     c1c:	0a 94       	dec	r0
     c1e:	16 16       	cp	r1, r22
     c20:	17 06       	cpc	r1, r23
     c22:	18 06       	cpc	r1, r24
     c24:	09 06       	cpc	r0, r25
     c26:	08 95       	ret

00000c28 <__fp_pscB>:
     c28:	00 24       	eor	r0, r0
     c2a:	0a 94       	dec	r0
     c2c:	12 16       	cp	r1, r18
     c2e:	13 06       	cpc	r1, r19
     c30:	14 06       	cpc	r1, r20
     c32:	05 06       	cpc	r0, r21
     c34:	08 95       	ret

00000c36 <__fp_round>:
     c36:	09 2e       	mov	r0, r25
     c38:	03 94       	inc	r0
     c3a:	00 0c       	add	r0, r0
     c3c:	11 f4       	brne	.+4      	; 0xc42 <__fp_round+0xc>
     c3e:	88 23       	and	r24, r24
     c40:	52 f0       	brmi	.+20     	; 0xc56 <__fp_round+0x20>
     c42:	bb 0f       	add	r27, r27
     c44:	40 f4       	brcc	.+16     	; 0xc56 <__fp_round+0x20>
     c46:	bf 2b       	or	r27, r31
     c48:	11 f4       	brne	.+4      	; 0xc4e <__fp_round+0x18>
     c4a:	60 ff       	sbrs	r22, 0
     c4c:	04 c0       	rjmp	.+8      	; 0xc56 <__fp_round+0x20>
     c4e:	6f 5f       	subi	r22, 0xFF	; 255
     c50:	7f 4f       	sbci	r23, 0xFF	; 255
     c52:	8f 4f       	sbci	r24, 0xFF	; 255
     c54:	9f 4f       	sbci	r25, 0xFF	; 255
     c56:	08 95       	ret

00000c58 <__fp_split3>:
     c58:	57 fd       	sbrc	r21, 7
     c5a:	90 58       	subi	r25, 0x80	; 128
     c5c:	44 0f       	add	r20, r20
     c5e:	55 1f       	adc	r21, r21
     c60:	59 f0       	breq	.+22     	; 0xc78 <__fp_splitA+0x10>
     c62:	5f 3f       	cpi	r21, 0xFF	; 255
     c64:	71 f0       	breq	.+28     	; 0xc82 <__fp_splitA+0x1a>
     c66:	47 95       	ror	r20

00000c68 <__fp_splitA>:
     c68:	88 0f       	add	r24, r24
     c6a:	97 fb       	bst	r25, 7
     c6c:	99 1f       	adc	r25, r25
     c6e:	61 f0       	breq	.+24     	; 0xc88 <__fp_splitA+0x20>
     c70:	9f 3f       	cpi	r25, 0xFF	; 255
     c72:	79 f0       	breq	.+30     	; 0xc92 <__fp_splitA+0x2a>
     c74:	87 95       	ror	r24
     c76:	08 95       	ret
     c78:	12 16       	cp	r1, r18
     c7a:	13 06       	cpc	r1, r19
     c7c:	14 06       	cpc	r1, r20
     c7e:	55 1f       	adc	r21, r21
     c80:	f2 cf       	rjmp	.-28     	; 0xc66 <__fp_split3+0xe>
     c82:	46 95       	lsr	r20
     c84:	f1 df       	rcall	.-30     	; 0xc68 <__fp_splitA>
     c86:	08 c0       	rjmp	.+16     	; 0xc98 <__fp_splitA+0x30>
     c88:	16 16       	cp	r1, r22
     c8a:	17 06       	cpc	r1, r23
     c8c:	18 06       	cpc	r1, r24
     c8e:	99 1f       	adc	r25, r25
     c90:	f1 cf       	rjmp	.-30     	; 0xc74 <__fp_splitA+0xc>
     c92:	86 95       	lsr	r24
     c94:	71 05       	cpc	r23, r1
     c96:	61 05       	cpc	r22, r1
     c98:	08 94       	sec
     c9a:	08 95       	ret

00000c9c <__fp_zero>:
     c9c:	e8 94       	clt

00000c9e <__fp_szero>:
     c9e:	bb 27       	eor	r27, r27
     ca0:	66 27       	eor	r22, r22
     ca2:	77 27       	eor	r23, r23
     ca4:	cb 01       	movw	r24, r22
     ca6:	97 f9       	bld	r25, 7
     ca8:	08 95       	ret

00000caa <__mulsf3>:
     caa:	0b d0       	rcall	.+22     	; 0xcc2 <__mulsf3x>
     cac:	c4 cf       	rjmp	.-120    	; 0xc36 <__fp_round>
     cae:	b5 df       	rcall	.-150    	; 0xc1a <__fp_pscA>
     cb0:	28 f0       	brcs	.+10     	; 0xcbc <__mulsf3+0x12>
     cb2:	ba df       	rcall	.-140    	; 0xc28 <__fp_pscB>
     cb4:	18 f0       	brcs	.+6      	; 0xcbc <__mulsf3+0x12>
     cb6:	95 23       	and	r25, r21
     cb8:	09 f0       	breq	.+2      	; 0xcbc <__mulsf3+0x12>
     cba:	a6 cf       	rjmp	.-180    	; 0xc08 <__fp_inf>
     cbc:	ab cf       	rjmp	.-170    	; 0xc14 <__fp_nan>
     cbe:	11 24       	eor	r1, r1
     cc0:	ee cf       	rjmp	.-36     	; 0xc9e <__fp_szero>

00000cc2 <__mulsf3x>:
     cc2:	ca df       	rcall	.-108    	; 0xc58 <__fp_split3>
     cc4:	a0 f3       	brcs	.-24     	; 0xcae <__mulsf3+0x4>

00000cc6 <__mulsf3_pse>:
     cc6:	95 9f       	mul	r25, r21
     cc8:	d1 f3       	breq	.-12     	; 0xcbe <__mulsf3+0x14>
     cca:	95 0f       	add	r25, r21
     ccc:	50 e0       	ldi	r21, 0x00	; 0
     cce:	55 1f       	adc	r21, r21
     cd0:	62 9f       	mul	r22, r18
     cd2:	f0 01       	movw	r30, r0
     cd4:	72 9f       	mul	r23, r18
     cd6:	bb 27       	eor	r27, r27
     cd8:	f0 0d       	add	r31, r0
     cda:	b1 1d       	adc	r27, r1
     cdc:	63 9f       	mul	r22, r19
     cde:	aa 27       	eor	r26, r26
     ce0:	f0 0d       	add	r31, r0
     ce2:	b1 1d       	adc	r27, r1
     ce4:	aa 1f       	adc	r26, r26
     ce6:	64 9f       	mul	r22, r20
     ce8:	66 27       	eor	r22, r22
     cea:	b0 0d       	add	r27, r0
     cec:	a1 1d       	adc	r26, r1
     cee:	66 1f       	adc	r22, r22
     cf0:	82 9f       	mul	r24, r18
     cf2:	22 27       	eor	r18, r18
     cf4:	b0 0d       	add	r27, r0
     cf6:	a1 1d       	adc	r26, r1
     cf8:	62 1f       	adc	r22, r18
     cfa:	73 9f       	mul	r23, r19
     cfc:	b0 0d       	add	r27, r0
     cfe:	a1 1d       	adc	r26, r1
     d00:	62 1f       	adc	r22, r18
     d02:	83 9f       	mul	r24, r19
     d04:	a0 0d       	add	r26, r0
     d06:	61 1d       	adc	r22, r1
     d08:	22 1f       	adc	r18, r18
     d0a:	74 9f       	mul	r23, r20
     d0c:	33 27       	eor	r19, r19
     d0e:	a0 0d       	add	r26, r0
     d10:	61 1d       	adc	r22, r1
     d12:	23 1f       	adc	r18, r19
     d14:	84 9f       	mul	r24, r20
     d16:	60 0d       	add	r22, r0
     d18:	21 1d       	adc	r18, r1
     d1a:	82 2f       	mov	r24, r18
     d1c:	76 2f       	mov	r23, r22
     d1e:	6a 2f       	mov	r22, r26
     d20:	11 24       	eor	r1, r1
     d22:	9f 57       	subi	r25, 0x7F	; 127
     d24:	50 40       	sbci	r21, 0x00	; 0
     d26:	8a f0       	brmi	.+34     	; 0xd4a <__mulsf3_pse+0x84>
     d28:	e1 f0       	breq	.+56     	; 0xd62 <__mulsf3_pse+0x9c>
     d2a:	88 23       	and	r24, r24
     d2c:	4a f0       	brmi	.+18     	; 0xd40 <__mulsf3_pse+0x7a>
     d2e:	ee 0f       	add	r30, r30
     d30:	ff 1f       	adc	r31, r31
     d32:	bb 1f       	adc	r27, r27
     d34:	66 1f       	adc	r22, r22
     d36:	77 1f       	adc	r23, r23
     d38:	88 1f       	adc	r24, r24
     d3a:	91 50       	subi	r25, 0x01	; 1
     d3c:	50 40       	sbci	r21, 0x00	; 0
     d3e:	a9 f7       	brne	.-22     	; 0xd2a <__mulsf3_pse+0x64>
     d40:	9e 3f       	cpi	r25, 0xFE	; 254
     d42:	51 05       	cpc	r21, r1
     d44:	70 f0       	brcs	.+28     	; 0xd62 <__mulsf3_pse+0x9c>
     d46:	60 cf       	rjmp	.-320    	; 0xc08 <__fp_inf>
     d48:	aa cf       	rjmp	.-172    	; 0xc9e <__fp_szero>
     d4a:	5f 3f       	cpi	r21, 0xFF	; 255
     d4c:	ec f3       	brlt	.-6      	; 0xd48 <__mulsf3_pse+0x82>
     d4e:	98 3e       	cpi	r25, 0xE8	; 232
     d50:	dc f3       	brlt	.-10     	; 0xd48 <__mulsf3_pse+0x82>
     d52:	86 95       	lsr	r24
     d54:	77 95       	ror	r23
     d56:	67 95       	ror	r22
     d58:	b7 95       	ror	r27
     d5a:	f7 95       	ror	r31
     d5c:	e7 95       	ror	r30
     d5e:	9f 5f       	subi	r25, 0xFF	; 255
     d60:	c1 f7       	brne	.-16     	; 0xd52 <__mulsf3_pse+0x8c>
     d62:	fe 2b       	or	r31, r30
     d64:	88 0f       	add	r24, r24
     d66:	91 1d       	adc	r25, r1
     d68:	96 95       	lsr	r25
     d6a:	87 95       	ror	r24
     d6c:	97 f9       	bld	r25, 7
     d6e:	08 95       	ret

00000d70 <malloc>:
     d70:	cf 93       	push	r28
     d72:	df 93       	push	r29
     d74:	82 30       	cpi	r24, 0x02	; 2
     d76:	91 05       	cpc	r25, r1
     d78:	10 f4       	brcc	.+4      	; 0xd7e <malloc+0xe>
     d7a:	82 e0       	ldi	r24, 0x02	; 2
     d7c:	90 e0       	ldi	r25, 0x00	; 0
     d7e:	e0 91 0c 03 	lds	r30, 0x030C
     d82:	f0 91 0d 03 	lds	r31, 0x030D
     d86:	20 e0       	ldi	r18, 0x00	; 0
     d88:	30 e0       	ldi	r19, 0x00	; 0
     d8a:	a0 e0       	ldi	r26, 0x00	; 0
     d8c:	b0 e0       	ldi	r27, 0x00	; 0
     d8e:	30 97       	sbiw	r30, 0x00	; 0
     d90:	39 f1       	breq	.+78     	; 0xde0 <malloc+0x70>
     d92:	40 81       	ld	r20, Z
     d94:	51 81       	ldd	r21, Z+1	; 0x01
     d96:	48 17       	cp	r20, r24
     d98:	59 07       	cpc	r21, r25
     d9a:	b8 f0       	brcs	.+46     	; 0xdca <malloc+0x5a>
     d9c:	48 17       	cp	r20, r24
     d9e:	59 07       	cpc	r21, r25
     da0:	71 f4       	brne	.+28     	; 0xdbe <malloc+0x4e>
     da2:	82 81       	ldd	r24, Z+2	; 0x02
     da4:	93 81       	ldd	r25, Z+3	; 0x03
     da6:	10 97       	sbiw	r26, 0x00	; 0
     da8:	29 f0       	breq	.+10     	; 0xdb4 <malloc+0x44>
     daa:	13 96       	adiw	r26, 0x03	; 3
     dac:	9c 93       	st	X, r25
     dae:	8e 93       	st	-X, r24
     db0:	12 97       	sbiw	r26, 0x02	; 2
     db2:	2c c0       	rjmp	.+88     	; 0xe0c <malloc+0x9c>
     db4:	90 93 0d 03 	sts	0x030D, r25
     db8:	80 93 0c 03 	sts	0x030C, r24
     dbc:	27 c0       	rjmp	.+78     	; 0xe0c <malloc+0x9c>
     dbe:	21 15       	cp	r18, r1
     dc0:	31 05       	cpc	r19, r1
     dc2:	31 f0       	breq	.+12     	; 0xdd0 <malloc+0x60>
     dc4:	42 17       	cp	r20, r18
     dc6:	53 07       	cpc	r21, r19
     dc8:	18 f0       	brcs	.+6      	; 0xdd0 <malloc+0x60>
     dca:	a9 01       	movw	r20, r18
     dcc:	db 01       	movw	r26, r22
     dce:	01 c0       	rjmp	.+2      	; 0xdd2 <malloc+0x62>
     dd0:	ef 01       	movw	r28, r30
     dd2:	9a 01       	movw	r18, r20
     dd4:	bd 01       	movw	r22, r26
     dd6:	df 01       	movw	r26, r30
     dd8:	02 80       	ldd	r0, Z+2	; 0x02
     dda:	f3 81       	ldd	r31, Z+3	; 0x03
     ddc:	e0 2d       	mov	r30, r0
     dde:	d7 cf       	rjmp	.-82     	; 0xd8e <malloc+0x1e>
     de0:	21 15       	cp	r18, r1
     de2:	31 05       	cpc	r19, r1
     de4:	f9 f0       	breq	.+62     	; 0xe24 <malloc+0xb4>
     de6:	28 1b       	sub	r18, r24
     de8:	39 0b       	sbc	r19, r25
     dea:	24 30       	cpi	r18, 0x04	; 4
     dec:	31 05       	cpc	r19, r1
     dee:	80 f4       	brcc	.+32     	; 0xe10 <malloc+0xa0>
     df0:	8a 81       	ldd	r24, Y+2	; 0x02
     df2:	9b 81       	ldd	r25, Y+3	; 0x03
     df4:	61 15       	cp	r22, r1
     df6:	71 05       	cpc	r23, r1
     df8:	21 f0       	breq	.+8      	; 0xe02 <malloc+0x92>
     dfa:	fb 01       	movw	r30, r22
     dfc:	93 83       	std	Z+3, r25	; 0x03
     dfe:	82 83       	std	Z+2, r24	; 0x02
     e00:	04 c0       	rjmp	.+8      	; 0xe0a <malloc+0x9a>
     e02:	90 93 0d 03 	sts	0x030D, r25
     e06:	80 93 0c 03 	sts	0x030C, r24
     e0a:	fe 01       	movw	r30, r28
     e0c:	32 96       	adiw	r30, 0x02	; 2
     e0e:	44 c0       	rjmp	.+136    	; 0xe98 <malloc+0x128>
     e10:	fe 01       	movw	r30, r28
     e12:	e2 0f       	add	r30, r18
     e14:	f3 1f       	adc	r31, r19
     e16:	81 93       	st	Z+, r24
     e18:	91 93       	st	Z+, r25
     e1a:	22 50       	subi	r18, 0x02	; 2
     e1c:	31 09       	sbc	r19, r1
     e1e:	39 83       	std	Y+1, r19	; 0x01
     e20:	28 83       	st	Y, r18
     e22:	3a c0       	rjmp	.+116    	; 0xe98 <malloc+0x128>
     e24:	20 91 0a 03 	lds	r18, 0x030A
     e28:	30 91 0b 03 	lds	r19, 0x030B
     e2c:	23 2b       	or	r18, r19
     e2e:	41 f4       	brne	.+16     	; 0xe40 <malloc+0xd0>
     e30:	20 91 02 01 	lds	r18, 0x0102
     e34:	30 91 03 01 	lds	r19, 0x0103
     e38:	30 93 0b 03 	sts	0x030B, r19
     e3c:	20 93 0a 03 	sts	0x030A, r18
     e40:	20 91 00 01 	lds	r18, 0x0100
     e44:	30 91 01 01 	lds	r19, 0x0101
     e48:	21 15       	cp	r18, r1
     e4a:	31 05       	cpc	r19, r1
     e4c:	41 f4       	brne	.+16     	; 0xe5e <malloc+0xee>
     e4e:	2d b7       	in	r18, 0x3d	; 61
     e50:	3e b7       	in	r19, 0x3e	; 62
     e52:	40 91 04 01 	lds	r20, 0x0104
     e56:	50 91 05 01 	lds	r21, 0x0105
     e5a:	24 1b       	sub	r18, r20
     e5c:	35 0b       	sbc	r19, r21
     e5e:	e0 91 0a 03 	lds	r30, 0x030A
     e62:	f0 91 0b 03 	lds	r31, 0x030B
     e66:	e2 17       	cp	r30, r18
     e68:	f3 07       	cpc	r31, r19
     e6a:	a0 f4       	brcc	.+40     	; 0xe94 <malloc+0x124>
     e6c:	2e 1b       	sub	r18, r30
     e6e:	3f 0b       	sbc	r19, r31
     e70:	28 17       	cp	r18, r24
     e72:	39 07       	cpc	r19, r25
     e74:	78 f0       	brcs	.+30     	; 0xe94 <malloc+0x124>
     e76:	ac 01       	movw	r20, r24
     e78:	4e 5f       	subi	r20, 0xFE	; 254
     e7a:	5f 4f       	sbci	r21, 0xFF	; 255
     e7c:	24 17       	cp	r18, r20
     e7e:	35 07       	cpc	r19, r21
     e80:	48 f0       	brcs	.+18     	; 0xe94 <malloc+0x124>
     e82:	4e 0f       	add	r20, r30
     e84:	5f 1f       	adc	r21, r31
     e86:	50 93 0b 03 	sts	0x030B, r21
     e8a:	40 93 0a 03 	sts	0x030A, r20
     e8e:	81 93       	st	Z+, r24
     e90:	91 93       	st	Z+, r25
     e92:	02 c0       	rjmp	.+4      	; 0xe98 <malloc+0x128>
     e94:	e0 e0       	ldi	r30, 0x00	; 0
     e96:	f0 e0       	ldi	r31, 0x00	; 0
     e98:	cf 01       	movw	r24, r30
     e9a:	df 91       	pop	r29
     e9c:	cf 91       	pop	r28
     e9e:	08 95       	ret

00000ea0 <free>:
     ea0:	cf 93       	push	r28
     ea2:	df 93       	push	r29
     ea4:	00 97       	sbiw	r24, 0x00	; 0
     ea6:	09 f4       	brne	.+2      	; 0xeaa <free+0xa>
     ea8:	87 c0       	rjmp	.+270    	; 0xfb8 <free+0x118>
     eaa:	fc 01       	movw	r30, r24
     eac:	32 97       	sbiw	r30, 0x02	; 2
     eae:	13 82       	std	Z+3, r1	; 0x03
     eb0:	12 82       	std	Z+2, r1	; 0x02
     eb2:	c0 91 0c 03 	lds	r28, 0x030C
     eb6:	d0 91 0d 03 	lds	r29, 0x030D
     eba:	20 97       	sbiw	r28, 0x00	; 0
     ebc:	81 f4       	brne	.+32     	; 0xede <free+0x3e>
     ebe:	20 81       	ld	r18, Z
     ec0:	31 81       	ldd	r19, Z+1	; 0x01
     ec2:	28 0f       	add	r18, r24
     ec4:	39 1f       	adc	r19, r25
     ec6:	80 91 0a 03 	lds	r24, 0x030A
     eca:	90 91 0b 03 	lds	r25, 0x030B
     ece:	82 17       	cp	r24, r18
     ed0:	93 07       	cpc	r25, r19
     ed2:	79 f5       	brne	.+94     	; 0xf32 <free+0x92>
     ed4:	f0 93 0b 03 	sts	0x030B, r31
     ed8:	e0 93 0a 03 	sts	0x030A, r30
     edc:	6d c0       	rjmp	.+218    	; 0xfb8 <free+0x118>
     ede:	de 01       	movw	r26, r28
     ee0:	20 e0       	ldi	r18, 0x00	; 0
     ee2:	30 e0       	ldi	r19, 0x00	; 0
     ee4:	ae 17       	cp	r26, r30
     ee6:	bf 07       	cpc	r27, r31
     ee8:	50 f4       	brcc	.+20     	; 0xefe <free+0x5e>
     eea:	12 96       	adiw	r26, 0x02	; 2
     eec:	4d 91       	ld	r20, X+
     eee:	5c 91       	ld	r21, X
     ef0:	13 97       	sbiw	r26, 0x03	; 3
     ef2:	9d 01       	movw	r18, r26
     ef4:	41 15       	cp	r20, r1
     ef6:	51 05       	cpc	r21, r1
     ef8:	09 f1       	breq	.+66     	; 0xf3c <free+0x9c>
     efa:	da 01       	movw	r26, r20
     efc:	f3 cf       	rjmp	.-26     	; 0xee4 <free+0x44>
     efe:	b3 83       	std	Z+3, r27	; 0x03
     f00:	a2 83       	std	Z+2, r26	; 0x02
     f02:	40 81       	ld	r20, Z
     f04:	51 81       	ldd	r21, Z+1	; 0x01
     f06:	84 0f       	add	r24, r20
     f08:	95 1f       	adc	r25, r21
     f0a:	8a 17       	cp	r24, r26
     f0c:	9b 07       	cpc	r25, r27
     f0e:	71 f4       	brne	.+28     	; 0xf2c <free+0x8c>
     f10:	8d 91       	ld	r24, X+
     f12:	9c 91       	ld	r25, X
     f14:	11 97       	sbiw	r26, 0x01	; 1
     f16:	84 0f       	add	r24, r20
     f18:	95 1f       	adc	r25, r21
     f1a:	02 96       	adiw	r24, 0x02	; 2
     f1c:	91 83       	std	Z+1, r25	; 0x01
     f1e:	80 83       	st	Z, r24
     f20:	12 96       	adiw	r26, 0x02	; 2
     f22:	8d 91       	ld	r24, X+
     f24:	9c 91       	ld	r25, X
     f26:	13 97       	sbiw	r26, 0x03	; 3
     f28:	93 83       	std	Z+3, r25	; 0x03
     f2a:	82 83       	std	Z+2, r24	; 0x02
     f2c:	21 15       	cp	r18, r1
     f2e:	31 05       	cpc	r19, r1
     f30:	29 f4       	brne	.+10     	; 0xf3c <free+0x9c>
     f32:	f0 93 0d 03 	sts	0x030D, r31
     f36:	e0 93 0c 03 	sts	0x030C, r30
     f3a:	3e c0       	rjmp	.+124    	; 0xfb8 <free+0x118>
     f3c:	d9 01       	movw	r26, r18
     f3e:	13 96       	adiw	r26, 0x03	; 3
     f40:	fc 93       	st	X, r31
     f42:	ee 93       	st	-X, r30
     f44:	12 97       	sbiw	r26, 0x02	; 2
     f46:	4d 91       	ld	r20, X+
     f48:	5d 91       	ld	r21, X+
     f4a:	a4 0f       	add	r26, r20
     f4c:	b5 1f       	adc	r27, r21
     f4e:	ea 17       	cp	r30, r26
     f50:	fb 07       	cpc	r31, r27
     f52:	79 f4       	brne	.+30     	; 0xf72 <free+0xd2>
     f54:	80 81       	ld	r24, Z
     f56:	91 81       	ldd	r25, Z+1	; 0x01
     f58:	84 0f       	add	r24, r20
     f5a:	95 1f       	adc	r25, r21
     f5c:	02 96       	adiw	r24, 0x02	; 2
     f5e:	d9 01       	movw	r26, r18
     f60:	11 96       	adiw	r26, 0x01	; 1
     f62:	9c 93       	st	X, r25
     f64:	8e 93       	st	-X, r24
     f66:	82 81       	ldd	r24, Z+2	; 0x02
     f68:	93 81       	ldd	r25, Z+3	; 0x03
     f6a:	13 96       	adiw	r26, 0x03	; 3
     f6c:	9c 93       	st	X, r25
     f6e:	8e 93       	st	-X, r24
     f70:	12 97       	sbiw	r26, 0x02	; 2
     f72:	e0 e0       	ldi	r30, 0x00	; 0
     f74:	f0 e0       	ldi	r31, 0x00	; 0
     f76:	8a 81       	ldd	r24, Y+2	; 0x02
     f78:	9b 81       	ldd	r25, Y+3	; 0x03
     f7a:	00 97       	sbiw	r24, 0x00	; 0
     f7c:	19 f0       	breq	.+6      	; 0xf84 <free+0xe4>
     f7e:	fe 01       	movw	r30, r28
     f80:	ec 01       	movw	r28, r24
     f82:	f9 cf       	rjmp	.-14     	; 0xf76 <free+0xd6>
     f84:	ce 01       	movw	r24, r28
     f86:	02 96       	adiw	r24, 0x02	; 2
     f88:	28 81       	ld	r18, Y
     f8a:	39 81       	ldd	r19, Y+1	; 0x01
     f8c:	82 0f       	add	r24, r18
     f8e:	93 1f       	adc	r25, r19
     f90:	20 91 0a 03 	lds	r18, 0x030A
     f94:	30 91 0b 03 	lds	r19, 0x030B
     f98:	28 17       	cp	r18, r24
     f9a:	39 07       	cpc	r19, r25
     f9c:	69 f4       	brne	.+26     	; 0xfb8 <free+0x118>
     f9e:	30 97       	sbiw	r30, 0x00	; 0
     fa0:	29 f4       	brne	.+10     	; 0xfac <free+0x10c>
     fa2:	10 92 0d 03 	sts	0x030D, r1
     fa6:	10 92 0c 03 	sts	0x030C, r1
     faa:	02 c0       	rjmp	.+4      	; 0xfb0 <free+0x110>
     fac:	13 82       	std	Z+3, r1	; 0x03
     fae:	12 82       	std	Z+2, r1	; 0x02
     fb0:	d0 93 0b 03 	sts	0x030B, r29
     fb4:	c0 93 0a 03 	sts	0x030A, r28
     fb8:	df 91       	pop	r29
     fba:	cf 91       	pop	r28
     fbc:	08 95       	ret

00000fbe <strncpy>:
     fbe:	fb 01       	movw	r30, r22
     fc0:	dc 01       	movw	r26, r24
     fc2:	41 50       	subi	r20, 0x01	; 1
     fc4:	50 40       	sbci	r21, 0x00	; 0
     fc6:	48 f0       	brcs	.+18     	; 0xfda <strncpy+0x1c>
     fc8:	01 90       	ld	r0, Z+
     fca:	0d 92       	st	X+, r0
     fcc:	00 20       	and	r0, r0
     fce:	c9 f7       	brne	.-14     	; 0xfc2 <strncpy+0x4>
     fd0:	01 c0       	rjmp	.+2      	; 0xfd4 <strncpy+0x16>
     fd2:	1d 92       	st	X+, r1
     fd4:	41 50       	subi	r20, 0x01	; 1
     fd6:	50 40       	sbci	r21, 0x00	; 0
     fd8:	e0 f7       	brcc	.-8      	; 0xfd2 <strncpy+0x14>
     fda:	08 95       	ret

00000fdc <fprintf>:
     fdc:	a0 e0       	ldi	r26, 0x00	; 0
     fde:	b0 e0       	ldi	r27, 0x00	; 0
     fe0:	e3 ef       	ldi	r30, 0xF3	; 243
     fe2:	f7 e0       	ldi	r31, 0x07	; 7
     fe4:	83 c2       	rjmp	.+1286   	; 0x14ec <__prologue_saves__+0x20>
     fe6:	ae 01       	movw	r20, r28
     fe8:	47 5f       	subi	r20, 0xF7	; 247
     fea:	5f 4f       	sbci	r21, 0xFF	; 255
     fec:	6f 81       	ldd	r22, Y+7	; 0x07
     fee:	78 85       	ldd	r23, Y+8	; 0x08
     ff0:	8d 81       	ldd	r24, Y+5	; 0x05
     ff2:	9e 81       	ldd	r25, Y+6	; 0x06
     ff4:	34 d0       	rcall	.+104    	; 0x105e <vfprintf>
     ff6:	e2 e0       	ldi	r30, 0x02	; 2
     ff8:	95 c2       	rjmp	.+1322   	; 0x1524 <__epilogue_restores__+0x20>

00000ffa <fputc>:
     ffa:	0f 93       	push	r16
     ffc:	1f 93       	push	r17
     ffe:	cf 93       	push	r28
    1000:	df 93       	push	r29
    1002:	18 2f       	mov	r17, r24
    1004:	09 2f       	mov	r16, r25
    1006:	eb 01       	movw	r28, r22
    1008:	8b 81       	ldd	r24, Y+3	; 0x03
    100a:	81 fd       	sbrc	r24, 1
    100c:	03 c0       	rjmp	.+6      	; 0x1014 <fputc+0x1a>
    100e:	8f ef       	ldi	r24, 0xFF	; 255
    1010:	9f ef       	ldi	r25, 0xFF	; 255
    1012:	20 c0       	rjmp	.+64     	; 0x1054 <fputc+0x5a>
    1014:	82 ff       	sbrs	r24, 2
    1016:	10 c0       	rjmp	.+32     	; 0x1038 <fputc+0x3e>
    1018:	4e 81       	ldd	r20, Y+6	; 0x06
    101a:	5f 81       	ldd	r21, Y+7	; 0x07
    101c:	2c 81       	ldd	r18, Y+4	; 0x04
    101e:	3d 81       	ldd	r19, Y+5	; 0x05
    1020:	42 17       	cp	r20, r18
    1022:	53 07       	cpc	r21, r19
    1024:	7c f4       	brge	.+30     	; 0x1044 <fputc+0x4a>
    1026:	e8 81       	ld	r30, Y
    1028:	f9 81       	ldd	r31, Y+1	; 0x01
    102a:	9f 01       	movw	r18, r30
    102c:	2f 5f       	subi	r18, 0xFF	; 255
    102e:	3f 4f       	sbci	r19, 0xFF	; 255
    1030:	39 83       	std	Y+1, r19	; 0x01
    1032:	28 83       	st	Y, r18
    1034:	10 83       	st	Z, r17
    1036:	06 c0       	rjmp	.+12     	; 0x1044 <fputc+0x4a>
    1038:	e8 85       	ldd	r30, Y+8	; 0x08
    103a:	f9 85       	ldd	r31, Y+9	; 0x09
    103c:	81 2f       	mov	r24, r17
    103e:	09 95       	icall
    1040:	89 2b       	or	r24, r25
    1042:	29 f7       	brne	.-54     	; 0x100e <fputc+0x14>
    1044:	2e 81       	ldd	r18, Y+6	; 0x06
    1046:	3f 81       	ldd	r19, Y+7	; 0x07
    1048:	2f 5f       	subi	r18, 0xFF	; 255
    104a:	3f 4f       	sbci	r19, 0xFF	; 255
    104c:	3f 83       	std	Y+7, r19	; 0x07
    104e:	2e 83       	std	Y+6, r18	; 0x06
    1050:	81 2f       	mov	r24, r17
    1052:	90 2f       	mov	r25, r16
    1054:	df 91       	pop	r29
    1056:	cf 91       	pop	r28
    1058:	1f 91       	pop	r17
    105a:	0f 91       	pop	r16
    105c:	08 95       	ret

0000105e <vfprintf>:
    105e:	ac e0       	ldi	r26, 0x0C	; 12
    1060:	b0 e0       	ldi	r27, 0x00	; 0
    1062:	e4 e3       	ldi	r30, 0x34	; 52
    1064:	f8 e0       	ldi	r31, 0x08	; 8
    1066:	32 c2       	rjmp	.+1124   	; 0x14cc <__prologue_saves__>
    1068:	7c 01       	movw	r14, r24
    106a:	6b 01       	movw	r12, r22
    106c:	8a 01       	movw	r16, r20
    106e:	fc 01       	movw	r30, r24
    1070:	17 82       	std	Z+7, r1	; 0x07
    1072:	16 82       	std	Z+6, r1	; 0x06
    1074:	83 81       	ldd	r24, Z+3	; 0x03
    1076:	81 ff       	sbrs	r24, 1
    1078:	b0 c1       	rjmp	.+864    	; 0x13da <vfprintf+0x37c>
    107a:	ce 01       	movw	r24, r28
    107c:	01 96       	adiw	r24, 0x01	; 1
    107e:	4c 01       	movw	r8, r24
    1080:	f7 01       	movw	r30, r14
    1082:	93 81       	ldd	r25, Z+3	; 0x03
    1084:	f6 01       	movw	r30, r12
    1086:	93 fd       	sbrc	r25, 3
    1088:	85 91       	lpm	r24, Z+
    108a:	93 ff       	sbrs	r25, 3
    108c:	81 91       	ld	r24, Z+
    108e:	6f 01       	movw	r12, r30
    1090:	88 23       	and	r24, r24
    1092:	09 f4       	brne	.+2      	; 0x1096 <vfprintf+0x38>
    1094:	9e c1       	rjmp	.+828    	; 0x13d2 <vfprintf+0x374>
    1096:	85 32       	cpi	r24, 0x25	; 37
    1098:	39 f4       	brne	.+14     	; 0x10a8 <vfprintf+0x4a>
    109a:	93 fd       	sbrc	r25, 3
    109c:	85 91       	lpm	r24, Z+
    109e:	93 ff       	sbrs	r25, 3
    10a0:	81 91       	ld	r24, Z+
    10a2:	6f 01       	movw	r12, r30
    10a4:	85 32       	cpi	r24, 0x25	; 37
    10a6:	21 f4       	brne	.+8      	; 0x10b0 <vfprintf+0x52>
    10a8:	b7 01       	movw	r22, r14
    10aa:	90 e0       	ldi	r25, 0x00	; 0
    10ac:	a6 df       	rcall	.-180    	; 0xffa <fputc>
    10ae:	e8 cf       	rjmp	.-48     	; 0x1080 <vfprintf+0x22>
    10b0:	51 2c       	mov	r5, r1
    10b2:	31 2c       	mov	r3, r1
    10b4:	20 e0       	ldi	r18, 0x00	; 0
    10b6:	20 32       	cpi	r18, 0x20	; 32
    10b8:	a0 f4       	brcc	.+40     	; 0x10e2 <vfprintf+0x84>
    10ba:	8b 32       	cpi	r24, 0x2B	; 43
    10bc:	69 f0       	breq	.+26     	; 0x10d8 <vfprintf+0x7a>
    10be:	30 f4       	brcc	.+12     	; 0x10cc <vfprintf+0x6e>
    10c0:	80 32       	cpi	r24, 0x20	; 32
    10c2:	59 f0       	breq	.+22     	; 0x10da <vfprintf+0x7c>
    10c4:	83 32       	cpi	r24, 0x23	; 35
    10c6:	69 f4       	brne	.+26     	; 0x10e2 <vfprintf+0x84>
    10c8:	20 61       	ori	r18, 0x10	; 16
    10ca:	2c c0       	rjmp	.+88     	; 0x1124 <vfprintf+0xc6>
    10cc:	8d 32       	cpi	r24, 0x2D	; 45
    10ce:	39 f0       	breq	.+14     	; 0x10de <vfprintf+0x80>
    10d0:	80 33       	cpi	r24, 0x30	; 48
    10d2:	39 f4       	brne	.+14     	; 0x10e2 <vfprintf+0x84>
    10d4:	21 60       	ori	r18, 0x01	; 1
    10d6:	26 c0       	rjmp	.+76     	; 0x1124 <vfprintf+0xc6>
    10d8:	22 60       	ori	r18, 0x02	; 2
    10da:	24 60       	ori	r18, 0x04	; 4
    10dc:	23 c0       	rjmp	.+70     	; 0x1124 <vfprintf+0xc6>
    10de:	28 60       	ori	r18, 0x08	; 8
    10e0:	21 c0       	rjmp	.+66     	; 0x1124 <vfprintf+0xc6>
    10e2:	27 fd       	sbrc	r18, 7
    10e4:	27 c0       	rjmp	.+78     	; 0x1134 <vfprintf+0xd6>
    10e6:	30 ed       	ldi	r19, 0xD0	; 208
    10e8:	38 0f       	add	r19, r24
    10ea:	3a 30       	cpi	r19, 0x0A	; 10
    10ec:	78 f4       	brcc	.+30     	; 0x110c <vfprintf+0xae>
    10ee:	26 ff       	sbrs	r18, 6
    10f0:	06 c0       	rjmp	.+12     	; 0x10fe <vfprintf+0xa0>
    10f2:	fa e0       	ldi	r31, 0x0A	; 10
    10f4:	5f 9e       	mul	r5, r31
    10f6:	30 0d       	add	r19, r0
    10f8:	11 24       	eor	r1, r1
    10fa:	53 2e       	mov	r5, r19
    10fc:	13 c0       	rjmp	.+38     	; 0x1124 <vfprintf+0xc6>
    10fe:	8a e0       	ldi	r24, 0x0A	; 10
    1100:	38 9e       	mul	r3, r24
    1102:	30 0d       	add	r19, r0
    1104:	11 24       	eor	r1, r1
    1106:	33 2e       	mov	r3, r19
    1108:	20 62       	ori	r18, 0x20	; 32
    110a:	0c c0       	rjmp	.+24     	; 0x1124 <vfprintf+0xc6>
    110c:	8e 32       	cpi	r24, 0x2E	; 46
    110e:	21 f4       	brne	.+8      	; 0x1118 <vfprintf+0xba>
    1110:	26 fd       	sbrc	r18, 6
    1112:	5f c1       	rjmp	.+702    	; 0x13d2 <vfprintf+0x374>
    1114:	20 64       	ori	r18, 0x40	; 64
    1116:	06 c0       	rjmp	.+12     	; 0x1124 <vfprintf+0xc6>
    1118:	8c 36       	cpi	r24, 0x6C	; 108
    111a:	11 f4       	brne	.+4      	; 0x1120 <vfprintf+0xc2>
    111c:	20 68       	ori	r18, 0x80	; 128
    111e:	02 c0       	rjmp	.+4      	; 0x1124 <vfprintf+0xc6>
    1120:	88 36       	cpi	r24, 0x68	; 104
    1122:	41 f4       	brne	.+16     	; 0x1134 <vfprintf+0xd6>
    1124:	f6 01       	movw	r30, r12
    1126:	93 fd       	sbrc	r25, 3
    1128:	85 91       	lpm	r24, Z+
    112a:	93 ff       	sbrs	r25, 3
    112c:	81 91       	ld	r24, Z+
    112e:	6f 01       	movw	r12, r30
    1130:	81 11       	cpse	r24, r1
    1132:	c1 cf       	rjmp	.-126    	; 0x10b6 <vfprintf+0x58>
    1134:	98 2f       	mov	r25, r24
    1136:	9f 7d       	andi	r25, 0xDF	; 223
    1138:	95 54       	subi	r25, 0x45	; 69
    113a:	93 30       	cpi	r25, 0x03	; 3
    113c:	28 f4       	brcc	.+10     	; 0x1148 <vfprintf+0xea>
    113e:	0c 5f       	subi	r16, 0xFC	; 252
    1140:	1f 4f       	sbci	r17, 0xFF	; 255
    1142:	ff e3       	ldi	r31, 0x3F	; 63
    1144:	f9 83       	std	Y+1, r31	; 0x01
    1146:	0d c0       	rjmp	.+26     	; 0x1162 <vfprintf+0x104>
    1148:	83 36       	cpi	r24, 0x63	; 99
    114a:	31 f0       	breq	.+12     	; 0x1158 <vfprintf+0xfa>
    114c:	83 37       	cpi	r24, 0x73	; 115
    114e:	71 f0       	breq	.+28     	; 0x116c <vfprintf+0x10e>
    1150:	83 35       	cpi	r24, 0x53	; 83
    1152:	09 f0       	breq	.+2      	; 0x1156 <vfprintf+0xf8>
    1154:	57 c0       	rjmp	.+174    	; 0x1204 <vfprintf+0x1a6>
    1156:	21 c0       	rjmp	.+66     	; 0x119a <vfprintf+0x13c>
    1158:	f8 01       	movw	r30, r16
    115a:	80 81       	ld	r24, Z
    115c:	89 83       	std	Y+1, r24	; 0x01
    115e:	0e 5f       	subi	r16, 0xFE	; 254
    1160:	1f 4f       	sbci	r17, 0xFF	; 255
    1162:	44 24       	eor	r4, r4
    1164:	43 94       	inc	r4
    1166:	51 2c       	mov	r5, r1
    1168:	54 01       	movw	r10, r8
    116a:	14 c0       	rjmp	.+40     	; 0x1194 <vfprintf+0x136>
    116c:	38 01       	movw	r6, r16
    116e:	f2 e0       	ldi	r31, 0x02	; 2
    1170:	6f 0e       	add	r6, r31
    1172:	71 1c       	adc	r7, r1
    1174:	f8 01       	movw	r30, r16
    1176:	a0 80       	ld	r10, Z
    1178:	b1 80       	ldd	r11, Z+1	; 0x01
    117a:	26 ff       	sbrs	r18, 6
    117c:	03 c0       	rjmp	.+6      	; 0x1184 <vfprintf+0x126>
    117e:	65 2d       	mov	r22, r5
    1180:	70 e0       	ldi	r23, 0x00	; 0
    1182:	02 c0       	rjmp	.+4      	; 0x1188 <vfprintf+0x12a>
    1184:	6f ef       	ldi	r22, 0xFF	; 255
    1186:	7f ef       	ldi	r23, 0xFF	; 255
    1188:	c5 01       	movw	r24, r10
    118a:	2c 87       	std	Y+12, r18	; 0x0c
    118c:	36 d1       	rcall	.+620    	; 0x13fa <strnlen>
    118e:	2c 01       	movw	r4, r24
    1190:	83 01       	movw	r16, r6
    1192:	2c 85       	ldd	r18, Y+12	; 0x0c
    1194:	2f 77       	andi	r18, 0x7F	; 127
    1196:	22 2e       	mov	r2, r18
    1198:	16 c0       	rjmp	.+44     	; 0x11c6 <vfprintf+0x168>
    119a:	38 01       	movw	r6, r16
    119c:	f2 e0       	ldi	r31, 0x02	; 2
    119e:	6f 0e       	add	r6, r31
    11a0:	71 1c       	adc	r7, r1
    11a2:	f8 01       	movw	r30, r16
    11a4:	a0 80       	ld	r10, Z
    11a6:	b1 80       	ldd	r11, Z+1	; 0x01
    11a8:	26 ff       	sbrs	r18, 6
    11aa:	03 c0       	rjmp	.+6      	; 0x11b2 <vfprintf+0x154>
    11ac:	65 2d       	mov	r22, r5
    11ae:	70 e0       	ldi	r23, 0x00	; 0
    11b0:	02 c0       	rjmp	.+4      	; 0x11b6 <vfprintf+0x158>
    11b2:	6f ef       	ldi	r22, 0xFF	; 255
    11b4:	7f ef       	ldi	r23, 0xFF	; 255
    11b6:	c5 01       	movw	r24, r10
    11b8:	2c 87       	std	Y+12, r18	; 0x0c
    11ba:	14 d1       	rcall	.+552    	; 0x13e4 <strnlen_P>
    11bc:	2c 01       	movw	r4, r24
    11be:	2c 85       	ldd	r18, Y+12	; 0x0c
    11c0:	20 68       	ori	r18, 0x80	; 128
    11c2:	22 2e       	mov	r2, r18
    11c4:	83 01       	movw	r16, r6
    11c6:	23 fc       	sbrc	r2, 3
    11c8:	19 c0       	rjmp	.+50     	; 0x11fc <vfprintf+0x19e>
    11ca:	83 2d       	mov	r24, r3
    11cc:	90 e0       	ldi	r25, 0x00	; 0
    11ce:	48 16       	cp	r4, r24
    11d0:	59 06       	cpc	r5, r25
    11d2:	a0 f4       	brcc	.+40     	; 0x11fc <vfprintf+0x19e>
    11d4:	b7 01       	movw	r22, r14
    11d6:	80 e2       	ldi	r24, 0x20	; 32
    11d8:	90 e0       	ldi	r25, 0x00	; 0
    11da:	0f df       	rcall	.-482    	; 0xffa <fputc>
    11dc:	3a 94       	dec	r3
    11de:	f5 cf       	rjmp	.-22     	; 0x11ca <vfprintf+0x16c>
    11e0:	f5 01       	movw	r30, r10
    11e2:	27 fc       	sbrc	r2, 7
    11e4:	85 91       	lpm	r24, Z+
    11e6:	27 fe       	sbrs	r2, 7
    11e8:	81 91       	ld	r24, Z+
    11ea:	5f 01       	movw	r10, r30
    11ec:	b7 01       	movw	r22, r14
    11ee:	90 e0       	ldi	r25, 0x00	; 0
    11f0:	04 df       	rcall	.-504    	; 0xffa <fputc>
    11f2:	31 10       	cpse	r3, r1
    11f4:	3a 94       	dec	r3
    11f6:	f1 e0       	ldi	r31, 0x01	; 1
    11f8:	4f 1a       	sub	r4, r31
    11fa:	51 08       	sbc	r5, r1
    11fc:	41 14       	cp	r4, r1
    11fe:	51 04       	cpc	r5, r1
    1200:	79 f7       	brne	.-34     	; 0x11e0 <vfprintf+0x182>
    1202:	de c0       	rjmp	.+444    	; 0x13c0 <vfprintf+0x362>
    1204:	84 36       	cpi	r24, 0x64	; 100
    1206:	11 f0       	breq	.+4      	; 0x120c <vfprintf+0x1ae>
    1208:	89 36       	cpi	r24, 0x69	; 105
    120a:	31 f5       	brne	.+76     	; 0x1258 <vfprintf+0x1fa>
    120c:	f8 01       	movw	r30, r16
    120e:	27 ff       	sbrs	r18, 7
    1210:	07 c0       	rjmp	.+14     	; 0x1220 <vfprintf+0x1c2>
    1212:	60 81       	ld	r22, Z
    1214:	71 81       	ldd	r23, Z+1	; 0x01
    1216:	82 81       	ldd	r24, Z+2	; 0x02
    1218:	93 81       	ldd	r25, Z+3	; 0x03
    121a:	0c 5f       	subi	r16, 0xFC	; 252
    121c:	1f 4f       	sbci	r17, 0xFF	; 255
    121e:	08 c0       	rjmp	.+16     	; 0x1230 <vfprintf+0x1d2>
    1220:	60 81       	ld	r22, Z
    1222:	71 81       	ldd	r23, Z+1	; 0x01
    1224:	88 27       	eor	r24, r24
    1226:	77 fd       	sbrc	r23, 7
    1228:	80 95       	com	r24
    122a:	98 2f       	mov	r25, r24
    122c:	0e 5f       	subi	r16, 0xFE	; 254
    122e:	1f 4f       	sbci	r17, 0xFF	; 255
    1230:	2f 76       	andi	r18, 0x6F	; 111
    1232:	b2 2e       	mov	r11, r18
    1234:	97 ff       	sbrs	r25, 7
    1236:	09 c0       	rjmp	.+18     	; 0x124a <vfprintf+0x1ec>
    1238:	90 95       	com	r25
    123a:	80 95       	com	r24
    123c:	70 95       	com	r23
    123e:	61 95       	neg	r22
    1240:	7f 4f       	sbci	r23, 0xFF	; 255
    1242:	8f 4f       	sbci	r24, 0xFF	; 255
    1244:	9f 4f       	sbci	r25, 0xFF	; 255
    1246:	20 68       	ori	r18, 0x80	; 128
    1248:	b2 2e       	mov	r11, r18
    124a:	2a e0       	ldi	r18, 0x0A	; 10
    124c:	30 e0       	ldi	r19, 0x00	; 0
    124e:	a4 01       	movw	r20, r8
    1250:	df d0       	rcall	.+446    	; 0x1410 <__ultoa_invert>
    1252:	a8 2e       	mov	r10, r24
    1254:	a8 18       	sub	r10, r8
    1256:	43 c0       	rjmp	.+134    	; 0x12de <vfprintf+0x280>
    1258:	85 37       	cpi	r24, 0x75	; 117
    125a:	29 f4       	brne	.+10     	; 0x1266 <vfprintf+0x208>
    125c:	2f 7e       	andi	r18, 0xEF	; 239
    125e:	b2 2e       	mov	r11, r18
    1260:	2a e0       	ldi	r18, 0x0A	; 10
    1262:	30 e0       	ldi	r19, 0x00	; 0
    1264:	25 c0       	rjmp	.+74     	; 0x12b0 <vfprintf+0x252>
    1266:	f2 2f       	mov	r31, r18
    1268:	f9 7f       	andi	r31, 0xF9	; 249
    126a:	bf 2e       	mov	r11, r31
    126c:	8f 36       	cpi	r24, 0x6F	; 111
    126e:	c1 f0       	breq	.+48     	; 0x12a0 <vfprintf+0x242>
    1270:	18 f4       	brcc	.+6      	; 0x1278 <vfprintf+0x21a>
    1272:	88 35       	cpi	r24, 0x58	; 88
    1274:	79 f0       	breq	.+30     	; 0x1294 <vfprintf+0x236>
    1276:	ad c0       	rjmp	.+346    	; 0x13d2 <vfprintf+0x374>
    1278:	80 37       	cpi	r24, 0x70	; 112
    127a:	19 f0       	breq	.+6      	; 0x1282 <vfprintf+0x224>
    127c:	88 37       	cpi	r24, 0x78	; 120
    127e:	21 f0       	breq	.+8      	; 0x1288 <vfprintf+0x22a>
    1280:	a8 c0       	rjmp	.+336    	; 0x13d2 <vfprintf+0x374>
    1282:	2f 2f       	mov	r18, r31
    1284:	20 61       	ori	r18, 0x10	; 16
    1286:	b2 2e       	mov	r11, r18
    1288:	b4 fe       	sbrs	r11, 4
    128a:	0d c0       	rjmp	.+26     	; 0x12a6 <vfprintf+0x248>
    128c:	8b 2d       	mov	r24, r11
    128e:	84 60       	ori	r24, 0x04	; 4
    1290:	b8 2e       	mov	r11, r24
    1292:	09 c0       	rjmp	.+18     	; 0x12a6 <vfprintf+0x248>
    1294:	24 ff       	sbrs	r18, 4
    1296:	0a c0       	rjmp	.+20     	; 0x12ac <vfprintf+0x24e>
    1298:	9f 2f       	mov	r25, r31
    129a:	96 60       	ori	r25, 0x06	; 6
    129c:	b9 2e       	mov	r11, r25
    129e:	06 c0       	rjmp	.+12     	; 0x12ac <vfprintf+0x24e>
    12a0:	28 e0       	ldi	r18, 0x08	; 8
    12a2:	30 e0       	ldi	r19, 0x00	; 0
    12a4:	05 c0       	rjmp	.+10     	; 0x12b0 <vfprintf+0x252>
    12a6:	20 e1       	ldi	r18, 0x10	; 16
    12a8:	30 e0       	ldi	r19, 0x00	; 0
    12aa:	02 c0       	rjmp	.+4      	; 0x12b0 <vfprintf+0x252>
    12ac:	20 e1       	ldi	r18, 0x10	; 16
    12ae:	32 e0       	ldi	r19, 0x02	; 2
    12b0:	f8 01       	movw	r30, r16
    12b2:	b7 fe       	sbrs	r11, 7
    12b4:	07 c0       	rjmp	.+14     	; 0x12c4 <vfprintf+0x266>
    12b6:	60 81       	ld	r22, Z
    12b8:	71 81       	ldd	r23, Z+1	; 0x01
    12ba:	82 81       	ldd	r24, Z+2	; 0x02
    12bc:	93 81       	ldd	r25, Z+3	; 0x03
    12be:	0c 5f       	subi	r16, 0xFC	; 252
    12c0:	1f 4f       	sbci	r17, 0xFF	; 255
    12c2:	06 c0       	rjmp	.+12     	; 0x12d0 <vfprintf+0x272>
    12c4:	60 81       	ld	r22, Z
    12c6:	71 81       	ldd	r23, Z+1	; 0x01
    12c8:	80 e0       	ldi	r24, 0x00	; 0
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	0e 5f       	subi	r16, 0xFE	; 254
    12ce:	1f 4f       	sbci	r17, 0xFF	; 255
    12d0:	a4 01       	movw	r20, r8
    12d2:	9e d0       	rcall	.+316    	; 0x1410 <__ultoa_invert>
    12d4:	a8 2e       	mov	r10, r24
    12d6:	a8 18       	sub	r10, r8
    12d8:	fb 2d       	mov	r31, r11
    12da:	ff 77       	andi	r31, 0x7F	; 127
    12dc:	bf 2e       	mov	r11, r31
    12de:	b6 fe       	sbrs	r11, 6
    12e0:	0b c0       	rjmp	.+22     	; 0x12f8 <vfprintf+0x29a>
    12e2:	2b 2d       	mov	r18, r11
    12e4:	2e 7f       	andi	r18, 0xFE	; 254
    12e6:	a5 14       	cp	r10, r5
    12e8:	50 f4       	brcc	.+20     	; 0x12fe <vfprintf+0x2a0>
    12ea:	b4 fe       	sbrs	r11, 4
    12ec:	0a c0       	rjmp	.+20     	; 0x1302 <vfprintf+0x2a4>
    12ee:	b2 fc       	sbrc	r11, 2
    12f0:	08 c0       	rjmp	.+16     	; 0x1302 <vfprintf+0x2a4>
    12f2:	2b 2d       	mov	r18, r11
    12f4:	2e 7e       	andi	r18, 0xEE	; 238
    12f6:	05 c0       	rjmp	.+10     	; 0x1302 <vfprintf+0x2a4>
    12f8:	7a 2c       	mov	r7, r10
    12fa:	2b 2d       	mov	r18, r11
    12fc:	03 c0       	rjmp	.+6      	; 0x1304 <vfprintf+0x2a6>
    12fe:	7a 2c       	mov	r7, r10
    1300:	01 c0       	rjmp	.+2      	; 0x1304 <vfprintf+0x2a6>
    1302:	75 2c       	mov	r7, r5
    1304:	24 ff       	sbrs	r18, 4
    1306:	0d c0       	rjmp	.+26     	; 0x1322 <vfprintf+0x2c4>
    1308:	fe 01       	movw	r30, r28
    130a:	ea 0d       	add	r30, r10
    130c:	f1 1d       	adc	r31, r1
    130e:	80 81       	ld	r24, Z
    1310:	80 33       	cpi	r24, 0x30	; 48
    1312:	11 f4       	brne	.+4      	; 0x1318 <vfprintf+0x2ba>
    1314:	29 7e       	andi	r18, 0xE9	; 233
    1316:	09 c0       	rjmp	.+18     	; 0x132a <vfprintf+0x2cc>
    1318:	22 ff       	sbrs	r18, 2
    131a:	06 c0       	rjmp	.+12     	; 0x1328 <vfprintf+0x2ca>
    131c:	73 94       	inc	r7
    131e:	73 94       	inc	r7
    1320:	04 c0       	rjmp	.+8      	; 0x132a <vfprintf+0x2cc>
    1322:	82 2f       	mov	r24, r18
    1324:	86 78       	andi	r24, 0x86	; 134
    1326:	09 f0       	breq	.+2      	; 0x132a <vfprintf+0x2cc>
    1328:	73 94       	inc	r7
    132a:	23 fd       	sbrc	r18, 3
    132c:	12 c0       	rjmp	.+36     	; 0x1352 <vfprintf+0x2f4>
    132e:	20 ff       	sbrs	r18, 0
    1330:	06 c0       	rjmp	.+12     	; 0x133e <vfprintf+0x2e0>
    1332:	5a 2c       	mov	r5, r10
    1334:	73 14       	cp	r7, r3
    1336:	18 f4       	brcc	.+6      	; 0x133e <vfprintf+0x2e0>
    1338:	53 0c       	add	r5, r3
    133a:	57 18       	sub	r5, r7
    133c:	73 2c       	mov	r7, r3
    133e:	73 14       	cp	r7, r3
    1340:	60 f4       	brcc	.+24     	; 0x135a <vfprintf+0x2fc>
    1342:	b7 01       	movw	r22, r14
    1344:	80 e2       	ldi	r24, 0x20	; 32
    1346:	90 e0       	ldi	r25, 0x00	; 0
    1348:	2c 87       	std	Y+12, r18	; 0x0c
    134a:	57 de       	rcall	.-850    	; 0xffa <fputc>
    134c:	73 94       	inc	r7
    134e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1350:	f6 cf       	rjmp	.-20     	; 0x133e <vfprintf+0x2e0>
    1352:	73 14       	cp	r7, r3
    1354:	10 f4       	brcc	.+4      	; 0x135a <vfprintf+0x2fc>
    1356:	37 18       	sub	r3, r7
    1358:	01 c0       	rjmp	.+2      	; 0x135c <vfprintf+0x2fe>
    135a:	31 2c       	mov	r3, r1
    135c:	24 ff       	sbrs	r18, 4
    135e:	11 c0       	rjmp	.+34     	; 0x1382 <vfprintf+0x324>
    1360:	b7 01       	movw	r22, r14
    1362:	80 e3       	ldi	r24, 0x30	; 48
    1364:	90 e0       	ldi	r25, 0x00	; 0
    1366:	2c 87       	std	Y+12, r18	; 0x0c
    1368:	48 de       	rcall	.-880    	; 0xffa <fputc>
    136a:	2c 85       	ldd	r18, Y+12	; 0x0c
    136c:	22 ff       	sbrs	r18, 2
    136e:	16 c0       	rjmp	.+44     	; 0x139c <vfprintf+0x33e>
    1370:	21 ff       	sbrs	r18, 1
    1372:	03 c0       	rjmp	.+6      	; 0x137a <vfprintf+0x31c>
    1374:	88 e5       	ldi	r24, 0x58	; 88
    1376:	90 e0       	ldi	r25, 0x00	; 0
    1378:	02 c0       	rjmp	.+4      	; 0x137e <vfprintf+0x320>
    137a:	88 e7       	ldi	r24, 0x78	; 120
    137c:	90 e0       	ldi	r25, 0x00	; 0
    137e:	b7 01       	movw	r22, r14
    1380:	0c c0       	rjmp	.+24     	; 0x139a <vfprintf+0x33c>
    1382:	82 2f       	mov	r24, r18
    1384:	86 78       	andi	r24, 0x86	; 134
    1386:	51 f0       	breq	.+20     	; 0x139c <vfprintf+0x33e>
    1388:	21 fd       	sbrc	r18, 1
    138a:	02 c0       	rjmp	.+4      	; 0x1390 <vfprintf+0x332>
    138c:	80 e2       	ldi	r24, 0x20	; 32
    138e:	01 c0       	rjmp	.+2      	; 0x1392 <vfprintf+0x334>
    1390:	8b e2       	ldi	r24, 0x2B	; 43
    1392:	27 fd       	sbrc	r18, 7
    1394:	8d e2       	ldi	r24, 0x2D	; 45
    1396:	b7 01       	movw	r22, r14
    1398:	90 e0       	ldi	r25, 0x00	; 0
    139a:	2f de       	rcall	.-930    	; 0xffa <fputc>
    139c:	a5 14       	cp	r10, r5
    139e:	30 f4       	brcc	.+12     	; 0x13ac <vfprintf+0x34e>
    13a0:	b7 01       	movw	r22, r14
    13a2:	80 e3       	ldi	r24, 0x30	; 48
    13a4:	90 e0       	ldi	r25, 0x00	; 0
    13a6:	29 de       	rcall	.-942    	; 0xffa <fputc>
    13a8:	5a 94       	dec	r5
    13aa:	f8 cf       	rjmp	.-16     	; 0x139c <vfprintf+0x33e>
    13ac:	aa 94       	dec	r10
    13ae:	f4 01       	movw	r30, r8
    13b0:	ea 0d       	add	r30, r10
    13b2:	f1 1d       	adc	r31, r1
    13b4:	80 81       	ld	r24, Z
    13b6:	b7 01       	movw	r22, r14
    13b8:	90 e0       	ldi	r25, 0x00	; 0
    13ba:	1f de       	rcall	.-962    	; 0xffa <fputc>
    13bc:	a1 10       	cpse	r10, r1
    13be:	f6 cf       	rjmp	.-20     	; 0x13ac <vfprintf+0x34e>
    13c0:	33 20       	and	r3, r3
    13c2:	09 f4       	brne	.+2      	; 0x13c6 <vfprintf+0x368>
    13c4:	5d ce       	rjmp	.-838    	; 0x1080 <vfprintf+0x22>
    13c6:	b7 01       	movw	r22, r14
    13c8:	80 e2       	ldi	r24, 0x20	; 32
    13ca:	90 e0       	ldi	r25, 0x00	; 0
    13cc:	16 de       	rcall	.-980    	; 0xffa <fputc>
    13ce:	3a 94       	dec	r3
    13d0:	f7 cf       	rjmp	.-18     	; 0x13c0 <vfprintf+0x362>
    13d2:	f7 01       	movw	r30, r14
    13d4:	86 81       	ldd	r24, Z+6	; 0x06
    13d6:	97 81       	ldd	r25, Z+7	; 0x07
    13d8:	02 c0       	rjmp	.+4      	; 0x13de <vfprintf+0x380>
    13da:	8f ef       	ldi	r24, 0xFF	; 255
    13dc:	9f ef       	ldi	r25, 0xFF	; 255
    13de:	2c 96       	adiw	r28, 0x0c	; 12
    13e0:	e2 e1       	ldi	r30, 0x12	; 18
    13e2:	90 c0       	rjmp	.+288    	; 0x1504 <__epilogue_restores__>

000013e4 <strnlen_P>:
    13e4:	fc 01       	movw	r30, r24
    13e6:	05 90       	lpm	r0, Z+
    13e8:	61 50       	subi	r22, 0x01	; 1
    13ea:	70 40       	sbci	r23, 0x00	; 0
    13ec:	01 10       	cpse	r0, r1
    13ee:	d8 f7       	brcc	.-10     	; 0x13e6 <strnlen_P+0x2>
    13f0:	80 95       	com	r24
    13f2:	90 95       	com	r25
    13f4:	8e 0f       	add	r24, r30
    13f6:	9f 1f       	adc	r25, r31
    13f8:	08 95       	ret

000013fa <strnlen>:
    13fa:	fc 01       	movw	r30, r24
    13fc:	61 50       	subi	r22, 0x01	; 1
    13fe:	70 40       	sbci	r23, 0x00	; 0
    1400:	01 90       	ld	r0, Z+
    1402:	01 10       	cpse	r0, r1
    1404:	d8 f7       	brcc	.-10     	; 0x13fc <strnlen+0x2>
    1406:	80 95       	com	r24
    1408:	90 95       	com	r25
    140a:	8e 0f       	add	r24, r30
    140c:	9f 1f       	adc	r25, r31
    140e:	08 95       	ret

00001410 <__ultoa_invert>:
    1410:	fa 01       	movw	r30, r20
    1412:	aa 27       	eor	r26, r26
    1414:	28 30       	cpi	r18, 0x08	; 8
    1416:	51 f1       	breq	.+84     	; 0x146c <__ultoa_invert+0x5c>
    1418:	20 31       	cpi	r18, 0x10	; 16
    141a:	81 f1       	breq	.+96     	; 0x147c <__ultoa_invert+0x6c>
    141c:	e8 94       	clt
    141e:	6f 93       	push	r22
    1420:	6e 7f       	andi	r22, 0xFE	; 254
    1422:	6e 5f       	subi	r22, 0xFE	; 254
    1424:	7f 4f       	sbci	r23, 0xFF	; 255
    1426:	8f 4f       	sbci	r24, 0xFF	; 255
    1428:	9f 4f       	sbci	r25, 0xFF	; 255
    142a:	af 4f       	sbci	r26, 0xFF	; 255
    142c:	b1 e0       	ldi	r27, 0x01	; 1
    142e:	3e d0       	rcall	.+124    	; 0x14ac <__ultoa_invert+0x9c>
    1430:	b4 e0       	ldi	r27, 0x04	; 4
    1432:	3c d0       	rcall	.+120    	; 0x14ac <__ultoa_invert+0x9c>
    1434:	67 0f       	add	r22, r23
    1436:	78 1f       	adc	r23, r24
    1438:	89 1f       	adc	r24, r25
    143a:	9a 1f       	adc	r25, r26
    143c:	a1 1d       	adc	r26, r1
    143e:	68 0f       	add	r22, r24
    1440:	79 1f       	adc	r23, r25
    1442:	8a 1f       	adc	r24, r26
    1444:	91 1d       	adc	r25, r1
    1446:	a1 1d       	adc	r26, r1
    1448:	6a 0f       	add	r22, r26
    144a:	71 1d       	adc	r23, r1
    144c:	81 1d       	adc	r24, r1
    144e:	91 1d       	adc	r25, r1
    1450:	a1 1d       	adc	r26, r1
    1452:	20 d0       	rcall	.+64     	; 0x1494 <__ultoa_invert+0x84>
    1454:	09 f4       	brne	.+2      	; 0x1458 <__ultoa_invert+0x48>
    1456:	68 94       	set
    1458:	3f 91       	pop	r19
    145a:	2a e0       	ldi	r18, 0x0A	; 10
    145c:	26 9f       	mul	r18, r22
    145e:	11 24       	eor	r1, r1
    1460:	30 19       	sub	r19, r0
    1462:	30 5d       	subi	r19, 0xD0	; 208
    1464:	31 93       	st	Z+, r19
    1466:	de f6       	brtc	.-74     	; 0x141e <__ultoa_invert+0xe>
    1468:	cf 01       	movw	r24, r30
    146a:	08 95       	ret
    146c:	46 2f       	mov	r20, r22
    146e:	47 70       	andi	r20, 0x07	; 7
    1470:	40 5d       	subi	r20, 0xD0	; 208
    1472:	41 93       	st	Z+, r20
    1474:	b3 e0       	ldi	r27, 0x03	; 3
    1476:	0f d0       	rcall	.+30     	; 0x1496 <__ultoa_invert+0x86>
    1478:	c9 f7       	brne	.-14     	; 0x146c <__ultoa_invert+0x5c>
    147a:	f6 cf       	rjmp	.-20     	; 0x1468 <__ultoa_invert+0x58>
    147c:	46 2f       	mov	r20, r22
    147e:	4f 70       	andi	r20, 0x0F	; 15
    1480:	40 5d       	subi	r20, 0xD0	; 208
    1482:	4a 33       	cpi	r20, 0x3A	; 58
    1484:	18 f0       	brcs	.+6      	; 0x148c <__ultoa_invert+0x7c>
    1486:	49 5d       	subi	r20, 0xD9	; 217
    1488:	31 fd       	sbrc	r19, 1
    148a:	40 52       	subi	r20, 0x20	; 32
    148c:	41 93       	st	Z+, r20
    148e:	02 d0       	rcall	.+4      	; 0x1494 <__ultoa_invert+0x84>
    1490:	a9 f7       	brne	.-22     	; 0x147c <__ultoa_invert+0x6c>
    1492:	ea cf       	rjmp	.-44     	; 0x1468 <__ultoa_invert+0x58>
    1494:	b4 e0       	ldi	r27, 0x04	; 4
    1496:	a6 95       	lsr	r26
    1498:	97 95       	ror	r25
    149a:	87 95       	ror	r24
    149c:	77 95       	ror	r23
    149e:	67 95       	ror	r22
    14a0:	ba 95       	dec	r27
    14a2:	c9 f7       	brne	.-14     	; 0x1496 <__ultoa_invert+0x86>
    14a4:	00 97       	sbiw	r24, 0x00	; 0
    14a6:	61 05       	cpc	r22, r1
    14a8:	71 05       	cpc	r23, r1
    14aa:	08 95       	ret
    14ac:	9b 01       	movw	r18, r22
    14ae:	ac 01       	movw	r20, r24
    14b0:	0a 2e       	mov	r0, r26
    14b2:	06 94       	lsr	r0
    14b4:	57 95       	ror	r21
    14b6:	47 95       	ror	r20
    14b8:	37 95       	ror	r19
    14ba:	27 95       	ror	r18
    14bc:	ba 95       	dec	r27
    14be:	c9 f7       	brne	.-14     	; 0x14b2 <__ultoa_invert+0xa2>
    14c0:	62 0f       	add	r22, r18
    14c2:	73 1f       	adc	r23, r19
    14c4:	84 1f       	adc	r24, r20
    14c6:	95 1f       	adc	r25, r21
    14c8:	a0 1d       	adc	r26, r0
    14ca:	08 95       	ret

000014cc <__prologue_saves__>:
    14cc:	2f 92       	push	r2
    14ce:	3f 92       	push	r3
    14d0:	4f 92       	push	r4
    14d2:	5f 92       	push	r5
    14d4:	6f 92       	push	r6
    14d6:	7f 92       	push	r7
    14d8:	8f 92       	push	r8
    14da:	9f 92       	push	r9
    14dc:	af 92       	push	r10
    14de:	bf 92       	push	r11
    14e0:	cf 92       	push	r12
    14e2:	df 92       	push	r13
    14e4:	ef 92       	push	r14
    14e6:	ff 92       	push	r15
    14e8:	0f 93       	push	r16
    14ea:	1f 93       	push	r17
    14ec:	cf 93       	push	r28
    14ee:	df 93       	push	r29
    14f0:	cd b7       	in	r28, 0x3d	; 61
    14f2:	de b7       	in	r29, 0x3e	; 62
    14f4:	ca 1b       	sub	r28, r26
    14f6:	db 0b       	sbc	r29, r27
    14f8:	0f b6       	in	r0, 0x3f	; 63
    14fa:	f8 94       	cli
    14fc:	de bf       	out	0x3e, r29	; 62
    14fe:	0f be       	out	0x3f, r0	; 63
    1500:	cd bf       	out	0x3d, r28	; 61
    1502:	09 94       	ijmp

00001504 <__epilogue_restores__>:
    1504:	2a 88       	ldd	r2, Y+18	; 0x12
    1506:	39 88       	ldd	r3, Y+17	; 0x11
    1508:	48 88       	ldd	r4, Y+16	; 0x10
    150a:	5f 84       	ldd	r5, Y+15	; 0x0f
    150c:	6e 84       	ldd	r6, Y+14	; 0x0e
    150e:	7d 84       	ldd	r7, Y+13	; 0x0d
    1510:	8c 84       	ldd	r8, Y+12	; 0x0c
    1512:	9b 84       	ldd	r9, Y+11	; 0x0b
    1514:	aa 84       	ldd	r10, Y+10	; 0x0a
    1516:	b9 84       	ldd	r11, Y+9	; 0x09
    1518:	c8 84       	ldd	r12, Y+8	; 0x08
    151a:	df 80       	ldd	r13, Y+7	; 0x07
    151c:	ee 80       	ldd	r14, Y+6	; 0x06
    151e:	fd 80       	ldd	r15, Y+5	; 0x05
    1520:	0c 81       	ldd	r16, Y+4	; 0x04
    1522:	1b 81       	ldd	r17, Y+3	; 0x03
    1524:	aa 81       	ldd	r26, Y+2	; 0x02
    1526:	b9 81       	ldd	r27, Y+1	; 0x01
    1528:	ce 0f       	add	r28, r30
    152a:	d1 1d       	adc	r29, r1
    152c:	0f b6       	in	r0, 0x3f	; 63
    152e:	f8 94       	cli
    1530:	de bf       	out	0x3e, r29	; 62
    1532:	0f be       	out	0x3f, r0	; 63
    1534:	cd bf       	out	0x3d, r28	; 61
    1536:	ed 01       	movw	r28, r26
    1538:	08 95       	ret

0000153a <_exit>:
    153a:	f8 94       	cli

0000153c <__stop_program>:
    153c:	ff cf       	rjmp	.-2      	; 0x153c <__stop_program>
