#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov 18 23:27:03 2018
# Process ID: 64856
# Current directory: /home/tao/DCE/lab9/lab9_3_2/lab9_3_2.runs/synth_1
# Command line: vivado -log lab8_2_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab8_2_1.tcl
# Log file: /home/tao/DCE/lab9/lab9_3_2/lab9_3_2.runs/synth_1/lab8_2_1.vds
# Journal file: /home/tao/DCE/lab9/lab9_3_2/lab9_3_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab8_2_1.tcl -notrace
Command: synth_design -top lab8_2_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 64863 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1241.828 ; gain = 79.812 ; free physical = 1108 ; free virtual = 2019
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab8_2_1' [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/imports/new/lab8_2_1.v:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.runs/synth_1/.Xil/Vivado-64856-tao-linux-vmware/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.runs/synth_1/.Xil/Vivado-64856-tao-linux-vmware/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/clock_divider.v:4]
	Parameter C5MHz bound to: 2500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/clock_divider.v:4]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/imports/new/counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'c_counter' [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/new/c_counter.v:4]
	Parameter MAX bound to: 9 - type: integer 
WARNING: [Synth 8-5788] Register v_reg in module c_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/new/c_counter.v:12]
INFO: [Synth 8-6155] done synthesizing module 'c_counter' (3#1) [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/new/c_counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'c_counter__parameterized0' [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/new/c_counter.v:4]
	Parameter MAX bound to: 5 - type: integer 
WARNING: [Synth 8-5788] Register v_reg in module c_counter__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/new/c_counter.v:12]
INFO: [Synth 8-6155] done synthesizing module 'c_counter__parameterized0' (3#1) [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/new/c_counter.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'init' does not match port width (4) of module 'c_counter' [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/imports/new/counter.v:18]
WARNING: [Synth 8-689] width (32) of port connection 'init' does not match port width (4) of module 'c_counter' [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/imports/new/counter.v:19]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/imports/new/counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'display' [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/imports/new/lab8_1_2.v:4]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_2' [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/imports/new/clock_divider.v:4]
	Parameter cp bound to: 2500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_2' (5#1) [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/imports/new/clock_divider.v:4]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/imports/new/lab1_4_2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (6#1) [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/imports/new/lab1_4_2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'display' (7#1) [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/imports/new/lab8_1_2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'lab8_2_1' (8#1) [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/imports/new/lab8_2_1.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1286.453 ; gain = 124.438 ; free physical = 1120 ; free virtual = 2032
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1286.453 ; gain = 124.438 ; free physical = 1120 ; free virtual = 2031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1286.453 ; gain = 124.438 ; free physical = 1120 ; free virtual = 2031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line16'
Finished Parsing XDC File [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line16'
Parsing XDC File [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_2_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_2_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1612.234 ; gain = 0.000 ; free physical = 847 ; free virtual = 1761
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1612.234 ; gain = 450.219 ; free physical = 754 ; free virtual = 1669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1612.234 ; gain = 450.219 ; free physical = 754 ; free virtual = 1669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk100MHz. (constraint file  /home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk100MHz. (constraint file  /home/tao/DCE/lab9/lab9_3_2/lab9_3_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for nolabel_line16. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1612.234 ; gain = 450.219 ; free physical = 756 ; free virtual = 1671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1612.234 ; gain = 450.219 ; free physical = 746 ; free virtual = 1661
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module c_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module c_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module clock_divider_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1612.234 ; gain = 450.219 ; free physical = 736 ; free virtual = 1653
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line16/clk_out1' to pin 'nolabel_line16/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1612.234 ; gain = 450.219 ; free physical = 615 ; free virtual = 1532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1612.234 ; gain = 450.219 ; free physical = 615 ; free virtual = 1532
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1612.234 ; gain = 450.219 ; free physical = 614 ; free virtual = 1531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1612.234 ; gain = 450.219 ; free physical = 614 ; free virtual = 1531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1612.234 ; gain = 450.219 ; free physical = 614 ; free virtual = 1531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1612.234 ; gain = 450.219 ; free physical = 614 ; free virtual = 1531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1612.234 ; gain = 450.219 ; free physical = 614 ; free virtual = 1531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1612.234 ; gain = 450.219 ; free physical = 614 ; free virtual = 1531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1612.234 ; gain = 450.219 ; free physical = 614 ; free virtual = 1531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |    24|
|3     |LUT1      |    13|
|4     |LUT2      |    50|
|5     |LUT3      |     4|
|6     |LUT4      |    16|
|7     |LUT5      |     6|
|8     |LUT6      |    31|
|9     |FDCE      |    16|
|10    |FDPE      |     2|
|11    |FDRE      |    68|
|12    |LDC       |     2|
|13    |IBUF      |     4|
|14    |OBUF      |    16|
+------+----------+------+

Report Instance Areas: 
+------+-------------------+--------------------------+------+
|      |Instance           |Module                    |Cells |
+------+-------------------+--------------------------+------+
|1     |top                |                          |   253|
|2     |  nolabel_line17   |clock_divider             |    69|
|3     |  nolabel_line18   |counter                   |    88|
|4     |    nolabel_line16 |c_counter                 |    17|
|5     |    nolabel_line17 |c_counter__parameterized0 |    17|
|6     |    nolabel_line18 |c_counter_0               |    34|
|7     |    nolabel_line19 |c_counter_1               |    20|
|8     |  nolabel_line19   |display                   |    75|
|9     |    CD             |clock_divider_2           |    66|
+------+-------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1612.234 ; gain = 450.219 ; free physical = 614 ; free virtual = 1531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1612.234 ; gain = 124.438 ; free physical = 662 ; free virtual = 1579
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1612.242 ; gain = 450.219 ; free physical = 662 ; free virtual = 1579
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1612.242 ; gain = 456.141 ; free physical = 660 ; free virtual = 1577
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tao/DCE/lab9/lab9_3_2/lab9_3_2.runs/synth_1/lab8_2_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab8_2_1_utilization_synth.rpt -pb lab8_2_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1636.246 ; gain = 0.000 ; free physical = 660 ; free virtual = 1577
INFO: [Common 17-206] Exiting Vivado at Sun Nov 18 23:27:53 2018...
