# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Project file D:/Questamsim_project/I2C_verify/I2C_verify.mpf was not found.
# Unable to open project.
# Loading project I2C_verify
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful with warnings.
# Compile of TEST2.sv was successful with warnings.
# Compile of TEST3.sv was successful with warnings.
# Compile of TEST4.sv was successful with warnings.
# Compile of TEST5.sv was successful with warnings.
# Compile of TEST6.sv was successful with warnings.
# Compile of TEST7.sv was successful with warnings.
# Compile of TEST8.sv was successful with warnings.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# 22 compiles, 0 failed with no errors.
vsim work.top -voptargs=+acc
# vsim work.top -voptargs="+acc" 
# Start time: 14:08:54 on Apr 01,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# ** Warning: C:\Users\PC\Documents\Chung_training\code\sim\driver.sv(94): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  480
# DEBUG i2c_slave; command byte received (write) at                 3482
# DEBUG i2c_slave; address received. adr=20, ack=1
# DEBUG i2c_slave; start condition detected at                 6560
# DEBUG i2c_slave; stop condition detected at                 6880
# DEBUG i2c_slave; start condition detected at                 7200
# ** Note: implicit $finish from program    : C:/Users/PC/Documents/Chung_training/code/rtl/RTL/i2c_slave_model.v(70)
#    Time: 10160 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
quit -sim
# End time: 14:10:42 on Apr 01,2024, Elapsed time: 0:01:48
# Errors: 0, Warnings: 1
vlog TEST1.sv
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 14:11:00 on Apr 01,2024
# vlog -reportprogress 300 TEST1.sv 
# ** Error: (vlog-7) Failed to open design unit file "TEST1.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:11:00 on Apr 01,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# F:/questasim64_10.7c/win64/vlog failed.
project compile TEST1.sv
# unknown or ambiguous subcommand "compile": must be addfile, addfolder, calculateorder, close, compileall, compileorder, compileoutofdate, currentsim, delete, env, filenames, history, new, open, removefile, simargs, or startsim
project compileall
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful with warnings.
# Compile of TEST2.sv was successful with warnings.
# Compile of TEST3.sv was successful with warnings.
# Compile of TEST4.sv was successful with warnings.
# Compile of TEST5.sv was successful with warnings.
# Compile of TEST6.sv was successful with warnings.
# Compile of TEST7.sv was successful with warnings.
# Compile of TEST8.sv was successful with warnings.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# 22 compiles, 0 failed with no errors.
vsim work.top -voptargs=+acc
# vsim work.top -voptargs="+acc" 
# Start time: 14:11:30 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:\Users\PC\Documents\Chung_training\code\sim\driver.sv(94): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  480
# DEBUG i2c_slave; start condition detected at                 3680
# DEBUG i2c_slave; stop condition detected at                 4000
# DEBUG i2c_slave; start condition detected at                 4320
# DEBUG i2c_slave; start condition detected at                 7520
# DEBUG i2c_slave; stop condition detected at                 7840
# DEBUG i2c_slave; start condition detected at                 8160
# ** Note: implicit $finish from program    : C:/Users/PC/Documents/Chung_training/code/rtl/RTL/i2c_slave_model.v(70)
#    Time: 10160 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  480
# DEBUG i2c_slave; start condition detected at                 3680
# DEBUG i2c_slave; stop condition detected at                 4000
# DEBUG i2c_slave; start condition detected at                 4320
# DEBUG i2c_slave; start condition detected at                 7520
# DEBUG i2c_slave; stop condition detected at                 7840
# DEBUG i2c_slave; start condition detected at                 8160
# ** Note: implicit $finish from program    : C:/Users/PC/Documents/Chung_training/code/rtl/RTL/i2c_slave_model.v(70)
#    Time: 10160 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
quit -sim
# End time: 14:33:43 on Apr 01,2024, Elapsed time: 0:22:13
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful with warnings.
# Compile of TEST2.sv was successful with warnings.
# Compile of TEST3.sv was successful with warnings.
# Compile of TEST4.sv was successful with warnings.
# Compile of TEST5.sv was successful with warnings.
# Compile of TEST6.sv was successful with warnings.
# Compile of TEST7.sv was successful with warnings.
# Compile of TEST8.sv was successful with warnings.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# 22 compiles, 0 failed with no errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful with warnings.
# Compile of TEST2.sv was successful with warnings.
# Compile of TEST3.sv was successful with warnings.
# Compile of TEST4.sv was successful with warnings.
# Compile of TEST5.sv was successful with warnings.
# Compile of TEST6.sv was successful with warnings.
# Compile of TEST7.sv was successful with warnings.
# Compile of TEST8.sv was successful with warnings.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 14:33:55 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:\Users\PC\Documents\Chung_training\code\sim\driver.sv(94): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
quit -sim
# End time: 14:34:28 on Apr 01,2024, Elapsed time: 0:00:33
# Errors: 0, Warnings: 1
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful with warnings.
# Compile of TEST2.sv was successful with warnings.
# Compile of TEST3.sv was successful with warnings.
# Compile of TEST4.sv was successful with warnings.
# Compile of TEST5.sv was successful with warnings.
# Compile of TEST6.sv was successful with warnings.
# Compile of TEST7.sv was successful with warnings.
# Compile of TEST8.sv was successful with warnings.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 14:34:38 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  480
# DEBUG i2c_slave; command byte received (write) at                 3482
# DEBUG i2c_slave; address received. adr=20, ack=1
# DEBUG i2c_slave; start condition detected at                 6560
# DEBUG i2c_slave; stop condition detected at                 6880
# DEBUG i2c_slave; start condition detected at                 7200
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv(13)
#    Time: 10160 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv line 13
# Causality operation skipped due to absence of debug database file
quit -sim
# End time: 14:41:37 on Apr 01,2024, Elapsed time: 0:06:59
# Errors: 0, Warnings: 1
project open D:/Questamsim_project/apb_fifo_i2c/apb_fifo_i2c
# reading F:/questasim64_10.7c/win64/../modelsim.ini
# Loading project apb_fifo_i2c
# 0 compiles, 11 failed with no errors.
# reading F:/questasim64_10.7c/win64/../modelsim.ini
# Loading project apb_fifo_i2c
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 14:43:01 on Apr 01,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'write_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /write_tb/dut/slave File: C:/Users/PC/Documents/Chung_training/code/rtl/RTL/i2c_slave_model.v
# Error loading design
# End time: 14:43:02 on Apr 01,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 14:43:34 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/write_tb/dut/apb/*
add wave -position insertpoint sim:/write_tb/dut/i2c/*
add wave -position insertpoint sim:/write_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; data block write 05 to address 04
# DEBUG i2c_slave; data block write 06 to address 05
# DEBUG i2c_slave; data block write 07 to address 06
# DEBUG i2c_slave; data block write 08 to address 07
# DEBUG i2c_slave; stop condition detected at                27120
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/writer_tb.v(270)
#    Time: 40490 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/writer_tb.v line 270
quit -sim
# End time: 14:46:29 on Apr 01,2024, Elapsed time: 0:02:55
# Errors: 0, Warnings: 0
project open D:/Questamsim_project/I2C_verify/I2C_verify
# reading F:/questasim64_10.7c/win64/../modelsim.ini
# Loading project I2C_verify
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful with warnings.
# Compile of TEST2.sv was successful with warnings.
# Compile of TEST3.sv was successful with warnings.
# Compile of TEST4.sv was successful with warnings.
# Compile of TEST5.sv was successful with warnings.
# Compile of TEST6.sv was successful with warnings.
# Compile of TEST7.sv was successful with warnings.
# Compile of TEST8.sv was successful with warnings.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 14:49:26 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# ** Warning: C:\Users\PC\Documents\Chung_training\code\sim\driver.sv(94): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'i2c_slave_model' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /top/DUT/slave File: C:/Users/PC/Documents/Chung_training/code/rtl/RTL/i2c_slave_model.v
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Error loading design
# End time: 14:49:27 on Apr 01,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful with warnings.
# Compile of TEST2.sv was successful with warnings.
# Compile of TEST3.sv was successful with warnings.
# Compile of TEST4.sv was successful with warnings.
# Compile of TEST5.sv was successful with warnings.
# Compile of TEST6.sv was successful with warnings.
# Compile of TEST7.sv was successful with warnings.
# Compile of TEST8.sv was successful with warnings.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 14:49:41 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  440
# DEBUG i2c_slave; start condition detected at                 3640
# DEBUG i2c_slave; stop condition detected at                 3960
# DEBUG i2c_slave; start condition detected at                 4280
# DEBUG i2c_slave; start condition detected at                 7480
# DEBUG i2c_slave; stop condition detected at                 7800
# DEBUG i2c_slave; start condition detected at                 8120
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv(16)
#    Time: 10120 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv line 16
quit -sim
# End time: 14:58:36 on Apr 01,2024, Elapsed time: 0:08:55
# Errors: 0, Warnings: 0
project open D:/Questamsim_project/apb_fifo_i2c/apb_fifo_i2c
# reading F:/questasim64_10.7c/win64/../modelsim.ini
# Loading project apb_fifo_i2c
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 15:01:19 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'write_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /write_tb/dut/slave File: C:/Users/PC/Documents/Chung_training/code/rtl/RTL/i2c_slave_model.v
# Error loading design
# End time: 15:01:20 on Apr 01,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# Compile of read_tb.v was successful.
# Compile of tb.v was successful.
# Compile of tb_top.v was successful.
# Compile of writer_tb.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.write_tb
# vsim -voptargs="+acc" work.write_tb 
# Start time: 15:01:39 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/write_tb/dut/i2c/*
add wave -position insertpoint sim:/write_tb/dut/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; data block write 05 to address 04
# DEBUG i2c_slave; data block write 06 to address 05
# DEBUG i2c_slave; data block write 07 to address 06
# DEBUG i2c_slave; data block write 08 to address 07
# DEBUG i2c_slave; stop condition detected at                27120
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/writer_tb.v(270)
#    Time: 40490 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/writer_tb.v line 270
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.write_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/write_tb/dut/apb/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; data block write 04 to address 03
# DEBUG i2c_slave; data block write 05 to address 04
# DEBUG i2c_slave; data block write 06 to address 05
# DEBUG i2c_slave; data block write 07 to address 06
# DEBUG i2c_slave; data block write 08 to address 07
# DEBUG i2c_slave; stop condition detected at                27120
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/writer_tb.v(270)
#    Time: 40490 ns  Iteration: 0  Instance: /write_tb
# 1
# Break in Module write_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/writer_tb.v line 270
quit -sim
# End time: 15:03:09 on Apr 01,2024, Elapsed time: 0:01:30
# Errors: 0, Warnings: 0
project open D:/Questamsim_project/apb_fifo_i2c/apb_fifo_i2c
project open D:/Questamsim_project/I2C_verify/I2C_verify
# reading F:/questasim64_10.7c/win64/../modelsim.ini
# Loading project I2C_verify
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv failed with 7 errors.
# Compile of TEST3.sv failed with 4 errors.
# Compile of TEST4.sv failed with 4 errors.
# Compile of TEST5.sv failed with 4 errors.
# Compile of TEST6.sv failed with 4 errors.
# Compile of TEST7.sv failed with 4 errors.
# Compile of TEST8.sv failed with 4 errors.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# 22 compiles, 7 failed with 31 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of top.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 15:22:55 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'i2c_slave_model' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /top/DUT/slave File: C:/Users/PC/Documents/Chung_training/code/rtl/RTL/i2c_slave_model.v
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Error loading design
# End time: 15:22:56 on Apr 01,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
# Load canceled
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 15:23:46 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; start condition detected at 	                 3680
# DEBUG i2c_slave; stop condition detected at 	                 4000
# DEBUG i2c_slave; start condition detected at 	                 4320
# DEBUG i2c_slave; start condition detected at 	                 7520
# DEBUG i2c_slave; stop condition detected at 	                 7840
# DEBUG i2c_slave; start condition detected at 	                 8160
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST1.sv(16)
#    Time: 10130 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST1.sv line 16
quit -sim
# End time: 15:26:01 on Apr 01,2024, Elapsed time: 0:02:15
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 15:26:14 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; start condition detected at 	                 3680
# DEBUG i2c_slave; stop condition detected at 	                 4000
# DEBUG i2c_slave; start condition detected at 	                 4320
# DEBUG i2c_slave; start condition detected at 	                 7520
# DEBUG i2c_slave; stop condition detected at 	                 7840
# DEBUG i2c_slave; start condition detected at 	                 8160
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv(17)
#    Time: 10150 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv line 17
quit -sim
# End time: 15:26:49 on Apr 01,2024, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 15:27:27 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv(17)
#    Time: 10150 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv line 17
quit -sim
# End time: 15:42:11 on Apr 01,2024, Elapsed time: 0:14:44
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv failed with 1 errors.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv failed with 1 errors.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 2 failed with 2 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
# Load canceled
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 15:44:20 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'top' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /top/DUT/slave File: C:/Users/PC/Documents/Chung_training/code/sim/i2c_slave_model.v
# Loading work.testcase(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'testcase' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /top/test File: C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv
# Loading work.assertion_cov(fast)
# Error loading design
# End time: 15:44:21 on Apr 01,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 15:44:46 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; data block write 02 to address 02
# DEBUG i2c_slave; data block write 02 to address 03
# DEBUG i2c_slave; data block write 03 to address 04
# DEBUG i2c_slave; data block write 03 to address 05
# DEBUG i2c_slave; data block write 04 to address 06
# DEBUG i2c_slave; data block write 04 to address 07
# DEBUG i2c_slave; data block write 0b to address 08
# DEBUG i2c_slave; data block write 0b to address 09
# DEBUG i2c_slave; data block write 0b to address 0a
# DEBUG i2c_slave; data block write 0b to address 0b
# DEBUG i2c_slave; data block write 0b to address 0c
# DEBUG i2c_slave; data block write 0b to address 0d
# DEBUG i2c_slave; data block write 0b to address 0e
# DEBUG i2c_slave; data block write 0b to address 0f
# DEBUG i2c_slave; data block write 0b to address 10
# DEBUG i2c_slave; data block write 0b to address 11
# DEBUG i2c_slave; data block write 0b to address 12
# DEBUG i2c_slave; data block write 0b to address 13
# DEBUG i2c_slave; data block write 0b to address 14
# DEBUG i2c_slave; data block write 0b to address 15
# DEBUG i2c_slave; data block write 0b to address 16
# DEBUG i2c_slave; data block write 0b to address 17
# DEBUG i2c_slave; data block write 0b to address 18
# DEBUG i2c_slave; data block write 0b to address 19
# DEBUG i2c_slave; data block write 0b to address 1a
# DEBUG i2c_slave; data block write 0b to address 1b
# DEBUG i2c_slave; data block write 0b to address 1c
# DEBUG i2c_slave; data block write 0b to address 1d
# DEBUG i2c_slave; data block write 0b to address 1e
# DEBUG i2c_slave; data block write 0b to address 1f
# DEBUG i2c_slave; data block write 0b to address 20
# DEBUG i2c_slave; data block write 0b to address 21
# DEBUG i2c_slave; data block write 0b to address 22
# DEBUG i2c_slave; data block write 0b to address 23
# DEBUG i2c_slave; data block write 0b to address 24
# DEBUG i2c_slave; data block write 0b to address 25
# DEBUG i2c_slave; data block write 0b to address 26
# DEBUG i2c_slave; data block write 0b to address 27
# DEBUG i2c_slave; data block write 0b to address 28
# DEBUG i2c_slave; data block write 0b to address 29
# DEBUG i2c_slave; data block write 0b to address 2a
# DEBUG i2c_slave; data block write 0b to address 2b
# DEBUG i2c_slave; data block write 0b to address 2c
# DEBUG i2c_slave; data block write 0b to address 2d
# DEBUG i2c_slave; data block write 0b to address 2e
# DEBUG i2c_slave; data block write 0b to address 2f
# DEBUG i2c_slave; data block write 0b to address 30
# DEBUG i2c_slave; data block write 0b to address 31
# DEBUG i2c_slave; data block write 0b to address 32
# DEBUG i2c_slave; data block write 0b to address 33
# DEBUG i2c_slave; data block write 0b to address 34
# DEBUG i2c_slave; data block write 0b to address 35
# DEBUG i2c_slave; data block write 0b to address 36
# DEBUG i2c_slave; data block write 0b to address 37
# DEBUG i2c_slave; data block write 0b to address 38
# DEBUG i2c_slave; data block write 0b to address 39
# DEBUG i2c_slave; data block write 0b to address 3a
# DEBUG i2c_slave; data block write 0b to address 3b
# DEBUG i2c_slave; data block write 0b to address 3c
# DEBUG i2c_slave; data block write 0b to address 3d
# DEBUG i2c_slave; data block write 0b to address 3e
# DEBUG i2c_slave; data block write 0b to address 3f
# DEBUG i2c_slave; data block write 0b to address 40
# DEBUG i2c_slave; data block write 0b to address 41
# DEBUG i2c_slave; data block write 0b to address 42
# DEBUG i2c_slave; data block write 0b to address 43
# DEBUG i2c_slave; data block write 0b to address 44
# DEBUG i2c_slave; data block write 0b to address 45
# DEBUG i2c_slave; data block write 0b to address 46
# DEBUG i2c_slave; data block write 0b to address 47
# DEBUG i2c_slave; data block write 0b to address 48
# DEBUG i2c_slave; data block write 0b to address 49
# DEBUG i2c_slave; data block write 0b to address 4a
# DEBUG i2c_slave; data block write 0b to address 4b
# DEBUG i2c_slave; data block write 0b to address 4c
# DEBUG i2c_slave; data block write 0b to address 4d
# DEBUG i2c_slave; data block write 0b to address 4e
# DEBUG i2c_slave; data block write 0b to address 4f
# DEBUG i2c_slave; data block write 0b to address 50
# DEBUG i2c_slave; data block write 0b to address 51
# DEBUG i2c_slave; data block write 0b to address 52
# DEBUG i2c_slave; data block write 0b to address 53
# DEBUG i2c_slave; data block write 0b to address 54
# DEBUG i2c_slave; data block write 0b to address 55
# DEBUG i2c_slave; data block write 0b to address 56
# DEBUG i2c_slave; data block write 0b to address 57
# DEBUG i2c_slave; data block write 0b to address 58
# DEBUG i2c_slave; data block write 0b to address 59
# DEBUG i2c_slave; data block write 0b to address 5a
# DEBUG i2c_slave; data block write 0b to address 5b
# DEBUG i2c_slave; data block write 0b to address 5c
# DEBUG i2c_slave; data block write 0b to address 5d
# DEBUG i2c_slave; data block write 0b to address 5e
# DEBUG i2c_slave; data block write 0b to address 5f
# DEBUG i2c_slave; data block write 0b to address 60
# DEBUG i2c_slave; data block write 0b to address 61
# DEBUG i2c_slave; data block write 0b to address 62
# DEBUG i2c_slave; data block write 0b to address 63
# DEBUG i2c_slave; data block write 0b to address 64
# DEBUG i2c_slave; data block write 0b to address 65
# DEBUG i2c_slave; data block write 0b to address 66
# DEBUG i2c_slave; data block write 0b to address 67
# DEBUG i2c_slave; data block write 0b to address 68
# DEBUG i2c_slave; data block write 0b to address 69
# DEBUG i2c_slave; data block write 0b to address 6a
# DEBUG i2c_slave; data block write 0b to address 6b
# DEBUG i2c_slave; data block write 0b to address 6c
# DEBUG i2c_slave; data block write 0b to address 6d
# DEBUG i2c_slave; data block write 0b to address 6e
# DEBUG i2c_slave; data block write 0b to address 6f
# DEBUG i2c_slave; data block write 0b to address 70
# DEBUG i2c_slave; data block write 0b to address 71
# DEBUG i2c_slave; data block write 0b to address 72
# DEBUG i2c_slave; data block write 0b to address 73
# DEBUG i2c_slave; data block write 0b to address 74
# DEBUG i2c_slave; data block write 0b to address 75
# DEBUG i2c_slave; data block write 0b to address 76
# DEBUG i2c_slave; data block write 0b to address 77
# DEBUG i2c_slave; data block write 0b to address 78
# DEBUG i2c_slave; data block write 0b to address 79
# DEBUG i2c_slave; data block write 0b to address 7a
# DEBUG i2c_slave; data block write 0b to address 7b
# DEBUG i2c_slave; data block write 0b to address 7c
# DEBUG i2c_slave; data block write 0b to address 7d
# DEBUG i2c_slave; data block write 0b to address 7e
# DEBUG i2c_slave; data block write 0b to address 7f
# DEBUG i2c_slave; data block write 0b to address 80
# DEBUG i2c_slave; data block write 0b to address 81
# DEBUG i2c_slave; data block write 0b to address 82
# DEBUG i2c_slave; data block write 0b to address 83
# DEBUG i2c_slave; data block write 0b to address 84
# DEBUG i2c_slave; data block write 0b to address 85
# DEBUG i2c_slave; data block write 0b to address 86
# DEBUG i2c_slave; data block write 0b to address 87
# DEBUG i2c_slave; data block write 0b to address 88
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv(20)
#    Time: 400330 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv line 20
quit -sim
# End time: 15:46:04 on Apr 01,2024, Elapsed time: 0:01:18
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 15:46:12 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; data block write 02 to address 02
# DEBUG i2c_slave; data block write 02 to address 03
# DEBUG i2c_slave; data block write 03 to address 04
# DEBUG i2c_slave; data block write 03 to address 05
# DEBUG i2c_slave; data block write 04 to address 06
# DEBUG i2c_slave; data block write 04 to address 07
# DEBUG i2c_slave; data block write 0b to address 08
# DEBUG i2c_slave; data block write 0b to address 09
# DEBUG i2c_slave; data block write 0b to address 0a
# DEBUG i2c_slave; data block write 0b to address 0b
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv(20)
#    Time: 40330 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv line 20
quit -sim
# End time: 15:49:13 on Apr 01,2024, Elapsed time: 0:03:01
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 15:49:20 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; stop condition detected at 	                 9760
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv(17)
#    Time: 10130 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv line 17
quti -sim
# invalid command name "quti"
quit -sim
# End time: 16:05:20 on Apr 01,2024, Elapsed time: 0:16:00
# Errors: 1, Warnings: 0
# Compile of assertion.sv failed with 1 errors.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv failed with 3 errors.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 2 failed with 4 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 16:06:15 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; stop condition detected at 	                 9760
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv(17)
#    Time: 10130 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv line 17
quit -sim
# End time: 16:25:53 on Apr 01,2024, Elapsed time: 0:19:38
# Errors: 0, Warnings: 0
project compileall
# Compile of assertion.sv was successful.
# Compile of driver.sv failed with 1 errors.
# Compile of env.sv failed with 1 errors.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv failed with 1 errors.
# Compile of TEST2.sv failed with 1 errors.
# Compile of TEST3.sv failed with 1 errors.
# Compile of TEST4.sv failed with 1 errors.
# Compile of TEST5.sv failed with 1 errors.
# Compile of TEST6.sv failed with 1 errors.
# Compile of TEST7.sv failed with 1 errors.
# Compile of TEST8.sv failed with 1 errors.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv failed with 1 errors.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 11 failed with 11 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv failed with 10 errors.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 1 failed with 10 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv failed with 2 errors.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 1 failed with 2 errors.
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 16:27:43 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; stop condition detected at 	                 9760
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv(17)
#    Time: 10130 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv line 17
quit -sim
# End time: 17:18:38 on Apr 01,2024, Elapsed time: 0:50:55
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 17:18:44 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  560
# DEBUG i2c_slave; start condition detected at 	                 3760
# DEBUG i2c_slave; stop condition detected at 	                 4080
# DEBUG i2c_slave; start condition detected at 	                 4400
# DEBUG i2c_slave; start condition detected at 	                 7600
# DEBUG i2c_slave; stop condition detected at 	                 7920
# DEBUG i2c_slave; start condition detected at 	                 8240
# DEBUG i2c_slave; start condition detected at 	                11440
# DEBUG i2c_slave; stop condition detected at 	                11760
# DEBUG i2c_slave; start condition detected at 	                12080
# DEBUG i2c_slave; start condition detected at 	                15280
# DEBUG i2c_slave; stop condition detected at 	                15600
# DEBUG i2c_slave; start condition detected at 	                15920
# DEBUG i2c_slave; start condition detected at 	                19120
# DEBUG i2c_slave; stop condition detected at 	                19440
# DEBUG i2c_slave; start condition detected at 	                19760
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv(21)
#    Time: 20240 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv line 21
quit -sim
# End time: 17:19:18 on Apr 01,2024, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 17:19:31 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; stop condition detected at 	                 9760
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv(17)
#    Time: 10130 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv line 17
quit -sim
# End time: 17:28:31 on Apr 01,2024, Elapsed time: 0:09:00
# Errors: 0, Warnings: 0
project compileall
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful with warnings.
# Compile of TEST2.sv was successful with warnings.
# Compile of TEST3.sv was successful with warnings.
# Compile of TEST4.sv was successful with warnings.
# Compile of TEST5.sv was successful with warnings.
# Compile of TEST6.sv was successful with warnings.
# Compile of TEST7.sv was successful with warnings.
# Compile of TEST8.sv was successful with warnings.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 17:28:39 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:\Users\PC\Documents\Chung_training\code\sim\driver.sv(52): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=b4, ack=1
# DEBUG i2c_slave; start condition detected at 	                 6560
# DEBUG i2c_slave; stop condition detected at 	                 6880
# DEBUG i2c_slave; start condition detected at 	                 7200
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv(17)
#    Time: 10130 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST2.sv line 17
quit -sim
# End time: 17:29:10 on Apr 01,2024, Elapsed time: 0:00:31
# Errors: 0, Warnings: 1
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful with warnings.
# Compile of TEST2.sv was successful with warnings.
# Compile of TEST3.sv was successful with warnings.
# Compile of TEST4.sv was successful with warnings.
# Compile of TEST5.sv was successful with warnings.
# Compile of TEST6.sv was successful with warnings.
# Compile of TEST7.sv was successful with warnings.
# Compile of TEST8.sv was successful with warnings.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 17:30:32 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# ** Warning: C:\Users\PC\Documents\Chung_training\code\sim\driver.sv(52): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=b4, ack=1
# DEBUG i2c_slave; start condition detected at 	                 6560
# DEBUG i2c_slave; stop condition detected at 	                 6880
# DEBUG i2c_slave; start condition detected at 	                 7200
# DEBUG i2c_slave; command byte received (write) at 	                10202
# DEBUG i2c_slave; address received. adr=b4, ack=1
# DEBUG i2c_slave; start condition detected at 	                13280
# DEBUG i2c_slave; stop condition detected at 	                13600
# DEBUG i2c_slave; start condition detected at 	                13920
# DEBUG i2c_slave; command byte received (write) at 	                16922
# DEBUG i2c_slave; address received. adr=e4, ack=1
# DEBUG i2c_slave; start condition detected at 	                20000
# DEBUG i2c_slave; stop condition detected at 	                20320
# DEBUG i2c_slave; start condition detected at 	                20640
# DEBUG i2c_slave; command byte received (write) at 	                23642
# DEBUG i2c_slave; address received. adr=e4, ack=1
# DEBUG i2c_slave; start condition detected at 	                26720
# DEBUG i2c_slave; stop condition detected at 	                27040
# DEBUG i2c_slave; start condition detected at 	                27360
# DEBUG i2c_slave; command byte received (write) at 	                30362
# DEBUG i2c_slave; address received. adr=92, ack=1
# DEBUG i2c_slave; start condition detected at 	                33440
# DEBUG i2c_slave; stop condition detected at 	                33760
# DEBUG i2c_slave; start condition detected at 	                34080
# DEBUG i2c_slave; command byte received (write) at 	                37082
# DEBUG i2c_slave; address received. adr=92, ack=1
# DEBUG i2c_slave; start condition detected at 	                40160
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv(20)
#    Time: 40330 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv line 20
quit -sim
# End time: 17:31:14 on Apr 01,2024, Elapsed time: 0:00:42
# Errors: 0, Warnings: 1
project compileall
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful with warnings.
# Compile of TEST2.sv was successful with warnings.
# Compile of TEST3.sv was successful with warnings.
# Compile of TEST4.sv was successful with warnings.
# Compile of TEST5.sv was successful with warnings.
# Compile of TEST6.sv was successful with warnings.
# Compile of TEST7.sv was successful with warnings.
# Compile of TEST8.sv was successful with warnings.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 17:31:41 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:\Users\PC\Documents\Chung_training\code\sim\driver.sv(52): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=b4, ack=1
# DEBUG i2c_slave; start condition detected at 	                 6560
# DEBUG i2c_slave; stop condition detected at 	                 6880
# DEBUG i2c_slave; start condition detected at 	                 7200
# DEBUG i2c_slave; command byte received (write) at 	                10202
# DEBUG i2c_slave; address received. adr=b4, ack=1
# DEBUG i2c_slave; start condition detected at 	                13280
# DEBUG i2c_slave; stop condition detected at 	                13600
# DEBUG i2c_slave; start condition detected at 	                13920
# DEBUG i2c_slave; command byte received (write) at 	                16922
# DEBUG i2c_slave; address received. adr=e4, ack=1
# DEBUG i2c_slave; start condition detected at 	                20000
# DEBUG i2c_slave; stop condition detected at 	                20320
# DEBUG i2c_slave; start condition detected at 	                20640
# DEBUG i2c_slave; command byte received (write) at 	                23642
# DEBUG i2c_slave; address received. adr=e4, ack=1
# DEBUG i2c_slave; start condition detected at 	                26720
# DEBUG i2c_slave; stop condition detected at 	                27040
# DEBUG i2c_slave; start condition detected at 	                27360
# DEBUG i2c_slave; command byte received (write) at 	                30362
# DEBUG i2c_slave; address received. adr=92, ack=1
# DEBUG i2c_slave; start condition detected at 	                33440
# DEBUG i2c_slave; stop condition detected at 	                33760
# DEBUG i2c_slave; start condition detected at 	                34080
# DEBUG i2c_slave; command byte received (write) at 	                37082
# DEBUG i2c_slave; address received. adr=92, ack=1
# DEBUG i2c_slave; start condition detected at 	                40160
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv(29)
#    Time: 40310 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv line 29
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/apb/*
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=b4, ack=1
# DEBUG i2c_slave; start condition detected at 	                 6560
# DEBUG i2c_slave; stop condition detected at 	                 6880
# DEBUG i2c_slave; start condition detected at 	                 7200
# DEBUG i2c_slave; command byte received (write) at 	                10202
# DEBUG i2c_slave; address received. adr=b4, ack=1
# DEBUG i2c_slave; start condition detected at 	                13280
# DEBUG i2c_slave; stop condition detected at 	                13600
# DEBUG i2c_slave; start condition detected at 	                13920
# DEBUG i2c_slave; command byte received (write) at 	                16922
# DEBUG i2c_slave; address received. adr=e4, ack=1
# DEBUG i2c_slave; start condition detected at 	                20000
# DEBUG i2c_slave; stop condition detected at 	                20320
# DEBUG i2c_slave; start condition detected at 	                20640
# DEBUG i2c_slave; command byte received (write) at 	                23642
# DEBUG i2c_slave; address received. adr=e4, ack=1
# DEBUG i2c_slave; start condition detected at 	                26720
# DEBUG i2c_slave; stop condition detected at 	                27040
# DEBUG i2c_slave; start condition detected at 	                27360
# DEBUG i2c_slave; command byte received (write) at 	                30362
# DEBUG i2c_slave; address received. adr=92, ack=1
# DEBUG i2c_slave; start condition detected at 	                33440
# DEBUG i2c_slave; stop condition detected at 	                33760
# DEBUG i2c_slave; start condition detected at 	                34080
# DEBUG i2c_slave; command byte received (write) at 	                37082
# DEBUG i2c_slave; address received. adr=92, ack=1
# DEBUG i2c_slave; start condition detected at 	                40160
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv(29)
#    Time: 40310 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv line 29
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful with warnings.
# Compile of TEST2.sv was successful with warnings.
# Compile of TEST3.sv was successful with warnings.
# Compile of TEST4.sv was successful with warnings.
# Compile of TEST5.sv was successful with warnings.
# Compile of TEST6.sv was successful with warnings.
# Compile of TEST7.sv was successful with warnings.
# Compile of TEST8.sv was successful with warnings.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=b4, ack=1
# DEBUG i2c_slave; start condition detected at 	                 6560
# DEBUG i2c_slave; stop condition detected at 	                 6880
# DEBUG i2c_slave; start condition detected at 	                 7200
# DEBUG i2c_slave; command byte received (write) at 	                10202
# DEBUG i2c_slave; address received. adr=b4, ack=1
# DEBUG i2c_slave; start condition detected at 	                13280
# DEBUG i2c_slave; stop condition detected at 	                13600
# DEBUG i2c_slave; start condition detected at 	                13920
# DEBUG i2c_slave; command byte received (write) at 	                16922
# DEBUG i2c_slave; address received. adr=e4, ack=1
# DEBUG i2c_slave; start condition detected at 	                20000
# DEBUG i2c_slave; stop condition detected at 	                20320
# DEBUG i2c_slave; start condition detected at 	                20640
# DEBUG i2c_slave; command byte received (write) at 	                23642
# DEBUG i2c_slave; address received. adr=e4, ack=1
# DEBUG i2c_slave; start condition detected at 	                26720
# DEBUG i2c_slave; stop condition detected at 	                27040
# DEBUG i2c_slave; start condition detected at 	                27360
# DEBUG i2c_slave; command byte received (write) at 	                30362
# DEBUG i2c_slave; address received. adr=92, ack=1
# DEBUG i2c_slave; start condition detected at 	                33440
# DEBUG i2c_slave; stop condition detected at 	                33760
# DEBUG i2c_slave; start condition detected at 	                34080
# DEBUG i2c_slave; command byte received (write) at 	                37082
# DEBUG i2c_slave; address received. adr=92, ack=1
# DEBUG i2c_slave; start condition detected at 	                40160
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv(29)
#    Time: 40310 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv line 29
quit -sim
# End time: 17:34:01 on Apr 01,2024, Elapsed time: 0:02:20
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful with warnings.
# Compile of TEST2.sv was successful with warnings.
# Compile of TEST3.sv was successful with warnings.
# Compile of TEST4.sv was successful with warnings.
# Compile of TEST5.sv was successful with warnings.
# Compile of TEST6.sv was successful with warnings.
# Compile of TEST7.sv was successful with warnings.
# Compile of TEST8.sv was successful with warnings.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 17:34:08 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=b4, ack=1
# DEBUG i2c_slave; start condition detected at 	                 6560
# DEBUG i2c_slave; stop condition detected at 	                 6880
# DEBUG i2c_slave; start condition detected at 	                 7200
# DEBUG i2c_slave; command byte received (write) at 	                10202
# DEBUG i2c_slave; address received. adr=b4, ack=1
# DEBUG i2c_slave; start condition detected at 	                13280
# DEBUG i2c_slave; stop condition detected at 	                13600
# DEBUG i2c_slave; start condition detected at 	                13920
# DEBUG i2c_slave; command byte received (write) at 	                16922
# DEBUG i2c_slave; address received. adr=e4, ack=1
# DEBUG i2c_slave; start condition detected at 	                20000
# DEBUG i2c_slave; stop condition detected at 	                20320
# DEBUG i2c_slave; start condition detected at 	                20640
# DEBUG i2c_slave; command byte received (write) at 	                23642
# DEBUG i2c_slave; address received. adr=e4, ack=1
# DEBUG i2c_slave; start condition detected at 	                26720
# DEBUG i2c_slave; stop condition detected at 	                27040
# DEBUG i2c_slave; start condition detected at 	                27360
# DEBUG i2c_slave; command byte received (write) at 	                30362
# DEBUG i2c_slave; address received. adr=92, ack=1
# DEBUG i2c_slave; start condition detected at 	                33440
# DEBUG i2c_slave; stop condition detected at 	                33760
# DEBUG i2c_slave; start condition detected at 	                34080
# DEBUG i2c_slave; command byte received (write) at 	                37082
# DEBUG i2c_slave; address received. adr=92, ack=1
# DEBUG i2c_slave; start condition detected at 	                40160
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv(29)
#    Time: 40310 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv line 29
quit -sim
# End time: 17:34:31 on Apr 01,2024, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
project compileall
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 17:35:07 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; data block write 02 to address 02
# DEBUG i2c_slave; data block write 02 to address 03
# DEBUG i2c_slave; data block write 03 to address 04
# DEBUG i2c_slave; data block write 03 to address 05
# DEBUG i2c_slave; data block write 04 to address 06
# DEBUG i2c_slave; data block write 04 to address 07
# DEBUG i2c_slave; data block write 0a to address 08
# DEBUG i2c_slave; data block write 0a to address 09
# DEBUG i2c_slave; data block write 0a to address 0a
# DEBUG i2c_slave; data block write 0a to address 0b
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv(29)
#    Time: 40310 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv line 29
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; data block write 02 to address 02
# DEBUG i2c_slave; data block write 02 to address 03
# DEBUG i2c_slave; data block write 03 to address 04
# DEBUG i2c_slave; data block write 03 to address 05
# DEBUG i2c_slave; data block write 04 to address 06
# DEBUG i2c_slave; data block write 04 to address 07
# DEBUG i2c_slave; data block write 0a to address 08
# DEBUG i2c_slave; data block write 0a to address 09
# DEBUG i2c_slave; data block write 0a to address 0a
# DEBUG i2c_slave; data block write 0a to address 0b
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv(29)
#    Time: 40310 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv line 29
quit -sim
# End time: 17:44:58 on Apr 01,2024, Elapsed time: 0:09:51
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 17:45:06 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; data block write 02 to address 02
# DEBUG i2c_slave; data block write 02 to address 03
# DEBUG i2c_slave; data block write 03 to address 04
# DEBUG i2c_slave; data block write 03 to address 05
# DEBUG i2c_slave; data block write 04 to address 06
# DEBUG i2c_slave; data block write 04 to address 07
# DEBUG i2c_slave; data block write 0c to address 08
# DEBUG i2c_slave; data block write 0c to address 09
# DEBUG i2c_slave; data block write 0c to address 0a
# DEBUG i2c_slave; data block write 0c to address 0b
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv(31)
#    Time: 40350 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv line 31
quit -sim
# End time: 17:47:16 on Apr 01,2024, Elapsed time: 0:02:10
# Errors: 0, Warnings: 0
project compileall
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 17:47:39 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv(33)
#    Time: 40390 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv line 33
quit -sim
# End time: 17:48:22 on Apr 01,2024, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 17:48:45 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; data block write 02 to address 02
# DEBUG i2c_slave; data block write 02 to address 03
# DEBUG i2c_slave; data block write 03 to address 04
# DEBUG i2c_slave; data block write 03 to address 05
# DEBUG i2c_slave; data block write 04 to address 06
# DEBUG i2c_slave; data block write 04 to address 07
# DEBUG i2c_slave; data block write 0d to address 08
# DEBUG i2c_slave; data block write 0d to address 09
# DEBUG i2c_slave; data block write 0d to address 0a
# DEBUG i2c_slave; data block write 0d to address 0b
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv(33)
#    Time: 40390 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv line 33
run
# ** Note: implicit $finish from program    : C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv(33)
#    Time: 40390 ns  Iteration: 1  Instance: /top/test
# 1
# Simulation stop requested.
quit -sim
# End time: 17:50:02 on Apr 01,2024, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 17:50:11 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/i2c/*
add wave -position insertpoint sim:/top/DUT/slave/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; data block write 02 to address 02
# DEBUG i2c_slave; data block write 02 to address 03
# DEBUG i2c_slave; data block write 03 to address 04
# DEBUG i2c_slave; data block write 03 to address 05
# DEBUG i2c_slave; data block write 04 to address 06
# DEBUG i2c_slave; data block write 04 to address 07
# DEBUG i2c_slave; data block write 0b to address 08
# DEBUG i2c_slave; data block write 0b to address 09
# DEBUG i2c_slave; data block write 0b to address 0a
# DEBUG i2c_slave; data block write 0b to address 0b
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv(31)
#    Time: 40350 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv line 31
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
add wave -position insertpoint sim:/top/DUT/apb/*
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; data block write 02 to address 02
# DEBUG i2c_slave; data block write 02 to address 03
# DEBUG i2c_slave; data block write 03 to address 04
# DEBUG i2c_slave; data block write 03 to address 05
# DEBUG i2c_slave; data block write 04 to address 06
# DEBUG i2c_slave; data block write 04 to address 07
# DEBUG i2c_slave; data block write 0b to address 08
# DEBUG i2c_slave; data block write 0b to address 09
# DEBUG i2c_slave; data block write 0b to address 0a
# DEBUG i2c_slave; data block write 0b to address 0b
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv(31)
#    Time: 40350 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv line 31
quit -sim
# End time: 17:56:54 on Apr 01,2024, Elapsed time: 0:06:43
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 17:57:04 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; data block write 02 to address 02
# DEBUG i2c_slave; data block write 02 to address 03
# DEBUG i2c_slave; data block write 03 to address 04
# DEBUG i2c_slave; data block write 03 to address 05
# DEBUG i2c_slave; data block write 04 to address 06
# DEBUG i2c_slave; data block write 04 to address 07
# DEBUG i2c_slave; data block write 0b to address 08
# DEBUG i2c_slave; data block write 0b to address 09
# DEBUG i2c_slave; data block write 0b to address 0a
# DEBUG i2c_slave; data block write 0b to address 0b
# DEBUG i2c_slave; data block write 0b to address 0c
# DEBUG i2c_slave; stop condition detected at 	                41440
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv(32)
#    Time: 80850 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv line 32
quit -sim
# End time: 17:59:29 on Apr 01,2024, Elapsed time: 0:02:25
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 17:59:36 on Apr 01,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; address received. adr=01, ack=1
# DEBUG i2c_slave; data block write 01 to address 01
# DEBUG i2c_slave; data block write 02 to address 02
# DEBUG i2c_slave; data block write 02 to address 03
# DEBUG i2c_slave; data block write 03 to address 04
# DEBUG i2c_slave; data block write 03 to address 05
# DEBUG i2c_slave; data block write 04 to address 06
# DEBUG i2c_slave; data block write 04 to address 07
# DEBUG i2c_slave; data block write 0b to address 08
# DEBUG i2c_slave; data block write 0b to address 09
# DEBUG i2c_slave; data block write 0b to address 0a
# DEBUG i2c_slave; data block write 0b to address 0b
# DEBUG i2c_slave; data block write 0b to address 0c
# DEBUG i2c_slave; stop condition detected at 	                41440
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv(32)
#    Time: 80850 ns  Iteration: 1  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST3.sv line 32
quit -sim
# End time: 18:00:44 on Apr 01,2024, Elapsed time: 0:01:08
# Errors: 0, Warnings: 0
# Compile of assertion.sv was successful.
# Compile of driver.sv was successful.
# Compile of env.sv was successful.
# Compile of interface.sv was successful.
# Compile of stimulus.sv was successful.
# Compile of TEST1.sv was successful.
# Compile of TEST2.sv was successful.
# Compile of TEST3.sv was successful.
# Compile of TEST4.sv was successful.
# Compile of TEST5.sv was successful.
# Compile of TEST6.sv was successful.
# Compile of TEST7.sv was successful.
# Compile of TEST8.sv was successful.
# Compile of TEST9.sv was successful.
# Compile of top_dut.sv was successful with warnings.
# Compile of 8bit_to_1byte.v was successful.
# Compile of apb_slave.v was successful.
# Compile of clock_generator.v was successful.
# Compile of fifo.v was successful.
# Compile of i2c_controller.v was successful.
# Compile of top.v was successful.
# Compile of i2c_slave_model.v was successful.
# 22 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.top
# vsim -voptargs="+acc" work.top 
# Start time: 18:00:53 on Apr 01,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.top_dut_sv_unit(fast)
# Loading work.top(fast)
# Loading work.intf_i2c(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
# Loading work.testcase(fast)
# Loading work.assertion_cov(fast)
# Loading work.intf_i2c(fast)
run -all
# DEBUG i2c_slave; stop condition detected at 	                    0
# DEBUG i2c_slave; start condition detected at 	                  480
# DEBUG i2c_slave; command byte received (write) at 	                 3482
# DEBUG i2c_slave; stop condition detected at 	                 5150
# DEBUG i2c_slave; start condition detected at 	                 5560
# DEBUG i2c_slave; start condition detected at 	                 8760
# DEBUG i2c_slave; stop condition detected at 	                 9080
# DEBUG i2c_slave; start condition detected at 	                 9400
# DEBUG i2c_slave; start condition detected at 	                12600
# DEBUG i2c_slave; stop condition detected at 	                12920
# DEBUG i2c_slave; start condition detected at 	                13240
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv(24)
#    Time: 15760 ns  Iteration: 2  Instance: /top/test
# 1
# Break in Module testcase at C:/Users/PC/Documents/Chung_training/code/sim/TEST5.sv line 24
quit -sim
# End time: 18:01:51 on Apr 01,2024, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
