# Generated by Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 11656
attribute \keep 1
attribute \hdlname "\\cva6_lsu_formal"
attribute \top 1
attribute \src "cva6_lsu_formal.v:9.1-213.10"
module \cva6_lsu_formal
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$33
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$34
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:159$4_CHECK[0:0]$35
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:160$5_CHECK[0:0]$37
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:161$6_CHECK[0:0]$39
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:166$7_CHECK[0:0]$41
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:166$7_EN[0:0]$42
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:168$8_CHECK[0:0]$43
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $0$formal$cva6_lsu_formal.v:203$9_CHECK[0:0]$45
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  wire width 3 $0\counter[2:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:171$1_DATA[31:0]$74
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:188$2_DATA[31:0]$82
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $3\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $3\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $3\tb_io_instr_valid_i_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $3\tb_io_instr_valid_i_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $4\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  wire $4\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:181.24-181.32"
  wire width 32 $add$cva6_lsu_formal.v:181$81_Y
  attribute \src "cva6_lsu_formal.v:198.24-198.32"
  wire width 32 $add$cva6_lsu_formal.v:198$89_Y
  wire $auto$opt_dff.cc:242:make_patterns_logic$11029
  wire $auto$opt_dff.cc:242:make_patterns_logic$11033
  wire $auto$rtlil.cc:2817:Anyseq$10702
  wire $auto$rtlil.cc:2817:Anyseq$10704
  wire $auto$rtlil.cc:2817:Anyseq$10706
  wire $auto$rtlil.cc:2817:Anyseq$10708
  wire $auto$rtlil.cc:2817:Anyseq$10710
  wire $auto$rtlil.cc:2817:Anyseq$10712
  wire $auto$rtlil.cc:2817:Anyseq$10714
  wire $auto$rtlil.cc:2817:Anyseq$10716
  wire $auto$rtlil.cc:2817:Anyseq$10718
  wire $auto$rtlil.cc:2817:Anyseq$10720
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10722
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10724
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10726
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10728
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10730
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10732
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  wire $eq$cva6_lsu_formal.v:159$53_Y
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  wire $eq$cva6_lsu_formal.v:159$54_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  wire $eq$cva6_lsu_formal.v:160$56_Y
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  wire $eq$cva6_lsu_formal.v:160$57_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  wire $eq$cva6_lsu_formal.v:161$59_Y
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  wire $eq$cva6_lsu_formal.v:161$60_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  wire $eq$cva6_lsu_formal.v:162$62_Y
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  wire $eq$cva6_lsu_formal.v:162$63_Y
  attribute \src "cva6_lsu_formal.v:168.21-168.71"
  wire $eq$cva6_lsu_formal.v:168$72_Y
  attribute \src "cva6_lsu_formal.v:169.21-169.73"
  wire $eq$cva6_lsu_formal.v:169$73_Y
  attribute \src "cva6_lsu_formal.v:174.21-174.55"
  wire $eq$cva6_lsu_formal.v:174$78_Y
  attribute \src "cva6_lsu_formal.v:174.59-174.93"
  wire $eq$cva6_lsu_formal.v:174$79_Y
  attribute \src "cva6_lsu_formal.v:191.21-191.55"
  wire $eq$cva6_lsu_formal.v:191$86_Y
  attribute \src "cva6_lsu_formal.v:191.59-191.93"
  wire $eq$cva6_lsu_formal.v:191$87_Y
  attribute \src "cva6_lsu_formal.v:205.21-205.67"
  wire $eq$cva6_lsu_formal.v:205$90_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  wire $eq$cva6_lsu_formal.v:30$13_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  wire $eq$cva6_lsu_formal.v:33$15_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  wire $eq$cva6_lsu_formal.v:36$17_Y
  attribute \init 1'0
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:166$7_EN
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:203$9_CHECK
  attribute \src "cva6_lsu_formal.v:166.31-166.42"
  wire $gt$cva6_lsu_formal.v:166$66_Y
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  wire $le$cva6_lsu_formal.v:148$47_Y
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  wire $logic_and$cva6_lsu_formal.v:148$48_Y
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  wire $logic_and$cva6_lsu_formal.v:159$55_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  wire $logic_and$cva6_lsu_formal.v:160$58_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  wire $logic_and$cva6_lsu_formal.v:161$61_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  wire $logic_and$cva6_lsu_formal.v:162$64_Y
  attribute \src "cva6_lsu_formal.v:173.17-173.55"
  wire $logic_and$cva6_lsu_formal.v:173$75_Y
  attribute \src "cva6_lsu_formal.v:173.17-173.67"
  wire $logic_and$cva6_lsu_formal.v:173$77_Y
  attribute \src "cva6_lsu_formal.v:190.17-190.55"
  wire $logic_and$cva6_lsu_formal.v:190$83_Y
  attribute \src "cva6_lsu_formal.v:190.17-190.67"
  wire $logic_and$cva6_lsu_formal.v:190$85_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  wire $logic_and$cva6_lsu_formal.v:30$14_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  wire $logic_and$cva6_lsu_formal.v:33$16_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  wire $logic_and$cva6_lsu_formal.v:36$18_Y
  attribute \src "cva6_lsu_formal.v:166.22-166.27"
  wire $logic_not$cva6_lsu_formal.v:166$65_Y
  attribute \src "cva6_lsu_formal.v:166.22-166.42"
  wire $logic_or$cva6_lsu_formal.v:166$67_Y
  attribute \src "cva6_lsu_formal.v:174.21-174.93"
  wire $logic_or$cva6_lsu_formal.v:174$80_Y
  attribute \src "cva6_lsu_formal.v:191.21-191.93"
  wire $logic_or$cva6_lsu_formal.v:191$88_Y
  attribute \src "cva6_lsu_formal.v:173.59-173.67"
  wire $lt$cva6_lsu_formal.v:173$76_Y
  attribute \src "cva6_lsu_formal.v:190.59-190.67"
  wire $lt$cva6_lsu_formal.v:190$84_Y
  wire $procmux$10122_Y
  wire $procmux$10128_Y
  wire $procmux$10140_Y
  wire $procmux$10152_Y
  wire width 32 $procmux$9929_Y
  wire $procmux$9930_CMP
  wire $procmux$9931_CMP
  wire $procmux$9932_CMP
  wire $procmux$9933_CMP
  wire width 32 $procmux$9934_Y
  wire width 32 $procmux$9979_Y
  wire $procmux$9980_CMP
  wire $procmux$9981_CMP
  wire $procmux$9982_CMP
  wire $procmux$9983_CMP
  wire width 32 $procmux$9984_Y
  attribute \src "cva6_lsu_formal.v:10.11-10.14"
  wire input 1 \clk
  attribute \init 3'000
  attribute \src "cva6_lsu_formal.v:16.15-16.22"
  wire width 3 \counter
  attribute \src "cva6_lsu_formal.v:79.17-79.32"
  wire width 32 \de_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:47.17-47.32"
  wire width 32 \de_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:91.10-91.31"
  wire \de_io_instr_ready_o_1
  attribute \src "cva6_lsu_formal.v:59.10-59.31"
  wire \de_io_instr_ready_o_2
  attribute \src "cva6_lsu_formal.v:82.10-82.31"
  wire \de_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:50.10-50.31"
  wire \de_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:88.10-88.33"
  wire \de_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:56.10-56.33"
  wire \de_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:94.22-94.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_1
  attribute \src "cva6_lsu_formal.v:62.22-62.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_2
  attribute \src "cva6_lsu_formal.v:93.22-93.39"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_regfile_o_1
  attribute \src "cva6_lsu_formal.v:61.22-61.39"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_regfile_o_2
  attribute \src "cva6_lsu_formal.v:85.10-85.34"
  wire \de_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:53.10-53.34"
  wire \de_io_store_mem_resp_i_2
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:18.9-18.13"
  wire \init
  attribute \src "cva6_lsu_formal.v:127.31-127.37"
  wire width 32 \instr0
  attribute \src "cva6_lsu_formal.v:128.31-128.37"
  wire width 32 \instr1
  attribute \src "cva6_lsu_formal.v:129.31-129.37"
  wire width 32 \instr2
  attribute \src "cva6_lsu_formal.v:130.31-130.37"
  wire width 32 \instr3
  attribute \src "cva6_lsu_formal.v:141.9-141.22"
  wire \local_ready_1
  attribute \src "cva6_lsu_formal.v:142.9-142.22"
  wire \local_ready_2
  attribute \src "cva6_lsu_formal.v:138.16-138.20"
  wire width 32 \pc_1
  attribute \src "cva6_lsu_formal.v:139.16-139.20"
  wire width 32 \pc_2
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[0]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[1]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[2]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[3]
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:15.9-15.14"
  wire \reset
  attribute \src "cva6_lsu_formal.v:80.16-80.31"
  wire width 32 \tb_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:48.16-48.31"
  wire width 32 \tb_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:83.9-83.30"
  wire \tb_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:51.9-51.30"
  wire \tb_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:89.22-89.45"
  wire \tb_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:57.22-57.45"
  wire \tb_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:86.22-86.46"
  wire \tb_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:54.22-54.46"
  wire \tb_io_store_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:181.24-181.32"
  cell $add $add$cva6_lsu_formal.v:181$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_1
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:181$81_Y
  end
  attribute \src "cva6_lsu_formal.v:198.24-198.32"
  cell $add $add$cva6_lsu_formal.v:198$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_2
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:198$89_Y
  end
  attribute \src "cva6_lsu_formal.v:28.20-28.34"
  cell $add $add$cva6_lsu_formal.v:28$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \counter
    connect \B 1'1
    connect \Y $0\counter[2:0]
  end
  attribute \reg "instr0"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$24
    parameter \WIDTH 32
    connect \Y { \prog[0] [31:15] \instr0 [14:12] \prog[0] [11:7] \instr0 [6:0] }
  end
  attribute \reg "instr1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$25
    parameter \WIDTH 32
    connect \Y { \prog[1] [31:15] \instr1 [14:12] \prog[1] [11:7] \instr1 [6:0] }
  end
  attribute \reg "instr2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$26
    parameter \WIDTH 32
    connect \Y { \prog[2] [31:15] \instr2 [14:12] \prog[2] [11:7] \instr2 [6:0] }
  end
  attribute \reg "instr3"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$27
    parameter \WIDTH 32
    connect \Y { \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
  end
  attribute \reg "tb_io_store_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$19
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_2
  end
  attribute \reg "tb_io_load_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$20
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_2
  end
  attribute \reg "tb_io_store_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$21
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_1
  end
  attribute \reg "tb_io_load_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$22
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_1
  end
  attribute \src "cva6_lsu_formal.v:203.16-205.68"
  cell $assert $assert$cva6_lsu_formal.v:203$98
    connect \A $formal$cva6_lsu_formal.v:203$9_CHECK
    connect \EN $formal$cva6_lsu_formal.v:166$7_EN
  end
  attribute \src "cva6_lsu_formal.v:156.32-159.73"
  cell $assume $assume$cva6_lsu_formal.v:156$92
    connect \A $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$33
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$34
  end
  attribute \src "cva6_lsu_formal.v:159.74-160.73"
  cell $assume $assume$cva6_lsu_formal.v:159$93
    connect \A $0$formal$cva6_lsu_formal.v:159$4_CHECK[0:0]$35
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$34
  end
  attribute \src "cva6_lsu_formal.v:160.74-161.73"
  cell $assume $assume$cva6_lsu_formal.v:160$94
    connect \A $0$formal$cva6_lsu_formal.v:160$5_CHECK[0:0]$37
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$34
  end
  attribute \src "cva6_lsu_formal.v:161.74-162.73"
  cell $assume $assume$cva6_lsu_formal.v:161$95
    connect \A $0$formal$cva6_lsu_formal.v:161$6_CHECK[0:0]$39
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$34
  end
  attribute \src "cva6_lsu_formal.v:166.49-168.72"
  cell $assume $assume$cva6_lsu_formal.v:166$96
    connect \A $0$formal$cva6_lsu_formal.v:166$7_CHECK[0:0]$41
    connect \EN $0$formal$cva6_lsu_formal.v:166$7_EN[0:0]$42
  end
  attribute \src "cva6_lsu_formal.v:168.73-169.74"
  cell $assume $assume$cva6_lsu_formal.v:168$97
    connect \A $0$formal$cva6_lsu_formal.v:168$8_CHECK[0:0]$43
    connect \EN $0$formal$cva6_lsu_formal.v:166$7_EN[0:0]$42
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11030
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:190$85_Y $logic_or$cva6_lsu_formal.v:166$67_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11029
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11034
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:173$77_Y $logic_or$cva6_lsu_formal.v:166$67_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11033
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11022
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:33$16_Y
    connect \Q \reset
    connect \SRST $logic_and$cva6_lsu_formal.v:36$18_Y
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dffe $auto$opt_dff.cc:764:run$11023
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:30$14_Y
    connect \Q \init
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11025
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:166$67_Y
    connect \Q \local_ready_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$48_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11027
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:166$67_Y
    connect \Q \local_ready_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$48_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11031
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:198$89_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11029
    connect \Q \pc_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$48_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11035
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:181$81_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11033
    connect \Q \pc_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$48_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11037
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:166$67_Y
    connect \Q \tb_io_instr_valid_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$48_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11039
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:171$1_DATA[31:0]$74
    connect \EN $logic_or$cva6_lsu_formal.v:166$67_Y
    connect \Q \tb_io_instr_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$48_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11041
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:166$67_Y
    connect \Q \tb_io_instr_valid_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$48_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11043
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:188$2_DATA[31:0]$82
    connect \EN $logic_or$cva6_lsu_formal.v:166$67_Y
    connect \Q \tb_io_instr_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$48_Y
  end
  cell $anyseq $auto$setundef.cc:501:execute$10701
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10702
  end
  cell $anyseq $auto$setundef.cc:501:execute$10703
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10704
  end
  cell $anyseq $auto$setundef.cc:501:execute$10705
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10706
  end
  cell $anyseq $auto$setundef.cc:501:execute$10707
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10708
  end
  cell $anyseq $auto$setundef.cc:501:execute$10709
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10710
  end
  cell $anyseq $auto$setundef.cc:501:execute$10711
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10712
  end
  cell $anyseq $auto$setundef.cc:501:execute$10713
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10714
  end
  cell $anyseq $auto$setundef.cc:501:execute$10715
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10716
  end
  cell $anyseq $auto$setundef.cc:501:execute$10717
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10718
  end
  cell $anyseq $auto$setundef.cc:501:execute$10719
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10720
  end
  cell $anyseq $auto$setundef.cc:501:execute$10721
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10722
  end
  cell $anyseq $auto$setundef.cc:501:execute$10723
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10724
  end
  cell $anyseq $auto$setundef.cc:501:execute$10725
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10726
  end
  cell $anyseq $auto$setundef.cc:501:execute$10727
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10728
  end
  cell $anyseq $auto$setundef.cc:501:execute$10729
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10730
  end
  cell $anyseq $auto$setundef.cc:501:execute$10731
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10732
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  cell $eq $eq$cva6_lsu_formal.v:159$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr0 [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_lsu_formal.v:159$53_Y
  end
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  cell $logic_not $eq$cva6_lsu_formal.v:159$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr0 [14:12]
    connect \Y $eq$cva6_lsu_formal.v:159$54_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  cell $eq $eq$cva6_lsu_formal.v:160$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr1 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:160$56_Y
  end
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  cell $eq $eq$cva6_lsu_formal.v:160$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr1 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:160$57_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  cell $eq $eq$cva6_lsu_formal.v:161$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:161$59_Y
  end
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  cell $eq $eq$cva6_lsu_formal.v:161$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:161$60_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  cell $eq $eq$cva6_lsu_formal.v:162$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr3 [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_lsu_formal.v:162$62_Y
  end
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  cell $logic_not $eq$cva6_lsu_formal.v:162$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr3 [14:12]
    connect \Y $eq$cva6_lsu_formal.v:162$63_Y
  end
  attribute \src "cva6_lsu_formal.v:168.21-168.71"
  cell $eq $eq$cva6_lsu_formal.v:168$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_mem_resp_i_1
    connect \B \de_io_load_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:168$72_Y
  end
  attribute \src "cva6_lsu_formal.v:169.21-169.73"
  cell $eq $eq$cva6_lsu_formal.v:169$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_store_mem_resp_i_1
    connect \B \de_io_store_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:169$73_Y
  end
  attribute \src "cva6_lsu_formal.v:174.21-174.55"
  cell $eq $eq$cva6_lsu_formal.v:174$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:171$1_DATA[31:0]$74 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:174$78_Y
  end
  attribute \src "cva6_lsu_formal.v:174.59-174.93"
  cell $eq $eq$cva6_lsu_formal.v:174$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:171$1_DATA[31:0]$74 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:174$79_Y
  end
  attribute \src "cva6_lsu_formal.v:191.21-191.55"
  cell $eq $eq$cva6_lsu_formal.v:191$86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:188$2_DATA[31:0]$82 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:191$86_Y
  end
  attribute \src "cva6_lsu_formal.v:191.59-191.93"
  cell $eq $eq$cva6_lsu_formal.v:191$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:188$2_DATA[31:0]$82 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:191$87_Y
  end
  attribute \src "cva6_lsu_formal.v:205.21-205.67"
  cell $eq $eq$cva6_lsu_formal.v:205$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \de_io_instr_ready_o_2
    connect \Y $eq$cva6_lsu_formal.v:205$90_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  cell $eq $eq$cva6_lsu_formal.v:30$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 3'111
    connect \Y $eq$cva6_lsu_formal.v:30$13_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  cell $logic_not $eq$cva6_lsu_formal.v:33$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \Y $eq$cva6_lsu_formal.v:33$15_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  cell $eq $eq$cva6_lsu_formal.v:36$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:36$17_Y
  end
  attribute \src "cva6_lsu_formal.v:166.31-166.42"
  cell $gt $gt$cva6_lsu_formal.v:166$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $gt$cva6_lsu_formal.v:166$66_Y
  end
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  cell $le $le$cva6_lsu_formal.v:148$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $le$cva6_lsu_formal.v:148$47_Y
  end
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  cell $logic_and $logic_and$cva6_lsu_formal.v:148$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \B $le$cva6_lsu_formal.v:148$47_Y
    connect \Y $logic_and$cva6_lsu_formal.v:148$48_Y
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:159$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:159$53_Y
    connect \B $eq$cva6_lsu_formal.v:159$54_Y
    connect \Y $logic_and$cva6_lsu_formal.v:159$55_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:160$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:160$56_Y
    connect \B $eq$cva6_lsu_formal.v:160$57_Y
    connect \Y $logic_and$cva6_lsu_formal.v:160$58_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:161$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:161$59_Y
    connect \B $eq$cva6_lsu_formal.v:161$60_Y
    connect \Y $logic_and$cva6_lsu_formal.v:161$61_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:162$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:162$62_Y
    connect \B $eq$cva6_lsu_formal.v:162$63_Y
    connect \Y $logic_and$cva6_lsu_formal.v:162$64_Y
  end
  attribute \src "cva6_lsu_formal.v:173.17-173.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:173$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \local_ready_1
    connect \Y $logic_and$cva6_lsu_formal.v:173$75_Y
  end
  attribute \src "cva6_lsu_formal.v:173.17-173.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:173$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:173$75_Y
    connect \B $lt$cva6_lsu_formal.v:173$76_Y
    connect \Y $logic_and$cva6_lsu_formal.v:173$77_Y
  end
  attribute \src "cva6_lsu_formal.v:190.17-190.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:190$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_2
    connect \B \local_ready_2
    connect \Y $logic_and$cva6_lsu_formal.v:190$83_Y
  end
  attribute \src "cva6_lsu_formal.v:190.17-190.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:190$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:190$83_Y
    connect \B $lt$cva6_lsu_formal.v:190$84_Y
    connect \Y $logic_and$cva6_lsu_formal.v:190$85_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:30$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:30$13_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:30$14_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:33$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:33$15_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:33$16_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:36$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:36$17_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:36$18_Y
  end
  attribute \src "cva6_lsu_formal.v:166.22-166.27"
  cell $logic_not $logic_not$cva6_lsu_formal.v:166$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \Y $logic_not$cva6_lsu_formal.v:166$65_Y
  end
  attribute \src "cva6_lsu_formal.v:166.22-166.42"
  cell $logic_or $logic_or$cva6_lsu_formal.v:166$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_lsu_formal.v:166$65_Y
    connect \B $gt$cva6_lsu_formal.v:166$66_Y
    connect \Y $logic_or$cva6_lsu_formal.v:166$67_Y
  end
  attribute \src "cva6_lsu_formal.v:174.21-174.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:174$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:174$78_Y
    connect \B $eq$cva6_lsu_formal.v:174$79_Y
    connect \Y $logic_or$cva6_lsu_formal.v:174$80_Y
  end
  attribute \src "cva6_lsu_formal.v:191.21-191.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:191$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:191$86_Y
    connect \B $eq$cva6_lsu_formal.v:191$87_Y
    connect \Y $logic_or$cva6_lsu_formal.v:191$88_Y
  end
  attribute \src "cva6_lsu_formal.v:173.59-173.67"
  cell $lt $lt$cva6_lsu_formal.v:173$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_1
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:173$76_Y
  end
  attribute \src "cva6_lsu_formal.v:190.59-190.67"
  cell $lt $lt$cva6_lsu_formal.v:190$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_2
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:190$84_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $dff $procdff$10436
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:166$7_EN[0:0]$42
    connect \Q $formal$cva6_lsu_formal.v:166$7_EN
  end
  attribute \src "cva6_lsu_formal.v:145.5-211.8"
  cell $dff $procdff$10439
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:203$9_CHECK[0:0]$45
    connect \Q $formal$cva6_lsu_formal.v:203$9_CHECK
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dff $procdff$10443
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $0\counter[2:0]
    connect \Q \counter
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10098
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:148$48_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$34
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10101
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10702
    connect \B $logic_and$cva6_lsu_formal.v:159$55_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$48_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$33
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10107
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10704
    connect \B $logic_and$cva6_lsu_formal.v:160$58_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$48_Y
    connect \Y $0$formal$cva6_lsu_formal.v:159$4_CHECK[0:0]$35
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10113
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10706
    connect \B $logic_and$cva6_lsu_formal.v:161$61_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$48_Y
    connect \Y $0$formal$cva6_lsu_formal.v:160$5_CHECK[0:0]$37
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10119
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10708
    connect \B $logic_and$cva6_lsu_formal.v:162$64_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$48_Y
    connect \Y $0$formal$cva6_lsu_formal.v:161$6_CHECK[0:0]$39
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$10122
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$cva6_lsu_formal.v:166$67_Y
    connect \Y $procmux$10122_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10125
    parameter \WIDTH 1
    connect \A $procmux$10122_Y
    connect \B 1'0
    connect \S $logic_and$cva6_lsu_formal.v:148$48_Y
    connect \Y $0$formal$cva6_lsu_formal.v:166$7_EN[0:0]$42
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$10128
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10710
    connect \B $eq$cva6_lsu_formal.v:168$72_Y
    connect \S $logic_or$cva6_lsu_formal.v:166$67_Y
    connect \Y $procmux$10128_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10131
    parameter \WIDTH 1
    connect \A $procmux$10128_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10712
    connect \S $logic_and$cva6_lsu_formal.v:148$48_Y
    connect \Y $0$formal$cva6_lsu_formal.v:166$7_CHECK[0:0]$41
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$10140
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10714
    connect \B $eq$cva6_lsu_formal.v:169$73_Y
    connect \S $logic_or$cva6_lsu_formal.v:166$67_Y
    connect \Y $procmux$10140_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10143
    parameter \WIDTH 1
    connect \A $procmux$10140_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10716
    connect \S $logic_and$cva6_lsu_formal.v:148$48_Y
    connect \Y $0$formal$cva6_lsu_formal.v:168$8_CHECK[0:0]$43
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$10152
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10718
    connect \B $eq$cva6_lsu_formal.v:205$90_Y
    connect \S $logic_or$cva6_lsu_formal.v:166$67_Y
    connect \Y $procmux$10152_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$10155
    parameter \WIDTH 1
    connect \A $procmux$10152_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10720
    connect \S $logic_and$cva6_lsu_formal.v:148$48_Y
    connect \Y $0$formal$cva6_lsu_formal.v:203$9_CHECK[0:0]$45
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:191.21-191.93|cva6_lsu_formal.v:191.17-195.20"
  cell $mux $procmux$9892
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:191$88_Y
    connect \Y $4\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:190.17-190.67|cva6_lsu_formal.v:190.13-203.16"
  cell $mux $procmux$9903
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:190$85_Y
    connect \Y $3\tb_io_instr_valid_i_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:190.17-190.67|cva6_lsu_formal.v:190.13-203.16"
  cell $mux $procmux$9921
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_2[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:190$85_Y
    connect \Y $3\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$9929
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10722
    connect \B { \prog[0] [31:15] \instr0 [14:12] \prog[0] [11:7] \instr0 [6:0] \prog[1] [31:15] \instr1 [14:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:15] \instr2 [14:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$9933_CMP $procmux$9932_CMP $procmux$9931_CMP $procmux$9930_CMP }
    connect \Y $procmux$9929_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9930_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'11
    connect \Y $procmux$9930_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9931_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'10
    connect \Y $procmux$9931_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9932_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 1'1
    connect \Y $procmux$9932_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$9933_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \Y $procmux$9933_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$9934
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10724
    connect \B $procmux$9929_Y
    connect \S $logic_or$cva6_lsu_formal.v:166$67_Y
    connect \Y $procmux$9934_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$9937
    parameter \WIDTH 32
    connect \A $procmux$9934_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10726
    connect \S $logic_and$cva6_lsu_formal.v:148$48_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:188$2_DATA[31:0]$82
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:174.21-174.93|cva6_lsu_formal.v:174.17-178.20"
  cell $mux $procmux$9942
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:174$80_Y
    connect \Y $4\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.17-173.67|cva6_lsu_formal.v:173.13-186.16"
  cell $mux $procmux$9953
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:173$77_Y
    connect \Y $3\tb_io_instr_valid_i_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.17-173.67|cva6_lsu_formal.v:173.13-186.16"
  cell $mux $procmux$9971
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_1[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:173$77_Y
    connect \Y $3\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$9979
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10728
    connect \B { \prog[0] [31:15] \instr0 [14:12] \prog[0] [11:7] \instr0 [6:0] \prog[1] [31:15] \instr1 [14:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:15] \instr2 [14:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$9983_CMP $procmux$9982_CMP $procmux$9981_CMP $procmux$9980_CMP }
    connect \Y $procmux$9979_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9980_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'11
    connect \Y $procmux$9980_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9981_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'10
    connect \Y $procmux$9981_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9982_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 1'1
    connect \Y $procmux$9982_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$9983_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \Y $procmux$9983_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:166.22-166.42|cva6_lsu_formal.v:166.18-209.12"
  cell $mux $procmux$9984
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10730
    connect \B $procmux$9979_Y
    connect \S $logic_or$cva6_lsu_formal.v:166$67_Y
    connect \Y $procmux$9984_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-209.12"
  cell $mux $procmux$9987
    parameter \WIDTH 32
    connect \A $procmux$9984_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10732
    connect \S $logic_and$cva6_lsu_formal.v:148$48_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:171$1_DATA[31:0]$74
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:96.25-108.6"
  cell \cva6_processor_shim \shim_i_1
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_1
    connect \instr_ready_o \de_io_instr_ready_o_1
    connect \instr_valid_i \tb_io_instr_valid_i_1
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_1
    connect \regfile_o \de_io_regfile_o_1
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:64.25-76.6"
  cell \cva6_processor_shim \shim_i_2
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_2
    connect \instr_ready_o \de_io_instr_ready_o_2
    connect \instr_valid_i \tb_io_instr_valid_i_2
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_2
    connect \regfile_o \de_io_regfile_o_2
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  connect \de_io_instr_i_1 \tb_io_instr_i_1
  connect \de_io_instr_i_2 \tb_io_instr_i_2
  connect \de_io_instr_valid_i_1 \tb_io_instr_valid_i_1
  connect \de_io_instr_valid_i_2 \tb_io_instr_valid_i_2
  connect { \instr0 [31:15] \instr0 [11:7] } { \prog[0] [31:15] \prog[0] [11:7] }
  connect { \instr1 [31:15] \instr1 [11:7] } { \prog[1] [31:15] \prog[1] [11:7] }
  connect { \instr2 [31:15] \instr2 [11:7] } { \prog[2] [31:15] \prog[2] [11:7] }
  connect { \instr3 [31:15] \instr3 [11:7] } { \prog[3] [31:15] \prog[3] [11:7] }
  connect { \prog[0] [14:12] \prog[0] [6:0] } { \instr0 [14:12] \instr0 [6:0] }
  connect { \prog[1] [14:12] \prog[1] [6:0] } { \instr1 [14:12] \instr1 [6:0] }
  connect { \prog[2] [14:12] \prog[2] [6:0] } { \instr2 [14:12] \instr2 [6:0] }
  connect { \prog[3] [14:12] \prog[3] [6:0] } { \instr3 [14:12] \instr3 [6:0] }
  connect \tb_io_load_mem_resp_i_1 \de_io_load_mem_resp_i_1
  connect \tb_io_load_mem_resp_i_2 \de_io_load_mem_resp_i_2
  connect \tb_io_store_mem_resp_i_1 \de_io_store_mem_resp_i_1
  connect \tb_io_store_mem_resp_i_2 \de_io_store_mem_resp_i_2
end
attribute \hdlname "\\cva6_lsu_model"
attribute \src "cva6_lsu_model.v:12.1-228.10"
module \cva6_lsu_model
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\instr_i_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\load_instr_i_queue[31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\load_instr_i_queue_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\load_instr_queue_state[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_commit_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_serve_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_store_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire $0\ready_flag[0:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[0][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[1][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[2][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[3][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[0][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[1][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[2][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[3][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[0][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[1][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[2][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[3][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $2\instr_i_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$375_DATA[1:0]$474
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$385_DATA[1:0]$550
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$387_DATA[1:0]$559
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $3\instr_i_pc[7:0]
  attribute \unused_bits "0 1 2"
  wire width 12 $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$379_DATA[31:0]$510
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$381_DATA[7:0]$512
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  attribute \unused_bits "1"
  wire width 2 $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$380_DATA[1:0]$511
  attribute \unused_bits "0 1 2"
  wire width 12 $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$382_DATA[31:0]$537
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$384_DATA[7:0]$539
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  attribute \unused_bits "1"
  wire width 2 $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$383_DATA[1:0]$538
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $5\instr_i_pc[7:0]
  wire width 2 $add$cva6_lsu_model.v:148$482_Y
  attribute \src "cva6_lsu_model.v:149.34-149.48"
  attribute \unused_bits "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:149$483_Y
  attribute \src "cva6_lsu_model.v:169.34-169.48"
  attribute \unused_bits "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:169$518_Y
  attribute \src "cva6_lsu_model.v:197.40-197.59"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:197$554_Y
  attribute \src "cva6_lsu_model.v:206.41-206.61"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:206$563_Y
  wire width 8 $auto$async2sync.cc:140:execute$10645
  wire width 2 $auto$async2sync.cc:140:execute$10647
  wire width 2 $auto$async2sync.cc:140:execute$10649
  wire width 2 $auto$async2sync.cc:140:execute$10651
  wire width 32 $auto$async2sync.cc:140:execute$10653
  wire width 8 $auto$async2sync.cc:140:execute$10655
  wire width 2 $auto$async2sync.cc:140:execute$10657
  wire $auto$async2sync.cc:140:execute$10659
  wire width 32 $auto$async2sync.cc:140:execute$10661
  wire width 32 $auto$async2sync.cc:140:execute$10663
  wire $auto$async2sync.cc:140:execute$10665
  wire $auto$async2sync.cc:140:execute$10667
  wire $auto$async2sync.cc:140:execute$10669
  wire $auto$async2sync.cc:140:execute$10671
  wire $auto$async2sync.cc:140:execute$10673
  wire $auto$async2sync.cc:140:execute$10675
  wire width 32 $auto$async2sync.cc:140:execute$10677
  wire width 32 $auto$async2sync.cc:140:execute$10679
  wire width 32 $auto$async2sync.cc:140:execute$10681
  wire width 32 $auto$async2sync.cc:140:execute$10683
  wire width 8 $auto$async2sync.cc:140:execute$10685
  wire width 8 $auto$async2sync.cc:140:execute$10687
  wire width 8 $auto$async2sync.cc:140:execute$10689
  wire width 8 $auto$async2sync.cc:140:execute$10691
  wire width 2 $auto$async2sync.cc:140:execute$10693
  wire width 2 $auto$async2sync.cc:140:execute$10695
  wire width 2 $auto$async2sync.cc:140:execute$10697
  wire width 2 $auto$async2sync.cc:140:execute$10699
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10734
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10736
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10738
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10740
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10742
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10744
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10746
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10748
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10750
  wire $auto$rtlil.cc:2817:Anyseq$10752
  wire $auto$rtlil.cc:2817:Anyseq$10754
  wire $auto$rtlil.cc:2817:Anyseq$10756
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10758
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10760
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10762
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10764
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10766
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10768
  wire $auto$rtlil.cc:2817:Anyseq$10770
  wire $auto$rtlil.cc:2817:Anyseq$10772
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10774
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10776
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10778
  attribute \src "cva6_lsu_model.v:161.28-161.76"
  wire $eq$cva6_lsu_model.v:161$516_Y
  attribute \src "cva6_lsu_model.v:172.21-172.48"
  wire $eq$cva6_lsu_model.v:172$527_Y
  attribute \src "cva6_lsu_model.v:179.26-179.53"
  wire $eq$cva6_lsu_model.v:179$528_Y
  attribute \src "cva6_lsu_model.v:185.20-185.68"
  wire $eq$cva6_lsu_model.v:185$543_Y
  attribute \src "cva6_lsu_model.v:186.21-186.48"
  wire $eq$cva6_lsu_model.v:186$545_Y
  attribute \src "cva6_lsu_model.v:160.29-160.82"
  wire $ge$cva6_lsu_model.v:160$514_Y
  attribute \src "cva6_lsu_model.v:184.21-184.85"
  wire $ge$cva6_lsu_model.v:184$541_Y
  attribute \src "cva6_lsu_model.v:141.17-141.60"
  wire $logic_and$cva6_lsu_model.v:141$465_Y
  attribute \src "cva6_lsu_model.v:153.17-153.55"
  wire $logic_and$cva6_lsu_model.v:153$484_Y
  attribute \src "cva6_lsu_model.v:141.42-141.60"
  wire $logic_not$cva6_lsu_model.v:141$464_Y
  attribute \src "cva6_lsu_model.v:159.25-160.83"
  wire $logic_or$cva6_lsu_model.v:159$515_Y
  attribute \src "cva6_lsu_model.v:159.25-161.76"
  wire $logic_or$cva6_lsu_model.v:159$517_Y
  attribute \src "cva6_lsu_model.v:183.27-184.86"
  wire $logic_or$cva6_lsu_model.v:183$542_Y
  attribute \src "cva6_lsu_model.v:183.27-185.68"
  wire $logic_or$cva6_lsu_model.v:183$544_Y
  attribute \src "cva6_lsu_model.v:142.21-142.66"
  wire $ne$cva6_lsu_model.v:142$475_Y
  attribute \src "cva6_lsu_model.v:154.21-154.48"
  wire $ne$cva6_lsu_model.v:154$501_Y
  attribute \src "cva6_lsu_model.v:159.26-159.91"
  wire $ne$cva6_lsu_model.v:159$513_Y
  attribute \src "cva6_lsu_model.v:183.28-183.98"
  wire $ne$cva6_lsu_model.v:183$540_Y
  attribute \src "cva6_lsu_model.v:193.21-193.66"
  wire $ne$cva6_lsu_model.v:193$551_Y
  attribute \src "cva6_lsu_model.v:202.21-202.67"
  wire $ne$cva6_lsu_model.v:202$560_Y
  wire $procmux$1000_CMP
  wire $procmux$1001_CMP
  wire $procmux$1002_CMP
  wire $procmux$1003_CMP
  wire width 2 $procmux$1034_Y
  wire width 2 $procmux$1037_Y
  wire width 2 $procmux$1039_Y
  wire width 2 $procmux$1042_Y
  wire $procmux$1043_CMP
  wire width 2 $procmux$1045_Y
  wire width 2 $procmux$1047_Y
  wire width 2 $procmux$1050_Y
  wire $procmux$1051_CMP
  wire width 2 $procmux$1053_Y
  wire width 2 $procmux$1059_Y
  wire width 2 $procmux$1062_Y
  wire width 2 $procmux$1064_Y
  wire width 2 $procmux$1068_Y
  wire $procmux$1069_CMP
  wire width 2 $procmux$1071_Y
  wire width 2 $procmux$1073_Y
  wire width 2 $procmux$1077_Y
  wire $procmux$1078_CMP
  wire width 2 $procmux$1080_Y
  wire width 2 $procmux$1087_Y
  wire width 2 $procmux$1090_Y
  wire width 2 $procmux$1092_Y
  wire width 2 $procmux$1097_Y
  wire $procmux$1098_CMP
  wire width 2 $procmux$1100_Y
  wire width 2 $procmux$1102_Y
  wire width 2 $procmux$1107_Y
  wire $procmux$1108_CMP
  wire width 2 $procmux$1110_Y
  wire width 2 $procmux$1118_Y
  wire width 2 $procmux$1121_Y
  wire width 2 $procmux$1123_Y
  wire width 2 $procmux$1129_Y
  wire $procmux$1130_CMP
  wire width 2 $procmux$1132_Y
  wire width 2 $procmux$1134_Y
  wire width 2 $procmux$1140_Y
  wire $procmux$1141_CMP
  wire width 2 $procmux$1143_Y
  wire width 8 $procmux$1148_Y
  wire width 8 $procmux$1151_Y
  wire width 8 $procmux$1157_Y
  wire width 8 $procmux$1160_Y
  wire width 8 $procmux$1167_Y
  wire width 8 $procmux$1170_Y
  wire width 8 $procmux$1178_Y
  wire width 8 $procmux$1181_Y
  wire width 32 $procmux$1186_Y
  wire width 32 $procmux$1189_Y
  wire width 32 $procmux$1195_Y
  wire width 32 $procmux$1198_Y
  wire width 32 $procmux$1205_Y
  wire width 32 $procmux$1208_Y
  wire width 32 $procmux$1216_Y
  wire width 32 $procmux$1219_Y
  wire $procmux$1225_Y
  wire $procmux$1227_Y
  wire $procmux$1231_Y
  wire width 2 $procmux$1235_Y
  wire width 2 $procmux$1237_Y
  wire width 2 $procmux$1240_Y
  wire width 2 $procmux$1244_Y
  wire width 2 $procmux$1246_Y
  wire width 2 $procmux$1250_Y
  wire width 2 $procmux$1253_Y
  wire width 8 $procmux$1259_Y
  wire width 32 $procmux$1265_Y
  wire width 2 $procmux$1271_Y
  wire width 2 $procmux$1277_Y
  wire width 2 $procmux$1283_Y
  wire width 2 $procmux$605_Y
  wire width 2 $procmux$637_Y
  wire width 8 $procmux$656_Y
  wire width 8 $procmux$662_Y
  wire width 8 $procmux$665_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$676_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$679_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$684_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$690_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$693_Y
  wire width 8 $procmux$825_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$836_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$847_Y
  wire width 2 $procmux$999_Y
  attribute \src "cva6_lsu_model.v:13.16-13.21"
  wire input 1 \clk_i
  attribute \src "cva6_lsu_model.v:75.16-75.29"
  wire width 32 \inner_instr_i
  attribute \src "cva6_lsu_model.v:77.9-77.28"
  wire \inner_instr_valid_i
  attribute \src "cva6_lsu_model.v:79.9-79.24"
  wire \inner_is_load_i
  attribute \src "cva6_lsu_model.v:83.9-83.30"
  wire \inner_load_mem_resp_i
  attribute \src "cva6_lsu_model.v:81.9-81.31"
  wire \inner_store_mem_resp_i
  attribute \src "cva6_lsu_model.v:15.23-15.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_lsu_model.v:32.17-32.27"
  wire width 8 \instr_i_pc
  attribute \src "cva6_lsu_model.v:18.16-18.29"
  wire input 6 \instr_valid_i
  attribute \src "cva6_lsu_model.v:16.16-16.25"
  wire input 4 \is_load_i
  attribute \src "cva6_lsu_model.v:42.16-42.34"
  wire width 32 \load_instr_i_queue
  attribute \src "cva6_lsu_model.v:43.17-43.38"
  wire width 8 \load_instr_i_queue_pc
  attribute \src "cva6_lsu_model.v:44.15-44.37"
  wire width 2 \load_instr_queue_state
  attribute \src "cva6_lsu_model.v:20.16-20.31"
  wire input 8 \load_mem_resp_i
  attribute \src "cva6_lsu_model.v:21.17-21.27"
  wire output 9 \load_req_o
  attribute \src "cva6_lsu_model.v:25.25-25.52"
  wire width 2 output 12 \port_load_instr_queue_state
  attribute \src "cva6_lsu_model.v:24.29-24.57"
  wire width 8 output 11 \port_store_instr_queue_state
  attribute \src "cva6_lsu_model.v:39.17-39.33"
  wire width 2 \queue_commit_ptr
  attribute \src "cva6_lsu_model.v:40.17-40.32"
  wire width 2 \queue_serve_ptr
  attribute \src "cva6_lsu_model.v:38.17-38.32"
  wire width 2 \queue_store_ptr
  attribute \src "cva6_lsu_model.v:64.9-64.19"
  wire \ready_flag
  attribute \src "cva6_lsu_model.v:22.17-22.24"
  wire output 10 \ready_o
  attribute \src "cva6_lsu_model.v:14.16-14.22"
  wire input 2 \rst_ni
  attribute \src "cva6_lsu_model.v:17.16-17.30"
  wire input 5 \store_commit_i
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[0]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[1]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[2]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[3]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[0]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[1]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[2]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[3]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[0]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[1]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[2]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[3]
  attribute \src "cva6_lsu_model.v:19.16-19.32"
  wire input 7 \store_mem_resp_i
  attribute \src "cva6_lsu_model.v:76.16-76.31"
  wire width 32 \x_inner_instr_i
  attribute \src "cva6_lsu_model.v:78.9-78.30"
  wire \x_inner_instr_valid_i
  attribute \src "cva6_lsu_model.v:80.9-80.26"
  wire \x_inner_is_load_i
  attribute \src "cva6_lsu_model.v:148.40-148.59"
  cell $add $add$cva6_lsu_model.v:148$482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_store_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:148$482_Y
  end
  attribute \src "cva6_lsu_model.v:149.34-149.48"
  cell $add $add$cva6_lsu_model.v:149$483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \instr_i_pc
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:149$483_Y [7:0]
  end
  attribute \src "cva6_lsu_model.v:169.34-169.48"
  cell $add $add$cva6_lsu_model.v:169$518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:169$518_Y [7:0]
  end
  attribute \src "cva6_lsu_model.v:197.40-197.59"
  cell $add $add$cva6_lsu_model.v:197$554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_serve_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:197$554_Y [1:0]
  end
  attribute \src "cva6_lsu_model.v:206.41-206.61"
  cell $add $add$cva6_lsu_model.v:206$563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_commit_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:206$563_Y [1:0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10646
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10645
    connect \S \rst_ni
    connect \Y \instr_i_pc
  end
  cell $mux $auto$async2sync.cc:149:execute$10648
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10647
    connect \S \rst_ni
    connect \Y \queue_store_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10650
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10649
    connect \S \rst_ni
    connect \Y \queue_commit_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10652
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10651
    connect \S \rst_ni
    connect \Y \queue_serve_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10654
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10653
    connect \S \rst_ni
    connect \Y \load_instr_i_queue
  end
  cell $mux $auto$async2sync.cc:149:execute$10656
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10655
    connect \S \rst_ni
    connect \Y \load_instr_i_queue_pc
  end
  cell $mux $auto$async2sync.cc:149:execute$10658
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10657
    connect \S \rst_ni
    connect \Y \load_instr_queue_state
  end
  cell $mux $auto$async2sync.cc:149:execute$10660
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$async2sync.cc:140:execute$10659
    connect \S \rst_ni
    connect \Y \ready_flag
  end
  cell $mux $auto$async2sync.cc:149:execute$10662
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10661
    connect \S \rst_ni
    connect \Y \inner_instr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10664
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10663
    connect \S \rst_ni
    connect \Y \x_inner_instr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10666
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10665
    connect \S \rst_ni
    connect \Y \inner_instr_valid_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10668
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10667
    connect \S \rst_ni
    connect \Y \x_inner_instr_valid_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10670
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10669
    connect \S \rst_ni
    connect \Y \inner_is_load_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10672
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10671
    connect \S \rst_ni
    connect \Y \x_inner_is_load_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10674
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10673
    connect \S \rst_ni
    connect \Y \inner_store_mem_resp_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10676
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10675
    connect \S \rst_ni
    connect \Y \inner_load_mem_resp_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10678
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10677
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10680
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10679
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10682
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10681
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10684
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10683
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[3]
  end
  cell $mux $auto$async2sync.cc:149:execute$10686
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10685
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10688
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10687
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10690
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10689
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10692
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10691
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[3]
  end
  cell $mux $auto$async2sync.cc:149:execute$10694
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10693
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10696
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10695
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10698
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10697
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10700
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10699
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[3]
  end
  cell $anyseq $auto$setundef.cc:501:execute$10733
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10734
  end
  cell $anyseq $auto$setundef.cc:501:execute$10735
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10736
  end
  cell $anyseq $auto$setundef.cc:501:execute$10737
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10738
  end
  cell $anyseq $auto$setundef.cc:501:execute$10739
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10740
  end
  cell $anyseq $auto$setundef.cc:501:execute$10741
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10742
  end
  cell $anyseq $auto$setundef.cc:501:execute$10743
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10744
  end
  cell $anyseq $auto$setundef.cc:501:execute$10745
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10746
  end
  cell $anyseq $auto$setundef.cc:501:execute$10747
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10748
  end
  cell $anyseq $auto$setundef.cc:501:execute$10749
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10750
  end
  cell $anyseq $auto$setundef.cc:501:execute$10751
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10752
  end
  cell $anyseq $auto$setundef.cc:501:execute$10753
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10754
  end
  cell $anyseq $auto$setundef.cc:501:execute$10755
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10756
  end
  cell $anyseq $auto$setundef.cc:501:execute$10757
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10758
  end
  cell $anyseq $auto$setundef.cc:501:execute$10759
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10760
  end
  cell $anyseq $auto$setundef.cc:501:execute$10761
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10762
  end
  cell $anyseq $auto$setundef.cc:501:execute$10763
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10764
  end
  cell $anyseq $auto$setundef.cc:501:execute$10765
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10766
  end
  cell $anyseq $auto$setundef.cc:501:execute$10767
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10768
  end
  cell $anyseq $auto$setundef.cc:501:execute$10769
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10770
  end
  cell $anyseq $auto$setundef.cc:501:execute$10771
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10772
  end
  cell $anyseq $auto$setundef.cc:501:execute$10773
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10774
  end
  cell $anyseq $auto$setundef.cc:501:execute$10775
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10776
  end
  cell $anyseq $auto$setundef.cc:501:execute$10777
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10778
  end
  attribute \src "cva6_lsu_model.v:161.28-161.76"
  cell $not $eq$cva6_lsu_model.v:161$516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$380_DATA[1:0]$511 [0]
    connect \Y $eq$cva6_lsu_model.v:161$516_Y
  end
  attribute \src "cva6_lsu_model.v:172.21-172.48"
  cell $logic_not $eq$cva6_lsu_model.v:172$527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \Y $eq$cva6_lsu_model.v:172$527_Y
  end
  attribute \src "cva6_lsu_model.v:179.26-179.53"
  cell $eq $eq$cva6_lsu_model.v:179$528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 2'10
    connect \Y $eq$cva6_lsu_model.v:179$528_Y
  end
  attribute \src "cva6_lsu_model.v:185.20-185.68"
  cell $not $eq$cva6_lsu_model.v:185$543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$383_DATA[1:0]$538 [0]
    connect \Y $eq$cva6_lsu_model.v:185$543_Y
  end
  attribute \src "cva6_lsu_model.v:186.21-186.48"
  cell $eq $eq$cva6_lsu_model.v:186$545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 2'11
    connect \Y $eq$cva6_lsu_model.v:186$545_Y
  end
  attribute \src "cva6_lsu_model.v:72.25-72.56"
  cell $eq $eq$cva6_lsu_model.v:72$396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 1'1
    connect \Y \load_req_o
  end
  attribute \src "cva6_lsu_model.v:160.29-160.82"
  cell $ge $ge$cva6_lsu_model.v:160$514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$381_DATA[7:0]$512
    connect \B $2\instr_i_pc[7:0]
    connect \Y $ge$cva6_lsu_model.v:160$514_Y
  end
  attribute \src "cva6_lsu_model.v:184.21-184.85"
  cell $ge $ge$cva6_lsu_model.v:184$541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$384_DATA[7:0]$539
    connect \B \load_instr_i_queue_pc
    connect \Y $ge$cva6_lsu_model.v:184$541_Y
  end
  attribute \src "cva6_lsu_model.v:141.17-141.60"
  cell $logic_and $logic_and$cva6_lsu_model.v:141$465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_inner_instr_valid_i
    connect \B $logic_not$cva6_lsu_model.v:141$464_Y
    connect \Y $logic_and$cva6_lsu_model.v:141$465_Y
  end
  attribute \src "cva6_lsu_model.v:153.17-153.55"
  cell $logic_and $logic_and$cva6_lsu_model.v:153$484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_instr_valid_i
    connect \B \inner_is_load_i
    connect \Y $logic_and$cva6_lsu_model.v:153$484_Y
  end
  attribute \src "cva6_lsu_model.v:141.42-141.60"
  cell $logic_not $logic_not$cva6_lsu_model.v:141$464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_inner_is_load_i
    connect \Y $logic_not$cva6_lsu_model.v:141$464_Y
  end
  attribute \src "cva6_lsu_model.v:159.25-160.83"
  cell $logic_or $logic_or$cva6_lsu_model.v:159$515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_lsu_model.v:159$513_Y
    connect \B $ge$cva6_lsu_model.v:160$514_Y
    connect \Y $logic_or$cva6_lsu_model.v:159$515_Y
  end
  attribute \src "cva6_lsu_model.v:159.25-161.76"
  cell $logic_or $logic_or$cva6_lsu_model.v:159$517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_lsu_model.v:159$515_Y
    connect \B $eq$cva6_lsu_model.v:161$516_Y
    connect \Y $logic_or$cva6_lsu_model.v:159$517_Y
  end
  attribute \src "cva6_lsu_model.v:183.27-184.86"
  cell $logic_or $logic_or$cva6_lsu_model.v:183$542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_lsu_model.v:183$540_Y
    connect \B $ge$cva6_lsu_model.v:184$541_Y
    connect \Y $logic_or$cva6_lsu_model.v:183$542_Y
  end
  attribute \src "cva6_lsu_model.v:183.27-185.68"
  cell $logic_or $logic_or$cva6_lsu_model.v:183$544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_lsu_model.v:183$542_Y
    connect \B $eq$cva6_lsu_model.v:185$543_Y
    connect \Y $logic_or$cva6_lsu_model.v:183$544_Y
  end
  attribute \src "cva6_lsu_model.v:142.21-142.66"
  cell $reduce_bool $ne$cva6_lsu_model.v:142$475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$375_DATA[1:0]$474
    connect \Y $ne$cva6_lsu_model.v:142$475_Y
  end
  attribute \src "cva6_lsu_model.v:154.21-154.48"
  cell $reduce_bool $ne$cva6_lsu_model.v:154$501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \Y $ne$cva6_lsu_model.v:154$501_Y
  end
  attribute \src "cva6_lsu_model.v:159.26-159.91"
  cell $ne $ne$cva6_lsu_model.v:159$513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$379_DATA[31:0]$510 [11:3]
    connect \B \inner_instr_i [11:3]
    connect \Y $ne$cva6_lsu_model.v:159$513_Y
  end
  attribute \src "cva6_lsu_model.v:183.28-183.98"
  cell $ne $ne$cva6_lsu_model.v:183$540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$382_DATA[31:0]$537 [11:3]
    connect \B \load_instr_i_queue [11:3]
    connect \Y $ne$cva6_lsu_model.v:183$540_Y
  end
  attribute \src "cva6_lsu_model.v:193.21-193.66"
  cell $ne $ne$cva6_lsu_model.v:193$551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$385_DATA[1:0]$550
    connect \B 1'1
    connect \Y $ne$cva6_lsu_model.v:193$551_Y
  end
  attribute \src "cva6_lsu_model.v:202.21-202.67"
  cell $ne $ne$cva6_lsu_model.v:202$560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$387_DATA[1:0]$559
    connect \B 2'11
    connect \Y $ne$cva6_lsu_model.v:202$560_Y
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10164
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\instr_i_pc[7:0]
    connect \Q $auto$async2sync.cc:140:execute$10645
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10165
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_store_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10647
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10166
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_commit_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10649
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10167
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_serve_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10651
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10168
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\load_instr_i_queue[31:0]
    connect \Q $auto$async2sync.cc:140:execute$10653
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10169
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\load_instr_i_queue_pc[7:0]
    connect \Q $auto$async2sync.cc:140:execute$10655
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10170
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\load_instr_queue_state[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10657
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10183
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $0\ready_flag[0:0]
    connect \Q $auto$async2sync.cc:140:execute$10659
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10184
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \instr_i
    connect \Q $auto$async2sync.cc:140:execute$10661
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10185
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \inner_instr_i
    connect \Q $auto$async2sync.cc:140:execute$10663
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10186
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \instr_valid_i
    connect \Q $auto$async2sync.cc:140:execute$10665
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10187
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \inner_instr_valid_i
    connect \Q $auto$async2sync.cc:140:execute$10667
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10188
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \is_load_i
    connect \Q $auto$async2sync.cc:140:execute$10669
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10189
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \inner_is_load_i
    connect \Q $auto$async2sync.cc:140:execute$10671
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10190
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \store_mem_resp_i
    connect \Q $auto$async2sync.cc:140:execute$10673
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10192
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \load_mem_resp_i
    connect \Q $auto$async2sync.cc:140:execute$10675
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10197
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[0][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10677
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10198
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[1][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10679
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10199
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[2][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10681
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10200
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[3][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10683
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10201
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[0][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10685
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10202
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[1][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10687
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10203
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[2][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10689
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10204
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[3][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10691
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10205
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[0][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10693
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10206
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[1][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10695
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10207
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[2][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10697
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10208
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[3][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10699
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1000_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 2'11
    connect \Y $procmux$1000_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1001_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 2'10
    connect \Y $procmux$1001_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1002_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 1'1
    connect \Y $procmux$1002_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1003_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \Y $procmux$1003_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1004
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10734
    connect \B $procmux$999_Y
    connect \S $logic_and$cva6_lsu_model.v:141$465_Y
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$375_DATA[1:0]$474
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1025
    parameter \WIDTH 8
    connect \A \instr_i_pc
    connect \B $3\instr_i_pc[7:0]
    connect \S $logic_and$cva6_lsu_model.v:141$465_Y
    connect \Y $2\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1034
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[3]
    connect \B 2'11
    connect \S $procmux$1000_CMP
    connect \Y $procmux$1034_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1037
    parameter \WIDTH 2
    connect \A $procmux$1034_Y
    connect \B \store_instr_queue_state[3]
    connect \S $ne$cva6_lsu_model.v:142$475_Y
    connect \Y $procmux$1037_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1039
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[3]
    connect \B $procmux$1037_Y
    connect \S $logic_and$cva6_lsu_model.v:141$465_Y
    connect \Y $procmux$1039_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1042
    parameter \WIDTH 2
    connect \A $procmux$1039_Y
    connect \B 2'00
    connect \S $procmux$1043_CMP
    connect \Y $procmux$1042_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1043_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 2'11
    connect \Y $procmux$1043_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1045
    parameter \WIDTH 2
    connect \A $procmux$1042_Y
    connect \B $procmux$1039_Y
    connect \S $ne$cva6_lsu_model.v:193$551_Y
    connect \Y $procmux$1045_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1047
    parameter \WIDTH 2
    connect \A $procmux$1039_Y
    connect \B $procmux$1045_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1047_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1050
    parameter \WIDTH 2
    connect \A $procmux$1047_Y
    connect \B 2'01
    connect \S $procmux$1051_CMP
    connect \Y $procmux$1050_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1051_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 2'11
    connect \Y $procmux$1051_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1053
    parameter \WIDTH 2
    connect \A $procmux$1050_Y
    connect \B $procmux$1047_Y
    connect \S $ne$cva6_lsu_model.v:202$560_Y
    connect \Y $procmux$1053_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1055
    parameter \WIDTH 2
    connect \A $procmux$1047_Y
    connect \B $procmux$1053_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[3][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1059
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[2]
    connect \B 2'11
    connect \S $procmux$1001_CMP
    connect \Y $procmux$1059_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1062
    parameter \WIDTH 2
    connect \A $procmux$1059_Y
    connect \B \store_instr_queue_state[2]
    connect \S $ne$cva6_lsu_model.v:142$475_Y
    connect \Y $procmux$1062_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1064
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[2]
    connect \B $procmux$1062_Y
    connect \S $logic_and$cva6_lsu_model.v:141$465_Y
    connect \Y $procmux$1064_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1068
    parameter \WIDTH 2
    connect \A $procmux$1064_Y
    connect \B 2'00
    connect \S $procmux$1069_CMP
    connect \Y $procmux$1068_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1069_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 2'10
    connect \Y $procmux$1069_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1071
    parameter \WIDTH 2
    connect \A $procmux$1068_Y
    connect \B $procmux$1064_Y
    connect \S $ne$cva6_lsu_model.v:193$551_Y
    connect \Y $procmux$1071_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1073
    parameter \WIDTH 2
    connect \A $procmux$1064_Y
    connect \B $procmux$1071_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1073_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1077
    parameter \WIDTH 2
    connect \A $procmux$1073_Y
    connect \B 2'01
    connect \S $procmux$1078_CMP
    connect \Y $procmux$1077_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1078_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 2'10
    connect \Y $procmux$1078_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1080
    parameter \WIDTH 2
    connect \A $procmux$1077_Y
    connect \B $procmux$1073_Y
    connect \S $ne$cva6_lsu_model.v:202$560_Y
    connect \Y $procmux$1080_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1082
    parameter \WIDTH 2
    connect \A $procmux$1073_Y
    connect \B $procmux$1080_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[2][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1087
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[1]
    connect \B 2'11
    connect \S $procmux$1002_CMP
    connect \Y $procmux$1087_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1090
    parameter \WIDTH 2
    connect \A $procmux$1087_Y
    connect \B \store_instr_queue_state[1]
    connect \S $ne$cva6_lsu_model.v:142$475_Y
    connect \Y $procmux$1090_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1092
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[1]
    connect \B $procmux$1090_Y
    connect \S $logic_and$cva6_lsu_model.v:141$465_Y
    connect \Y $procmux$1092_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1097
    parameter \WIDTH 2
    connect \A $procmux$1092_Y
    connect \B 2'00
    connect \S $procmux$1098_CMP
    connect \Y $procmux$1097_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1098_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 1'1
    connect \Y $procmux$1098_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1100
    parameter \WIDTH 2
    connect \A $procmux$1097_Y
    connect \B $procmux$1092_Y
    connect \S $ne$cva6_lsu_model.v:193$551_Y
    connect \Y $procmux$1100_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1102
    parameter \WIDTH 2
    connect \A $procmux$1092_Y
    connect \B $procmux$1100_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1102_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1107
    parameter \WIDTH 2
    connect \A $procmux$1102_Y
    connect \B 2'01
    connect \S $procmux$1108_CMP
    connect \Y $procmux$1107_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1108_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 1'1
    connect \Y $procmux$1108_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1110
    parameter \WIDTH 2
    connect \A $procmux$1107_Y
    connect \B $procmux$1102_Y
    connect \S $ne$cva6_lsu_model.v:202$560_Y
    connect \Y $procmux$1110_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1112
    parameter \WIDTH 2
    connect \A $procmux$1102_Y
    connect \B $procmux$1110_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[1][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1118
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[0]
    connect \B 2'11
    connect \S $procmux$1003_CMP
    connect \Y $procmux$1118_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1121
    parameter \WIDTH 2
    connect \A $procmux$1118_Y
    connect \B \store_instr_queue_state[0]
    connect \S $ne$cva6_lsu_model.v:142$475_Y
    connect \Y $procmux$1121_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1123
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[0]
    connect \B $procmux$1121_Y
    connect \S $logic_and$cva6_lsu_model.v:141$465_Y
    connect \Y $procmux$1123_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1129
    parameter \WIDTH 2
    connect \A $procmux$1123_Y
    connect \B 2'00
    connect \S $procmux$1130_CMP
    connect \Y $procmux$1129_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1130_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \Y $procmux$1130_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1132
    parameter \WIDTH 2
    connect \A $procmux$1129_Y
    connect \B $procmux$1123_Y
    connect \S $ne$cva6_lsu_model.v:193$551_Y
    connect \Y $procmux$1132_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1134
    parameter \WIDTH 2
    connect \A $procmux$1123_Y
    connect \B $procmux$1132_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1134_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1140
    parameter \WIDTH 2
    connect \A $procmux$1134_Y
    connect \B 2'01
    connect \S $procmux$1141_CMP
    connect \Y $procmux$1140_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1141_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \Y $procmux$1141_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1143
    parameter \WIDTH 2
    connect \A $procmux$1140_Y
    connect \B $procmux$1134_Y
    connect \S $ne$cva6_lsu_model.v:202$560_Y
    connect \Y $procmux$1143_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1145
    parameter \WIDTH 2
    connect \A $procmux$1134_Y
    connect \B $procmux$1143_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[0][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1148
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[3]
    connect \B \instr_i_pc
    connect \S $procmux$1000_CMP
    connect \Y $procmux$1148_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1151
    parameter \WIDTH 8
    connect \A $procmux$1148_Y
    connect \B \store_instr_i_queue_pc[3]
    connect \S $ne$cva6_lsu_model.v:142$475_Y
    connect \Y $procmux$1151_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1153
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[3]
    connect \B $procmux$1151_Y
    connect \S $logic_and$cva6_lsu_model.v:141$465_Y
    connect \Y $0\store_instr_i_queue_pc[3][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1157
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[2]
    connect \B \instr_i_pc
    connect \S $procmux$1001_CMP
    connect \Y $procmux$1157_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1160
    parameter \WIDTH 8
    connect \A $procmux$1157_Y
    connect \B \store_instr_i_queue_pc[2]
    connect \S $ne$cva6_lsu_model.v:142$475_Y
    connect \Y $procmux$1160_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1162
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[2]
    connect \B $procmux$1160_Y
    connect \S $logic_and$cva6_lsu_model.v:141$465_Y
    connect \Y $0\store_instr_i_queue_pc[2][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1167
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[1]
    connect \B \instr_i_pc
    connect \S $procmux$1002_CMP
    connect \Y $procmux$1167_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1170
    parameter \WIDTH 8
    connect \A $procmux$1167_Y
    connect \B \store_instr_i_queue_pc[1]
    connect \S $ne$cva6_lsu_model.v:142$475_Y
    connect \Y $procmux$1170_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1172
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[1]
    connect \B $procmux$1170_Y
    connect \S $logic_and$cva6_lsu_model.v:141$465_Y
    connect \Y $0\store_instr_i_queue_pc[1][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1178
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[0]
    connect \B \instr_i_pc
    connect \S $procmux$1003_CMP
    connect \Y $procmux$1178_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1181
    parameter \WIDTH 8
    connect \A $procmux$1178_Y
    connect \B \store_instr_i_queue_pc[0]
    connect \S $ne$cva6_lsu_model.v:142$475_Y
    connect \Y $procmux$1181_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1183
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[0]
    connect \B $procmux$1181_Y
    connect \S $logic_and$cva6_lsu_model.v:141$465_Y
    connect \Y $0\store_instr_i_queue_pc[0][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1186
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[3]
    connect \B \x_inner_instr_i
    connect \S $procmux$1000_CMP
    connect \Y $procmux$1186_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1189
    parameter \WIDTH 32
    connect \A $procmux$1186_Y
    connect \B \store_instr_i_queue[3]
    connect \S $ne$cva6_lsu_model.v:142$475_Y
    connect \Y $procmux$1189_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1191
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[3]
    connect \B $procmux$1189_Y
    connect \S $logic_and$cva6_lsu_model.v:141$465_Y
    connect \Y $0\store_instr_i_queue[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1195
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[2]
    connect \B \x_inner_instr_i
    connect \S $procmux$1001_CMP
    connect \Y $procmux$1195_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1198
    parameter \WIDTH 32
    connect \A $procmux$1195_Y
    connect \B \store_instr_i_queue[2]
    connect \S $ne$cva6_lsu_model.v:142$475_Y
    connect \Y $procmux$1198_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1200
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[2]
    connect \B $procmux$1198_Y
    connect \S $logic_and$cva6_lsu_model.v:141$465_Y
    connect \Y $0\store_instr_i_queue[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1205
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[1]
    connect \B \x_inner_instr_i
    connect \S $procmux$1002_CMP
    connect \Y $procmux$1205_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1208
    parameter \WIDTH 32
    connect \A $procmux$1205_Y
    connect \B \store_instr_i_queue[1]
    connect \S $ne$cva6_lsu_model.v:142$475_Y
    connect \Y $procmux$1208_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1210
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[1]
    connect \B $procmux$1208_Y
    connect \S $logic_and$cva6_lsu_model.v:141$465_Y
    connect \Y $0\store_instr_i_queue[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1216
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[0]
    connect \B \x_inner_instr_i
    connect \S $procmux$1003_CMP
    connect \Y $procmux$1216_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1219
    parameter \WIDTH 32
    connect \A $procmux$1216_Y
    connect \B \store_instr_i_queue[0]
    connect \S $ne$cva6_lsu_model.v:142$475_Y
    connect \Y $procmux$1219_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1221
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[0]
    connect \B $procmux$1219_Y
    connect \S $logic_and$cva6_lsu_model.v:141$465_Y
    connect \Y $0\store_instr_i_queue[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:172.21-172.48|cva6_lsu_model.v:172.17-178.20"
  cell $mux $procmux$1225
    parameter \WIDTH 1
    connect \A 1'1
    connect \B \ready_flag
    connect \S $eq$cva6_lsu_model.v:172$527_Y
    connect \Y $procmux$1225_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$1227
    parameter \WIDTH 1
    connect \A \ready_flag
    connect \B $procmux$1225_Y
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$1227_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1231
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \ready_flag
    connect \S $ne$cva6_lsu_model.v:154$501_Y
    connect \Y $procmux$1231_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1233
    parameter \WIDTH 1
    connect \A $procmux$1227_Y
    connect \B $procmux$1231_Y
    connect \S $logic_and$cva6_lsu_model.v:153$484_Y
    connect \Y $0\ready_flag[0:0]
  end
  attribute \src "cva6_lsu_model.v:186.21-186.48|cva6_lsu_model.v:186.17-188.20"
  cell $mux $procmux$1235
    parameter \WIDTH 2
    connect \A \load_instr_queue_state
    connect \B 2'01
    connect \S $eq$cva6_lsu_model.v:186$545_Y
    connect \Y $procmux$1235_Y
  end
  attribute \src "cva6_lsu_model.v:183.26-185.69|cva6_lsu_model.v:183.22-189.16"
  cell $mux $procmux$1237
    parameter \WIDTH 2
    connect \A \load_instr_queue_state
    connect \B $procmux$1235_Y
    connect \S $logic_or$cva6_lsu_model.v:183$544_Y
    connect \Y $procmux$1237_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$1240
    parameter \WIDTH 2
    connect \A $procmux$1237_Y
    connect \B 2'00
    connect \S $eq$cva6_lsu_model.v:179$528_Y
    connect \Y $procmux$1240_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:172.21-172.48|cva6_lsu_model.v:172.17-178.20"
  cell $mux $procmux$1244
    parameter \WIDTH 2
    connect \A 2'10
    connect \B \load_instr_queue_state
    connect \S $eq$cva6_lsu_model.v:172$527_Y
    connect \Y $procmux$1244_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$1246
    parameter \WIDTH 2
    connect \A $procmux$1240_Y
    connect \B $procmux$1244_Y
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$1246_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:159.25-161.76|cva6_lsu_model.v:159.21-167.24"
  cell $mux $procmux$1250
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 2'01
    connect \S $logic_or$cva6_lsu_model.v:159$517_Y
    connect \Y $procmux$1250_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1253
    parameter \WIDTH 2
    connect \A $procmux$1250_Y
    connect \B \load_instr_queue_state
    connect \S $ne$cva6_lsu_model.v:154$501_Y
    connect \Y $procmux$1253_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1255
    parameter \WIDTH 2
    connect \A $procmux$1246_Y
    connect \B $procmux$1253_Y
    connect \S $logic_and$cva6_lsu_model.v:153$484_Y
    connect \Y $0\load_instr_queue_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1259
    parameter \WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B \load_instr_i_queue_pc
    connect \S $ne$cva6_lsu_model.v:154$501_Y
    connect \Y $procmux$1259_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1261
    parameter \WIDTH 8
    connect \A \load_instr_i_queue_pc
    connect \B $procmux$1259_Y
    connect \S $logic_and$cva6_lsu_model.v:153$484_Y
    connect \Y $0\load_instr_i_queue_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1265
    parameter \WIDTH 32
    connect \A \inner_instr_i
    connect \B \load_instr_i_queue
    connect \S $ne$cva6_lsu_model.v:154$501_Y
    connect \Y $procmux$1265_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1267
    parameter \WIDTH 32
    connect \A \load_instr_i_queue
    connect \B $procmux$1265_Y
    connect \S $logic_and$cva6_lsu_model.v:153$484_Y
    connect \Y $0\load_instr_i_queue[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1271
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:197$554_Y [1:0]
    connect \B \queue_serve_ptr
    connect \S $ne$cva6_lsu_model.v:193$551_Y
    connect \Y $procmux$1271_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1273
    parameter \WIDTH 2
    connect \A \queue_serve_ptr
    connect \B $procmux$1271_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $0\queue_serve_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1277
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:206$563_Y [1:0]
    connect \B \queue_commit_ptr
    connect \S $ne$cva6_lsu_model.v:202$560_Y
    connect \Y $procmux$1277_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1279
    parameter \WIDTH 2
    connect \A \queue_commit_ptr
    connect \B $procmux$1277_Y
    connect \S \store_commit_i
    connect \Y $0\queue_commit_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1283
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:148$482_Y
    connect \B \queue_store_ptr
    connect \S $ne$cva6_lsu_model.v:142$475_Y
    connect \Y $procmux$1283_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1285
    parameter \WIDTH 2
    connect \A \queue_store_ptr
    connect \B $procmux$1283_Y
    connect \S $logic_and$cva6_lsu_model.v:141$465_Y
    connect \Y $0\queue_store_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$605
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10736
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1141_CMP $procmux$1108_CMP $procmux$1078_CMP $procmux$1051_CMP }
    connect \Y $procmux$605_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$610
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10738
    connect \B $procmux$605_Y
    connect \S \store_commit_i
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$387_DATA[1:0]$559
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$637
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10740
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1130_CMP $procmux$1098_CMP $procmux$1069_CMP $procmux$1043_CMP }
    connect \Y $procmux$637_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$642
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10742
    connect \B $procmux$637_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$385_DATA[1:0]$550
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$656
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2817:Anyseq$10744
    connect \B { \store_instr_i_queue_pc[0] \store_instr_i_queue_pc[1] \store_instr_i_queue_pc[2] \store_instr_i_queue_pc[3] }
    connect \S { $procmux$1130_CMP $procmux$1098_CMP $procmux$1069_CMP $procmux$1043_CMP }
    connect \Y $procmux$656_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$662
    parameter \WIDTH 8
    connect \A $procmux$656_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10746
    connect \S $eq$cva6_lsu_model.v:179$528_Y
    connect \Y $procmux$662_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$665
    parameter \WIDTH 8
    connect \A $procmux$662_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10748
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$665_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$668
    parameter \WIDTH 8
    connect \A $procmux$665_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10750
    connect \S $logic_and$cva6_lsu_model.v:153$484_Y
    connect \Y $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$384_DATA[7:0]$539
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$676
    parameter \WIDTH 1
    connect \A $procmux$637_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10752
    connect \S $eq$cva6_lsu_model.v:179$528_Y
    connect \Y $procmux$676_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$679
    parameter \WIDTH 1
    connect \A $procmux$676_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10754
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$679_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$682
    parameter \WIDTH 1
    connect \A $procmux$679_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10756
    connect \S $logic_and$cva6_lsu_model.v:153$484_Y
    connect \Y $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$383_DATA[1:0]$538 [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$684
    parameter \S_WIDTH 4
    parameter \WIDTH 12
    connect \A $auto$rtlil.cc:2817:Anyseq$10758
    connect \B { \store_instr_i_queue[0] [11:0] \store_instr_i_queue[1] [11:0] \store_instr_i_queue[2] [11:0] \store_instr_i_queue[3] [11:0] }
    connect \S { $procmux$1130_CMP $procmux$1098_CMP $procmux$1069_CMP $procmux$1043_CMP }
    connect \Y $procmux$684_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$690
    parameter \WIDTH 12
    connect \A $procmux$684_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10760
    connect \S $eq$cva6_lsu_model.v:179$528_Y
    connect \Y $procmux$690_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$693
    parameter \WIDTH 12
    connect \A $procmux$690_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10762
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$693_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$696
    parameter \WIDTH 12
    connect \A $procmux$693_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10764
    connect \S $logic_and$cva6_lsu_model.v:153$484_Y
    connect \Y $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$382_DATA[31:0]$537
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$825
    parameter \WIDTH 8
    connect \A $procmux$656_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10766
    connect \S $ne$cva6_lsu_model.v:154$501_Y
    connect \Y $procmux$825_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$827
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2817:Anyseq$10768
    connect \B $procmux$825_Y
    connect \S $logic_and$cva6_lsu_model.v:153$484_Y
    connect \Y $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$381_DATA[7:0]$512
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$836
    parameter \WIDTH 1
    connect \A $procmux$637_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10770
    connect \S $ne$cva6_lsu_model.v:154$501_Y
    connect \Y $procmux$836_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$838
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10772
    connect \B $procmux$836_Y [0]
    connect \S $logic_and$cva6_lsu_model.v:153$484_Y
    connect \Y $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$380_DATA[1:0]$511 [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$847
    parameter \WIDTH 12
    connect \A $procmux$684_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10774
    connect \S $ne$cva6_lsu_model.v:154$501_Y
    connect \Y $procmux$847_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$849
    parameter \WIDTH 12
    connect \A $auto$rtlil.cc:2817:Anyseq$10776
    connect \B $procmux$847_Y [11:0]
    connect \S $logic_and$cva6_lsu_model.v:153$484_Y
    connect \Y $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$379_DATA[31:0]$510
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$901
    parameter \WIDTH 8
    connect \A $add$cva6_lsu_model.v:169$518_Y [7:0]
    connect \B $2\instr_i_pc[7:0]
    connect \S $ne$cva6_lsu_model.v:154$501_Y
    connect \Y $5\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$930
    parameter \WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B $5\instr_i_pc[7:0]
    connect \S $logic_and$cva6_lsu_model.v:153$484_Y
    connect \Y $0\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$994
    parameter \WIDTH 8
    connect \A $add$cva6_lsu_model.v:149$483_Y [7:0]
    connect \B \instr_i_pc
    connect \S $ne$cva6_lsu_model.v:142$475_Y
    connect \Y $3\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$999
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10778
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1003_CMP $procmux$1002_CMP $procmux$1001_CMP $procmux$1000_CMP }
    connect \Y $procmux$999_Y
  end
  connect \port_load_instr_queue_state \load_instr_queue_state
  connect \port_store_instr_queue_state { \store_instr_queue_state[3] \store_instr_queue_state[2] \store_instr_queue_state[1] \store_instr_queue_state[0] }
  connect \ready_o \ready_flag
end
attribute \hdlname "\\cva6_processor_shim"
attribute \src "cva6_processor_shim.v:3.1-392.10"
module \cva6_processor_shim
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $10\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $11\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $12\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  attribute \unused_bits "2"
  wire width 3 $2\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_load_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $3\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$122_DATA[31:0]$271
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$125_DATA[31:0]$298
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_is_load_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $9\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  wire width 32 $add$cva6_processor_shim.v:227$272_Y
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  wire width 32 $add$cva6_processor_shim.v:233$299_Y
  wire width 3 $add$cva6_processor_shim.v:254$348_Y
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  wire width 32 $add$cva6_processor_shim.v:96$318_Y
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  wire width 32 $and$cva6_processor_shim.v:102$326_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$11044
  wire $auto$opt_dff.cc:217:make_patterns_logic$11046
  wire $auto$opt_dff.cc:217:make_patterns_logic$11048
  wire $auto$opt_dff.cc:217:make_patterns_logic$11057
  wire $auto$opt_dff.cc:217:make_patterns_logic$11059
  wire $auto$opt_dff.cc:217:make_patterns_logic$11068
  wire $auto$opt_dff.cc:217:make_patterns_logic$11070
  wire $auto$opt_dff.cc:217:make_patterns_logic$11079
  wire $auto$opt_dff.cc:217:make_patterns_logic$11081
  wire $auto$opt_dff.cc:217:make_patterns_logic$11090
  wire $auto$opt_dff.cc:217:make_patterns_logic$11092
  wire $auto$opt_dff.cc:217:make_patterns_logic$11101
  wire $auto$opt_dff.cc:217:make_patterns_logic$11103
  wire $auto$opt_dff.cc:217:make_patterns_logic$11112
  wire $auto$opt_dff.cc:217:make_patterns_logic$11114
  wire $auto$opt_dff.cc:217:make_patterns_logic$11123
  wire $auto$opt_dff.cc:217:make_patterns_logic$11125
  wire $auto$opt_dff.cc:217:make_patterns_logic$11134
  wire $auto$opt_dff.cc:217:make_patterns_logic$11136
  wire $auto$opt_dff.cc:217:make_patterns_logic$11145
  wire $auto$opt_dff.cc:217:make_patterns_logic$11147
  wire $auto$opt_dff.cc:217:make_patterns_logic$11156
  wire $auto$opt_dff.cc:217:make_patterns_logic$11158
  wire $auto$opt_dff.cc:217:make_patterns_logic$11167
  wire $auto$opt_dff.cc:217:make_patterns_logic$11169
  wire $auto$opt_dff.cc:217:make_patterns_logic$11178
  wire $auto$opt_dff.cc:217:make_patterns_logic$11180
  wire $auto$opt_dff.cc:217:make_patterns_logic$11189
  wire $auto$opt_dff.cc:217:make_patterns_logic$11191
  wire $auto$opt_dff.cc:217:make_patterns_logic$11200
  wire $auto$opt_dff.cc:217:make_patterns_logic$11202
  wire $auto$opt_dff.cc:217:make_patterns_logic$11211
  wire $auto$opt_dff.cc:217:make_patterns_logic$11213
  wire $auto$opt_dff.cc:217:make_patterns_logic$11222
  wire $auto$opt_dff.cc:217:make_patterns_logic$11224
  wire $auto$opt_dff.cc:217:make_patterns_logic$11233
  wire $auto$opt_dff.cc:217:make_patterns_logic$11235
  wire $auto$opt_dff.cc:217:make_patterns_logic$11244
  wire $auto$opt_dff.cc:217:make_patterns_logic$11246
  wire $auto$opt_dff.cc:217:make_patterns_logic$11255
  wire $auto$opt_dff.cc:217:make_patterns_logic$11257
  wire $auto$opt_dff.cc:217:make_patterns_logic$11266
  wire $auto$opt_dff.cc:217:make_patterns_logic$11268
  wire $auto$opt_dff.cc:217:make_patterns_logic$11277
  wire $auto$opt_dff.cc:217:make_patterns_logic$11279
  wire $auto$opt_dff.cc:217:make_patterns_logic$11288
  wire $auto$opt_dff.cc:217:make_patterns_logic$11290
  wire $auto$opt_dff.cc:217:make_patterns_logic$11299
  wire $auto$opt_dff.cc:217:make_patterns_logic$11301
  wire $auto$opt_dff.cc:217:make_patterns_logic$11310
  wire $auto$opt_dff.cc:217:make_patterns_logic$11312
  wire $auto$opt_dff.cc:217:make_patterns_logic$11321
  wire $auto$opt_dff.cc:217:make_patterns_logic$11323
  wire $auto$opt_dff.cc:217:make_patterns_logic$11332
  wire $auto$opt_dff.cc:217:make_patterns_logic$11334
  wire $auto$opt_dff.cc:217:make_patterns_logic$11343
  wire $auto$opt_dff.cc:217:make_patterns_logic$11345
  wire $auto$opt_dff.cc:217:make_patterns_logic$11354
  wire $auto$opt_dff.cc:217:make_patterns_logic$11356
  wire $auto$opt_dff.cc:217:make_patterns_logic$11365
  wire $auto$opt_dff.cc:217:make_patterns_logic$11367
  wire $auto$opt_dff.cc:217:make_patterns_logic$11376
  wire $auto$opt_dff.cc:217:make_patterns_logic$11378
  wire $auto$opt_dff.cc:217:make_patterns_logic$11387
  wire $auto$opt_dff.cc:217:make_patterns_logic$11389
  wire $auto$opt_dff.cc:217:make_patterns_logic$11396
  wire $auto$opt_dff.cc:217:make_patterns_logic$11401
  wire $auto$opt_dff.cc:217:make_patterns_logic$11406
  wire $auto$opt_dff.cc:217:make_patterns_logic$11411
  wire $auto$opt_dff.cc:217:make_patterns_logic$11416
  wire $auto$opt_dff.cc:217:make_patterns_logic$11421
  wire $auto$opt_dff.cc:217:make_patterns_logic$11426
  wire $auto$opt_dff.cc:217:make_patterns_logic$11431
  wire $auto$opt_dff.cc:217:make_patterns_logic$11436
  wire $auto$opt_dff.cc:217:make_patterns_logic$11441
  wire $auto$opt_dff.cc:217:make_patterns_logic$11446
  wire $auto$opt_dff.cc:217:make_patterns_logic$11451
  wire $auto$opt_dff.cc:217:make_patterns_logic$11456
  wire $auto$opt_dff.cc:217:make_patterns_logic$11461
  wire $auto$opt_dff.cc:217:make_patterns_logic$11466
  wire $auto$opt_dff.cc:217:make_patterns_logic$11471
  wire $auto$opt_dff.cc:217:make_patterns_logic$11476
  wire $auto$opt_dff.cc:217:make_patterns_logic$11481
  wire $auto$opt_dff.cc:217:make_patterns_logic$11486
  wire $auto$opt_dff.cc:217:make_patterns_logic$11491
  wire $auto$opt_dff.cc:217:make_patterns_logic$11496
  wire $auto$opt_dff.cc:217:make_patterns_logic$11501
  wire $auto$opt_dff.cc:217:make_patterns_logic$11506
  wire $auto$opt_dff.cc:217:make_patterns_logic$11511
  wire $auto$opt_dff.cc:217:make_patterns_logic$11516
  wire $auto$opt_dff.cc:217:make_patterns_logic$11521
  wire $auto$opt_dff.cc:217:make_patterns_logic$11526
  wire $auto$opt_dff.cc:217:make_patterns_logic$11531
  wire $auto$opt_dff.cc:217:make_patterns_logic$11536
  wire $auto$opt_dff.cc:217:make_patterns_logic$11541
  wire $auto$opt_dff.cc:217:make_patterns_logic$11546
  wire $auto$opt_dff.cc:217:make_patterns_logic$11551
  wire $auto$opt_dff.cc:217:make_patterns_logic$11557
  wire $auto$opt_dff.cc:217:make_patterns_logic$11559
  wire $auto$opt_dff.cc:217:make_patterns_logic$11561
  wire $auto$opt_dff.cc:217:make_patterns_logic$11563
  wire $auto$opt_dff.cc:217:make_patterns_logic$11565
  wire $auto$opt_dff.cc:217:make_patterns_logic$11581
  wire $auto$opt_dff.cc:217:make_patterns_logic$11588
  wire $auto$opt_dff.cc:217:make_patterns_logic$11600
  wire $auto$opt_dff.cc:217:make_patterns_logic$11602
  wire $auto$opt_dff.cc:217:make_patterns_logic$11619
  wire $auto$opt_dff.cc:217:make_patterns_logic$11621
  wire $auto$opt_dff.cc:217:make_patterns_logic$11627
  wire $auto$opt_dff.cc:217:make_patterns_logic$11653
  wire $auto$opt_dff.cc:242:make_patterns_logic$11052
  wire $auto$opt_dff.cc:242:make_patterns_logic$11063
  wire $auto$opt_dff.cc:242:make_patterns_logic$11074
  wire $auto$opt_dff.cc:242:make_patterns_logic$11085
  wire $auto$opt_dff.cc:242:make_patterns_logic$11096
  wire $auto$opt_dff.cc:242:make_patterns_logic$11107
  wire $auto$opt_dff.cc:242:make_patterns_logic$11118
  wire $auto$opt_dff.cc:242:make_patterns_logic$11129
  wire $auto$opt_dff.cc:242:make_patterns_logic$11140
  wire $auto$opt_dff.cc:242:make_patterns_logic$11151
  wire $auto$opt_dff.cc:242:make_patterns_logic$11162
  wire $auto$opt_dff.cc:242:make_patterns_logic$11173
  wire $auto$opt_dff.cc:242:make_patterns_logic$11184
  wire $auto$opt_dff.cc:242:make_patterns_logic$11195
  wire $auto$opt_dff.cc:242:make_patterns_logic$11206
  wire $auto$opt_dff.cc:242:make_patterns_logic$11217
  wire $auto$opt_dff.cc:242:make_patterns_logic$11228
  wire $auto$opt_dff.cc:242:make_patterns_logic$11239
  wire $auto$opt_dff.cc:242:make_patterns_logic$11250
  wire $auto$opt_dff.cc:242:make_patterns_logic$11261
  wire $auto$opt_dff.cc:242:make_patterns_logic$11272
  wire $auto$opt_dff.cc:242:make_patterns_logic$11283
  wire $auto$opt_dff.cc:242:make_patterns_logic$11294
  wire $auto$opt_dff.cc:242:make_patterns_logic$11305
  wire $auto$opt_dff.cc:242:make_patterns_logic$11316
  wire $auto$opt_dff.cc:242:make_patterns_logic$11327
  wire $auto$opt_dff.cc:242:make_patterns_logic$11338
  wire $auto$opt_dff.cc:242:make_patterns_logic$11349
  wire $auto$opt_dff.cc:242:make_patterns_logic$11360
  wire $auto$opt_dff.cc:242:make_patterns_logic$11371
  wire $auto$opt_dff.cc:242:make_patterns_logic$11382
  wire $auto$opt_dff.cc:242:make_patterns_logic$11393
  wire $auto$opt_dff.cc:242:make_patterns_logic$11398
  wire $auto$opt_dff.cc:242:make_patterns_logic$11403
  wire $auto$opt_dff.cc:242:make_patterns_logic$11408
  wire $auto$opt_dff.cc:242:make_patterns_logic$11413
  wire $auto$opt_dff.cc:242:make_patterns_logic$11418
  wire $auto$opt_dff.cc:242:make_patterns_logic$11423
  wire $auto$opt_dff.cc:242:make_patterns_logic$11428
  wire $auto$opt_dff.cc:242:make_patterns_logic$11433
  wire $auto$opt_dff.cc:242:make_patterns_logic$11438
  wire $auto$opt_dff.cc:242:make_patterns_logic$11443
  wire $auto$opt_dff.cc:242:make_patterns_logic$11448
  wire $auto$opt_dff.cc:242:make_patterns_logic$11453
  wire $auto$opt_dff.cc:242:make_patterns_logic$11458
  wire $auto$opt_dff.cc:242:make_patterns_logic$11463
  wire $auto$opt_dff.cc:242:make_patterns_logic$11468
  wire $auto$opt_dff.cc:242:make_patterns_logic$11473
  wire $auto$opt_dff.cc:242:make_patterns_logic$11478
  wire $auto$opt_dff.cc:242:make_patterns_logic$11483
  wire $auto$opt_dff.cc:242:make_patterns_logic$11488
  wire $auto$opt_dff.cc:242:make_patterns_logic$11493
  wire $auto$opt_dff.cc:242:make_patterns_logic$11498
  wire $auto$opt_dff.cc:242:make_patterns_logic$11503
  wire $auto$opt_dff.cc:242:make_patterns_logic$11508
  wire $auto$opt_dff.cc:242:make_patterns_logic$11513
  wire $auto$opt_dff.cc:242:make_patterns_logic$11518
  wire $auto$opt_dff.cc:242:make_patterns_logic$11523
  wire $auto$opt_dff.cc:242:make_patterns_logic$11528
  wire $auto$opt_dff.cc:242:make_patterns_logic$11533
  wire $auto$opt_dff.cc:242:make_patterns_logic$11538
  wire $auto$opt_dff.cc:242:make_patterns_logic$11543
  wire $auto$opt_dff.cc:242:make_patterns_logic$11548
  wire $auto$opt_dff.cc:242:make_patterns_logic$11553
  wire $auto$opt_dff.cc:242:make_patterns_logic$11571
  wire $auto$opt_dff.cc:242:make_patterns_logic$11590
  wire $auto$opt_dff.cc:242:make_patterns_logic$11614
  wire $auto$opt_dff.cc:242:make_patterns_logic$11623
  wire $auto$opt_dff.cc:242:make_patterns_logic$11633
  wire $auto$opt_dff.cc:242:make_patterns_logic$11641
  wire $auto$opt_dff.cc:276:combine_resets$11577
  wire $auto$opt_reduce.cc:134:opt_mux$10446
  wire $auto$opt_reduce.cc:134:opt_mux$10448
  wire $auto$opt_reduce.cc:134:opt_mux$10450
  wire $auto$opt_reduce.cc:134:opt_mux$10452
  wire $auto$opt_reduce.cc:134:opt_mux$10454
  wire $auto$opt_reduce.cc:134:opt_mux$10456
  wire $auto$opt_reduce.cc:134:opt_mux$10458
  wire $auto$opt_reduce.cc:134:opt_mux$10460
  wire $auto$opt_reduce.cc:134:opt_mux$10462
  wire $auto$opt_reduce.cc:134:opt_mux$10464
  wire $auto$opt_reduce.cc:134:opt_mux$10466
  wire $auto$opt_reduce.cc:134:opt_mux$10470
  wire $auto$opt_reduce.cc:134:opt_mux$10472
  wire $auto$opt_reduce.cc:134:opt_mux$10474
  wire $auto$opt_reduce.cc:134:opt_mux$10476
  wire $auto$opt_reduce.cc:134:opt_mux$10478
  wire $auto$opt_reduce.cc:134:opt_mux$10480
  wire $auto$opt_reduce.cc:134:opt_mux$10482
  wire $auto$opt_reduce.cc:134:opt_mux$10484
  wire $auto$opt_reduce.cc:134:opt_mux$10488
  wire $auto$opt_reduce.cc:134:opt_mux$10490
  wire $auto$opt_reduce.cc:134:opt_mux$10492
  wire $auto$opt_reduce.cc:134:opt_mux$10494
  wire $auto$opt_reduce.cc:134:opt_mux$10496
  wire $auto$opt_reduce.cc:134:opt_mux$10498
  wire $auto$opt_reduce.cc:134:opt_mux$10500
  wire $auto$opt_reduce.cc:134:opt_mux$10502
  wire $auto$opt_reduce.cc:134:opt_mux$10506
  wire $auto$opt_reduce.cc:134:opt_mux$10508
  wire $auto$opt_reduce.cc:134:opt_mux$10512
  wire $auto$opt_reduce.cc:134:opt_mux$10514
  wire $auto$opt_reduce.cc:134:opt_mux$10516
  wire $auto$opt_reduce.cc:134:opt_mux$10518
  wire $auto$opt_reduce.cc:134:opt_mux$10522
  wire $auto$opt_reduce.cc:134:opt_mux$10524
  wire $auto$opt_reduce.cc:134:opt_mux$10528
  wire $auto$opt_reduce.cc:134:opt_mux$10530
  wire $auto$opt_reduce.cc:134:opt_mux$10532
  wire $auto$opt_reduce.cc:134:opt_mux$10536
  wire $auto$opt_reduce.cc:134:opt_mux$10540
  wire $auto$opt_reduce.cc:134:opt_mux$10544
  wire $auto$opt_reduce.cc:134:opt_mux$10548
  wire $auto$opt_reduce.cc:134:opt_mux$10552
  wire $auto$opt_reduce.cc:134:opt_mux$10556
  wire $auto$opt_reduce.cc:134:opt_mux$10558
  wire $auto$opt_reduce.cc:134:opt_mux$10560
  wire $auto$opt_reduce.cc:134:opt_mux$10562
  wire $auto$opt_reduce.cc:134:opt_mux$10566
  wire $auto$opt_reduce.cc:134:opt_mux$10570
  wire $auto$opt_reduce.cc:134:opt_mux$10572
  wire $auto$opt_reduce.cc:134:opt_mux$10574
  wire $auto$opt_reduce.cc:134:opt_mux$10576
  wire $auto$opt_reduce.cc:134:opt_mux$10582
  wire $auto$opt_reduce.cc:134:opt_mux$10586
  wire $auto$opt_reduce.cc:134:opt_mux$10592
  wire $auto$opt_reduce.cc:134:opt_mux$10594
  wire $auto$opt_reduce.cc:134:opt_mux$10596
  wire $auto$opt_reduce.cc:134:opt_mux$10602
  wire $auto$opt_reduce.cc:134:opt_mux$10604
  wire $auto$opt_reduce.cc:134:opt_mux$10606
  wire $auto$opt_reduce.cc:134:opt_mux$10608
  wire $auto$opt_reduce.cc:134:opt_mux$10616
  wire $auto$opt_reduce.cc:134:opt_mux$10622
  wire $auto$opt_reduce.cc:134:opt_mux$10626
  wire $auto$rtlil.cc:2127:Not$11051
  wire $auto$rtlil.cc:2127:Not$11568
  wire $auto$rtlil.cc:2127:Not$11570
  wire $auto$rtlil.cc:2127:Not$11576
  wire $auto$rtlil.cc:2127:Not$11609
  wire $auto$rtlil.cc:2127:Not$11611
  wire $auto$rtlil.cc:2127:Not$11613
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10798
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10800
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10802
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10804
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10806
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10808
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10810
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10812
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10814
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10816
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10818
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10820
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10822
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10824
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10826
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10828
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10830
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10832
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10834
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10836
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10838
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10840
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10842
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10844
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10846
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10848
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10850
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10852
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10854
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10856
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10858
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10860
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10862
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10864
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10866
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10868
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10870
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10872
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10874
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10876
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10878
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10880
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10882
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10884
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10886
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10888
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10890
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10892
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10894
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10896
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10898
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10900
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10902
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10904
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10906
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10908
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10910
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10912
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10914
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10916
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10918
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10920
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10922
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10924
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10926
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10928
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10930
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10932
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10934
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10936
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10938
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10940
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10942
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10944
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10946
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10948
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10950
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10952
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10954
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10956
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10958
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10960
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10962
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10964
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10966
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10968
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10970
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10972
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10974
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10976
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10978
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10980
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10982
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10984
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10986
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10988
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10990
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10992
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10994
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10996
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10998
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11000
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11002
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11004
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11006
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11008
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11010
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11012
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11014
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11016
  wire width 3 $auto$rtlil.cc:2817:Anyseq$11018
  wire width 3 $auto$rtlil.cc:2817:Anyseq$11020
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$wreduce.cc:454:run$10641
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  wire width 32 $auto$wreduce.cc:454:run$10642
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  wire width 32 $auto$wreduce.cc:454:run$10643
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  wire width 32 $auto$wreduce.cc:454:run$10644
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  wire $eq$cva6_processor_shim.v:102$325_Y
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  wire $eq$cva6_processor_shim.v:103$327_Y
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  wire $eq$cva6_processor_shim.v:104$329_Y
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  wire $eq$cva6_processor_shim.v:105$331_Y
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  wire $eq$cva6_processor_shim.v:106$334_Y
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  wire $eq$cva6_processor_shim.v:243$346_Y
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  wire $eq$cva6_processor_shim.v:257$349_Y
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  wire $eq$cva6_processor_shim.v:261$350_Y
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  wire $eq$cva6_processor_shim.v:263$351_Y
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  wire $eq$cva6_processor_shim.v:269$354_Y
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  wire $eq$cva6_processor_shim.v:277$355_Y
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  wire $eq$cva6_processor_shim.v:311$364_Y
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  wire $eq$cva6_processor_shim.v:66$237_Y
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  wire $eq$cva6_processor_shim.v:70$274_Y
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  wire $eq$cva6_processor_shim.v:74$301_Y
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  wire $eq$cva6_processor_shim.v:96$317_Y
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  wire $eq$cva6_processor_shim.v:97$319_Y
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  wire $eq$cva6_processor_shim.v:98$321_Y
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  wire $eq$cva6_processor_shim.v:99$322_Y
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  wire $logic_and$cva6_processor_shim.v:264$353_Y
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  wire $logic_and$cva6_processor_shim.v:293$359_Y
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  wire $logic_and$cva6_processor_shim.v:311$363_Y
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  wire $logic_and$cva6_processor_shim.v:311$365_Y
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  wire $logic_not$cva6_processor_shim.v:264$352_Y
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  wire $lt$cva6_processor_shim.v:105$332_Y
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  wire $lt$cva6_processor_shim.v:106$335_Y
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  wire $ne$cva6_processor_shim.v:293$358_Y
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  wire $ne$cva6_processor_shim.v:315$366_Y
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  wire width 32 $or$cva6_processor_shim.v:103$328_Y
  wire $procmux$2041_CMP
  wire $procmux$2042_CMP
  wire $procmux$2043_CMP
  wire $procmux$2044_CMP
  wire $procmux$2045_CMP
  wire $procmux$2046_CMP
  wire $procmux$2047_CMP
  wire $procmux$2048_CMP
  wire $procmux$2049_CMP
  wire $procmux$2050_CMP
  wire $procmux$2051_CMP
  wire $procmux$2052_CMP
  wire $procmux$2053_CMP
  wire $procmux$2054_CMP
  wire $procmux$2055_CMP
  wire $procmux$2056_CMP
  wire $procmux$2057_CMP
  wire $procmux$2058_CMP
  wire $procmux$2059_CMP
  wire $procmux$2060_CMP
  wire $procmux$2061_CMP
  wire $procmux$2062_CMP
  wire $procmux$2063_CMP
  wire $procmux$2064_CMP
  wire $procmux$2065_CMP
  wire $procmux$2066_CMP
  wire $procmux$2067_CMP
  wire $procmux$2068_CMP
  wire $procmux$2069_CMP
  wire $procmux$2070_CMP
  wire $procmux$2071_CMP
  wire $procmux$2072_CMP
  wire $procmux$3577_CMP
  wire $procmux$3578_CMP
  wire $procmux$3579_CMP
  wire $procmux$3580_CMP
  wire $procmux$3581_CMP
  wire $procmux$3582_CMP
  wire $procmux$3583_CMP
  wire $procmux$3584_CMP
  wire $procmux$3585_CMP
  wire $procmux$3586_CMP
  wire $procmux$3587_CMP
  wire $procmux$3588_CMP
  wire $procmux$3589_CMP
  wire $procmux$3590_CMP
  wire $procmux$3591_CMP
  wire $procmux$3592_CMP
  wire $procmux$3593_CMP
  wire $procmux$3594_CMP
  wire $procmux$3595_CMP
  wire $procmux$3596_CMP
  wire $procmux$3597_CMP
  wire $procmux$3598_CMP
  wire $procmux$3599_CMP
  wire $procmux$3600_CMP
  wire $procmux$3601_CMP
  wire $procmux$3602_CMP
  wire $procmux$3603_CMP
  wire $procmux$3604_CMP
  wire $procmux$3605_CMP
  wire $procmux$3606_CMP
  wire $procmux$3607_CMP
  wire $procmux$3608_CMP
  wire width 32 $procmux$3609_Y
  wire width 32 $procmux$3612_Y
  wire width 32 $procmux$3615_Y
  wire width 32 $procmux$3617_Y
  wire $procmux$5755_CMP
  wire $procmux$5756_CMP
  wire $procmux$5757_CMP
  wire $procmux$5758_CMP
  wire $procmux$5759_CMP
  wire $procmux$5760_CMP
  wire $procmux$5761_CMP
  wire $procmux$5762_CMP
  wire $procmux$5763_CMP
  wire $procmux$5764_CMP
  wire $procmux$5765_CMP
  wire $procmux$5766_CMP
  wire $procmux$5767_CMP
  wire $procmux$5768_CMP
  wire $procmux$5769_CMP
  wire $procmux$5770_CMP
  wire $procmux$5771_CMP
  wire $procmux$5772_CMP
  wire $procmux$5773_CMP
  wire $procmux$5774_CMP
  wire $procmux$5775_CMP
  wire $procmux$5776_CMP
  wire $procmux$5777_CMP
  wire $procmux$5778_CMP
  wire $procmux$5779_CMP
  wire $procmux$5780_CMP
  wire $procmux$5781_CMP
  wire $procmux$5782_CMP
  wire $procmux$5783_CMP
  wire $procmux$5784_CMP
  wire $procmux$5785_CMP
  wire $procmux$5786_CMP
  wire width 32 $procmux$5832_Y
  wire width 32 $procmux$5835_Y
  wire width 32 $procmux$5837_Y
  wire $procmux$6553_CMP
  wire $procmux$6554_CMP
  wire $procmux$6555_CMP
  wire $procmux$6556_CMP
  wire $procmux$6557_CMP
  wire $procmux$6558_CMP
  wire $procmux$6559_CMP
  wire $procmux$6560_CMP
  wire $procmux$6561_CMP
  wire $procmux$6562_CMP
  wire $procmux$6563_CMP
  wire $procmux$6564_CMP
  wire $procmux$6565_CMP
  wire $procmux$6566_CMP
  wire $procmux$6567_CMP
  wire $procmux$6568_CMP
  wire $procmux$6569_CMP
  wire $procmux$6570_CMP
  wire $procmux$6571_CMP
  wire $procmux$6572_CMP
  wire $procmux$6573_CMP
  wire $procmux$6574_CMP
  wire $procmux$6575_CMP
  wire $procmux$6576_CMP
  wire $procmux$6577_CMP
  wire $procmux$6578_CMP
  wire $procmux$6579_CMP
  wire $procmux$6580_CMP
  wire $procmux$6581_CMP
  wire $procmux$6582_CMP
  wire $procmux$6583_CMP
  wire $procmux$6584_CMP
  wire width 32 $procmux$7971_Y
  wire width 32 $procmux$7973_Y
  wire width 3 $procmux$9470_Y
  wire width 3 $procmux$9512_Y
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  wire width 32 $shl$cva6_processor_shim.v:100$323_Y
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  wire width 32 $shr$cva6_processor_shim.v:97$320_Y
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:286$357_Y
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:296$360_Y
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:316$367_Y
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  wire width 32 $ternary$cva6_processor_shim.v:102$341_Y
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  wire width 32 $ternary$cva6_processor_shim.v:103$340_Y
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  wire width 32 $ternary$cva6_processor_shim.v:104$339_Y
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  wire width 32 $ternary$cva6_processor_shim.v:106$337_Y
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  wire width 32 $ternary$cva6_processor_shim.v:96$344_Y
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  wire width 32 $ternary$cva6_processor_shim.v:97$343_Y
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  wire width 32 $ternary$cva6_processor_shim.v:98$342_Y
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  wire width 32 $ternary$cva6_processor_shim.v:99$324_Y
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  wire width 32 $xor$cva6_processor_shim.v:104$330_Y
  attribute \src "cva6_processor_shim.v:4.16-4.21"
  wire input 1 \clk_i
  attribute \src "cva6_processor_shim.v:112.17-112.30"
  wire width 32 \de_io_instr_i
  attribute \src "cva6_processor_shim.v:118.10-118.29"
  wire \de_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:115.10-115.25"
  wire \de_io_is_load_i
  attribute \src "cva6_processor_shim.v:124.10-124.31"
  wire \de_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:133.10-133.26"
  wire \de_io_load_req_o
  attribute \src "cva6_processor_shim.v:128.10-128.23"
  wire \de_io_ready_o
  attribute \src "cva6_processor_shim.v:130.10-130.30"
  wire \de_io_store_commit_i
  attribute \src "cva6_processor_shim.v:121.10-121.32"
  wire \de_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:6.23-6.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_processor_shim.v:8.17-8.30"
  wire output 5 \instr_ready_o
  attribute \src "cva6_processor_shim.v:7.16-7.29"
  wire input 4 \instr_valid_i
  attribute \src "cva6_processor_shim.v:172.15-172.28"
  wire width 3 \load_cooldown
  attribute \src "cva6_processor_shim.v:10.16-10.31"
  wire input 7 \load_mem_resp_i
  attribute \src "cva6_processor_shim.v:166.16-166.30"
  wire width 32 \loadstore_addr
  attribute \src "cva6_processor_shim.v:167.15-167.28"
  wire width 3 \loadstore_fsm
  attribute \src "cva6_processor_shim.v:165.9-165.24"
  wire \loadstore_state
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[0]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[10]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[11]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[12]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[13]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[14]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[15]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[16]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[17]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[18]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[19]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[1]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[20]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[21]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[22]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[23]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[24]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[25]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[26]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[27]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[28]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[29]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[2]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[30]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[31]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[3]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[4]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[5]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[6]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[7]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[8]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[9]
  attribute \src "cva6_processor_shim.v:13.31-13.36"
  wire width 1024 output 9 \mem_o
  attribute \src "cva6_processor_shim.v:61.9-61.16"
  wire \ready_o
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[0]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[10]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[11]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[12]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[13]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[14]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[15]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[16]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[17]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[18]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[19]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[1]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[20]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[21]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[22]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[23]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[24]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[25]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[26]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[27]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[28]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[29]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[2]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[30]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[31]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[3]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[4]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[5]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[6]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[7]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[8]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[9]
  attribute \src "cva6_processor_shim.v:12.31-12.40"
  wire width 1024 output 8 \regfile_o
  attribute \src "cva6_processor_shim.v:5.16-5.22"
  wire input 2 \rst_ni
  attribute \src "cva6_processor_shim.v:170.9-170.23"
  wire \store_cooldown
  attribute \src "cva6_processor_shim.v:171.15-171.26"
  wire width 3 \store_count
  attribute \src "cva6_processor_shim.v:9.16-9.32"
  wire input 6 \store_mem_resp_i
  attribute \src "cva6_processor_shim.v:174.9-174.26"
  wire \store_uncommitted
  attribute \src "cva6_processor_shim.v:113.16-113.29"
  wire width 32 \tb_io_instr_i
  attribute \src "cva6_processor_shim.v:119.9-119.28"
  wire \tb_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:116.9-116.24"
  wire \tb_io_is_load_i
  attribute \src "cva6_processor_shim.v:125.9-125.30"
  wire \tb_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:131.9-131.29"
  wire \tb_io_store_commit_i
  attribute \src "cva6_processor_shim.v:122.9-122.31"
  wire \tb_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  cell $add $add$cva6_processor_shim.v:227$272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:25] \instr_i [11:7] }
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$122_DATA[31:0]$271
    connect \Y $add$cva6_processor_shim.v:227$272_Y
  end
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  cell $add $add$cva6_processor_shim.v:233$299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$125_DATA[31:0]$298
    connect \Y $add$cva6_processor_shim.v:233$299_Y
  end
  attribute \src "cva6_processor_shim.v:254.39-254.54"
  cell $add $add$cva6_processor_shim.v:254$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \store_count
    connect \B 1'1
    connect \Y $add$cva6_processor_shim.v:254$348_Y
  end
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  cell $add $add$cva6_processor_shim.v:96$318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315
    connect \Y $add$cva6_processor_shim.v:96$318_Y
  end
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  cell $and $and$cva6_processor_shim.v:102$326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315
    connect \Y $and$cva6_processor_shim.v:102$326_Y
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11045
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11044
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11047
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10552 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11046
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11049
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10552 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11048
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11058
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10474 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11057
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11060
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10474 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11059
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11069
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10524 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11068
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11071
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10524 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11070
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11080
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10562 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11079
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11082
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10562 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11081
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11091
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10452 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11090
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11093
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10452 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11092
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10480 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11101
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10480 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11103
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10502 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11112
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10502 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11114
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10456 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11123
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10456 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11125
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10492 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11134
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10492 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11136
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10454 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11145
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10454 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11147
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10522 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11156
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10522 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11158
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10518 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11167
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10518 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11169
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10602 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11178
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10602 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11180
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10462 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11189
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10462 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11191
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10500 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11200
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10500 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11202
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10530 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11211
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10530 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11213
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10540 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11222
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10540 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11224
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10558 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11233
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10558 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11235
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10582 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11244
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10582 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11246
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10606 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11255
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10606 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11257
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10460 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11266
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10460 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11268
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10482 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11277
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10482 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11279
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10508 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11288
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10508 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11290
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10464 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11299
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10464 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11301
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10548 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11310
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10548 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11312
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10512 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11321
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10512 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11323
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10570 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11332
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10570 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11334
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10596 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11343
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10596 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11345
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10484 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11354
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10484 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11356
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10448 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11365
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10448 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11367
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10476 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11376
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10476 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11378
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10498 $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11387
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10498 $eq$cva6_processor_shim.v:70$274_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11389
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10566
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11396
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10478
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11401
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10594
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11406
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11412
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10466
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11411
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10528
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11416
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10574
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11421
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10622
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11426
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10458
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11431
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11437
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10488
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11436
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10514
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11441
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10536
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11446
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11452
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10556
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11451
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11457
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10576
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11456
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11462
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10592
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11461
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11467
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10616
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11466
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10446
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11471
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10470
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11476
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10494
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11481
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10516
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11486
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10532
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11491
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10544
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11496
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10560
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11501
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10572
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11506
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10586
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11511
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10604
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11516
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10626
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11521
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10450
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11526
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10472
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11531
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10490
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11536
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10496
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11541
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10506
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11546
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10608
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11551
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$346_Y \loadstore_state }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11557
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:263$351_Y $eq$cva6_processor_shim.v:261$350_Y $eq$cva6_processor_shim.v:257$349_Y $eq$cva6_processor_shim.v:243$346_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11559
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$353_Y $eq$cva6_processor_shim.v:263$351_Y $eq$cva6_processor_shim.v:261$350_Y $eq$cva6_processor_shim.v:257$349_Y $eq$cva6_processor_shim.v:243$346_Y }
    connect \B 5'01000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11561
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:261$350_Y $eq$cva6_processor_shim.v:257$349_Y $eq$cva6_processor_shim.v:243$346_Y }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11563
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$349_Y $eq$cva6_processor_shim.v:243$346_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11565
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $ne$cva6_processor_shim.v:315$366_Y $logic_and$cva6_processor_shim.v:311$365_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11581
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:70$274_Y $eq$cva6_processor_shim.v:66$237_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11588
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:269$354_Y $eq$cva6_processor_shim.v:263$351_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11600
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$353_Y $eq$cva6_processor_shim.v:263$351_Y }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11602
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:277$355_Y \store_cooldown }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11619
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11622
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:293$359_Y $eq$cva6_processor_shim.v:277$355_Y \store_cooldown }
    connect \B 3'010
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11621
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11628
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$349_Y $eq$cva6_processor_shim.v:243$346_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11627
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$301_Y $eq$cva6_processor_shim.v:70$274_Y $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i }
    connect \B 4'0001
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11653
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11050
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:66$237_Y
    connect \Y $auto$rtlil.cc:2127:Not$11051
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \Y $auto$rtlil.cc:2127:Not$11568
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \Y $auto$rtlil.cc:2127:Not$11570
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:243$346_Y
    connect \Y $auto$rtlil.cc:2127:Not$11609
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:257$349_Y
    connect \Y $auto$rtlil.cc:2127:Not$11611
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:261$350_Y
    connect \Y $auto$rtlil.cc:2127:Not$11613
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11053
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11048 $auto$opt_dff.cc:217:make_patterns_logic$11046 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11052
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11064
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11059 $auto$opt_dff.cc:217:make_patterns_logic$11057 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11063
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11075
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11070 $auto$opt_dff.cc:217:make_patterns_logic$11068 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11074
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11086
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11081 $auto$opt_dff.cc:217:make_patterns_logic$11079 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11085
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11097
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11092 $auto$opt_dff.cc:217:make_patterns_logic$11090 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11096
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11103 $auto$opt_dff.cc:217:make_patterns_logic$11101 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11107
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11114 $auto$opt_dff.cc:217:make_patterns_logic$11112 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11118
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11125 $auto$opt_dff.cc:217:make_patterns_logic$11123 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11129
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11136 $auto$opt_dff.cc:217:make_patterns_logic$11134 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11140
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11147 $auto$opt_dff.cc:217:make_patterns_logic$11145 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11151
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11158 $auto$opt_dff.cc:217:make_patterns_logic$11156 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11162
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11169 $auto$opt_dff.cc:217:make_patterns_logic$11167 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11173
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11180 $auto$opt_dff.cc:217:make_patterns_logic$11178 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11184
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11191 $auto$opt_dff.cc:217:make_patterns_logic$11189 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11195
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11202 $auto$opt_dff.cc:217:make_patterns_logic$11200 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11206
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11213 $auto$opt_dff.cc:217:make_patterns_logic$11211 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11217
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11224 $auto$opt_dff.cc:217:make_patterns_logic$11222 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11228
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11235 $auto$opt_dff.cc:217:make_patterns_logic$11233 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11239
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11246 $auto$opt_dff.cc:217:make_patterns_logic$11244 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11250
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11257 $auto$opt_dff.cc:217:make_patterns_logic$11255 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11261
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11268 $auto$opt_dff.cc:217:make_patterns_logic$11266 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11272
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11279 $auto$opt_dff.cc:217:make_patterns_logic$11277 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11283
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11290 $auto$opt_dff.cc:217:make_patterns_logic$11288 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11294
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11301 $auto$opt_dff.cc:217:make_patterns_logic$11299 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11305
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11312 $auto$opt_dff.cc:217:make_patterns_logic$11310 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11316
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11323 $auto$opt_dff.cc:217:make_patterns_logic$11321 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11327
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11334 $auto$opt_dff.cc:217:make_patterns_logic$11332 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11338
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11345 $auto$opt_dff.cc:217:make_patterns_logic$11343 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11349
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11356 $auto$opt_dff.cc:217:make_patterns_logic$11354 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11360
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11367 $auto$opt_dff.cc:217:make_patterns_logic$11365 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11371
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11378 $auto$opt_dff.cc:217:make_patterns_logic$11376 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11382
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11051 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11389 $auto$opt_dff.cc:217:make_patterns_logic$11387 $auto$opt_dff.cc:217:make_patterns_logic$11044 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11393
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11396 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11398
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11401 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11403
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11406 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11408
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11411 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11413
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11419
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11416 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11418
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11421 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11423
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11426 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11428
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11431 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11433
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11436 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11438
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11441 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11443
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11446 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11448
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11451 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11453
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11456 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11458
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11461 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11463
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11466 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11468
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11471 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11473
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11476 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11478
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11481 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11483
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11486 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11488
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11491 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11493
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11496 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11498
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11501 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11503
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11506 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11508
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11511 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11513
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11516 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11518
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11521 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11523
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11526 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11528
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11531 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11533
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11536 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11538
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11541 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11543
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11546 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11548
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$237_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11551 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11553
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11570 $auto$rtlil.cc:2127:Not$11568 $auto$opt_dff.cc:217:make_patterns_logic$11565 $auto$opt_dff.cc:217:make_patterns_logic$11563 $auto$opt_dff.cc:217:make_patterns_logic$11561 $auto$opt_dff.cc:217:make_patterns_logic$11559 $auto$opt_dff.cc:217:make_patterns_logic$11557 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11571
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11591
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \instr_valid_i $auto$opt_dff.cc:217:make_patterns_logic$11588 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11590
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11613 $auto$rtlil.cc:2127:Not$11611 $auto$rtlil.cc:2127:Not$11609 $auto$rtlil.cc:2127:Not$11570 $auto$rtlil.cc:2127:Not$11568 $auto$opt_dff.cc:217:make_patterns_logic$11602 $auto$opt_dff.cc:217:make_patterns_logic$11600 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11614
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$11621 $auto$opt_dff.cc:217:make_patterns_logic$11619 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11623
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11570 $auto$rtlil.cc:2127:Not$11568 $auto$opt_dff.cc:217:make_patterns_logic$11627 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11633
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$346_Y $auto$rtlil.cc:2127:Not$11570 $auto$rtlil.cc:2127:Not$11568 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11641
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$11575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$11576
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$11578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:311$365_Y $auto$rtlil.cc:2127:Not$11576 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$11577
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11584
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $6\store_count[2:0]
    connect \Q \store_count
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11585
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\store_cooldown[0:0]
    connect \Q \store_cooldown
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11586
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $2\loadstore_fsm[2:0]
    connect \Q \loadstore_fsm
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11617
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_load_mem_resp_i[0:0]
    connect \Q \tb_io_load_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11054
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11052
    connect \Q \regfile[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11065
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11063
    connect \Q \regfile[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11076
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11074
    connect \Q \regfile[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11087
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11085
    connect \Q \regfile[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11098
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11096
    connect \Q \regfile[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11109
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11107
    connect \Q \regfile[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11120
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11118
    connect \Q \regfile[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11131
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11129
    connect \Q \regfile[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11142
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11140
    connect \Q \regfile[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11153
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11151
    connect \Q \regfile[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11164
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11162
    connect \Q \regfile[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11175
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11173
    connect \Q \regfile[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11186
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11184
    connect \Q \regfile[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11197
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11195
    connect \Q \regfile[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11208
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11206
    connect \Q \regfile[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11219
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11217
    connect \Q \regfile[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11230
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11228
    connect \Q \regfile[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11241
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11239
    connect \Q \regfile[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11252
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11250
    connect \Q \regfile[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11263
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11261
    connect \Q \regfile[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11274
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11272
    connect \Q \regfile[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11285
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11283
    connect \Q \regfile[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11296
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11294
    connect \Q \regfile[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11307
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11305
    connect \Q \regfile[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11318
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11316
    connect \Q \regfile[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11329
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11327
    connect \Q \regfile[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11340
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11338
    connect \Q \regfile[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11351
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11349
    connect \Q \regfile[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11362
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11360
    connect \Q \regfile[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11373
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11371
    connect \Q \regfile[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11384
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11382
    connect \Q \regfile[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11395
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11393
    connect \Q \regfile[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11400
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11398
    connect \Q \mem[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11405
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11403
    connect \Q \mem[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11410
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11408
    connect \Q \mem[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11415
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11413
    connect \Q \mem[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11420
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11418
    connect \Q \mem[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11425
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11423
    connect \Q \mem[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11430
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11428
    connect \Q \mem[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11435
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11433
    connect \Q \mem[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11440
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11438
    connect \Q \mem[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11445
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11443
    connect \Q \mem[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11450
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11448
    connect \Q \mem[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11455
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11453
    connect \Q \mem[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11460
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11458
    connect \Q \mem[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11465
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11463
    connect \Q \mem[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11470
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11468
    connect \Q \mem[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11475
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11473
    connect \Q \mem[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11480
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11478
    connect \Q \mem[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11485
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11483
    connect \Q \mem[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11490
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11488
    connect \Q \mem[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11495
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11493
    connect \Q \mem[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11500
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11498
    connect \Q \mem[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11505
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11503
    connect \Q \mem[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11510
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11508
    connect \Q \mem[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11515
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11513
    connect \Q \mem[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11520
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11518
    connect \Q \mem[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11525
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11523
    connect \Q \mem[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11530
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11528
    connect \Q \mem[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11535
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11533
    connect \Q \mem[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11540
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11538
    connect \Q \mem[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11545
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11543
    connect \Q \mem[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11550
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11548
    connect \Q \mem[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11555
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11553
    connect \Q \mem[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11573
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\store_uncommitted[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11571
    connect \Q \store_uncommitted
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11580
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $sub$cva6_processor_shim.v:316$367_Y [2]
    connect \EN $ne$cva6_processor_shim.v:315$366_Y
    connect \Q \load_cooldown [2]
    connect \SRST $auto$opt_dff.cc:276:combine_resets$11577
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11583
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\load_cooldown[2:0] [1:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$11581
    connect \Q \load_cooldown [1:0]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11592
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $3\loadstore_addr[31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11590
    connect \Q \loadstore_addr
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11598
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $3\loadstore_state[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11590
    connect \Q \loadstore_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11616
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $7\tb_io_store_commit_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11614
    connect \Q \tb_io_store_commit_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11625
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_store_mem_resp_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11623
    connect \Q \tb_io_store_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11635
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\tb_io_instr_valid_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11633
    connect \Q \tb_io_instr_valid_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11643
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $5\tb_io_is_load_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11641
    connect \Q \tb_io_is_load_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11651
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \loadstore_addr
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11641
    connect \Q \tb_io_instr_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11655
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\ready_o[0:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$11653
    connect \Q \ready_o
    connect \SRST \rst_ni
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10446
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10449
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10450
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10457
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10458
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10466
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10467
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10462
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10470
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10472
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10478
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10482
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10488
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10490
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10494
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10496
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10500
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10506
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10508
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10514
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10516
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10448
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10492
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10528
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10532
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10464
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10536
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10498
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10530
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10544
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10476
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10452
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10540
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10556
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10560
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10512
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10566
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10474
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10572
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10574
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10576
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10558
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10570
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10480
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10586
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10524
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10518
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10591
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10592
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10593
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10594
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10582
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10599
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10522
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10604
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10608
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10609
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10552
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10611
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10502
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10562
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10616
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10548
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10484
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10622
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10606
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP $procmux$6566_CMP $procmux$6565_CMP $procmux$6564_CMP $procmux$6563_CMP $procmux$6562_CMP $procmux$6561_CMP $procmux$6560_CMP $procmux$6559_CMP $procmux$6558_CMP $procmux$6557_CMP $procmux$6556_CMP $procmux$6555_CMP $procmux$6554_CMP $procmux$6553_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10626
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10627
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10456
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10454
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10602
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10596
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10460
  end
  cell $anyseq $auto$setundef.cc:501:execute$10797
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10798
  end
  cell $anyseq $auto$setundef.cc:501:execute$10799
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10800
  end
  cell $anyseq $auto$setundef.cc:501:execute$10801
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10802
  end
  cell $anyseq $auto$setundef.cc:501:execute$10803
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10804
  end
  cell $anyseq $auto$setundef.cc:501:execute$10805
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10806
  end
  cell $anyseq $auto$setundef.cc:501:execute$10807
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10808
  end
  cell $anyseq $auto$setundef.cc:501:execute$10809
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10810
  end
  cell $anyseq $auto$setundef.cc:501:execute$10811
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10812
  end
  cell $anyseq $auto$setundef.cc:501:execute$10813
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10814
  end
  cell $anyseq $auto$setundef.cc:501:execute$10815
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10816
  end
  cell $anyseq $auto$setundef.cc:501:execute$10817
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10818
  end
  cell $anyseq $auto$setundef.cc:501:execute$10819
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10820
  end
  cell $anyseq $auto$setundef.cc:501:execute$10821
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10822
  end
  cell $anyseq $auto$setundef.cc:501:execute$10823
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10824
  end
  cell $anyseq $auto$setundef.cc:501:execute$10825
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10826
  end
  cell $anyseq $auto$setundef.cc:501:execute$10827
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10828
  end
  cell $anyseq $auto$setundef.cc:501:execute$10829
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10830
  end
  cell $anyseq $auto$setundef.cc:501:execute$10831
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10832
  end
  cell $anyseq $auto$setundef.cc:501:execute$10833
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10834
  end
  cell $anyseq $auto$setundef.cc:501:execute$10835
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10836
  end
  cell $anyseq $auto$setundef.cc:501:execute$10837
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10838
  end
  cell $anyseq $auto$setundef.cc:501:execute$10839
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10840
  end
  cell $anyseq $auto$setundef.cc:501:execute$10841
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10842
  end
  cell $anyseq $auto$setundef.cc:501:execute$10843
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10844
  end
  cell $anyseq $auto$setundef.cc:501:execute$10845
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10846
  end
  cell $anyseq $auto$setundef.cc:501:execute$10847
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10848
  end
  cell $anyseq $auto$setundef.cc:501:execute$10849
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10850
  end
  cell $anyseq $auto$setundef.cc:501:execute$10851
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10852
  end
  cell $anyseq $auto$setundef.cc:501:execute$10853
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10854
  end
  cell $anyseq $auto$setundef.cc:501:execute$10855
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10856
  end
  cell $anyseq $auto$setundef.cc:501:execute$10857
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10858
  end
  cell $anyseq $auto$setundef.cc:501:execute$10859
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10860
  end
  cell $anyseq $auto$setundef.cc:501:execute$10861
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10862
  end
  cell $anyseq $auto$setundef.cc:501:execute$10863
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10864
  end
  cell $anyseq $auto$setundef.cc:501:execute$10865
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10866
  end
  cell $anyseq $auto$setundef.cc:501:execute$10867
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10868
  end
  cell $anyseq $auto$setundef.cc:501:execute$10869
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10870
  end
  cell $anyseq $auto$setundef.cc:501:execute$10871
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10872
  end
  cell $anyseq $auto$setundef.cc:501:execute$10873
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10874
  end
  cell $anyseq $auto$setundef.cc:501:execute$10875
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10876
  end
  cell $anyseq $auto$setundef.cc:501:execute$10877
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10878
  end
  cell $anyseq $auto$setundef.cc:501:execute$10879
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10880
  end
  cell $anyseq $auto$setundef.cc:501:execute$10881
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10882
  end
  cell $anyseq $auto$setundef.cc:501:execute$10883
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10884
  end
  cell $anyseq $auto$setundef.cc:501:execute$10885
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10886
  end
  cell $anyseq $auto$setundef.cc:501:execute$10887
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10888
  end
  cell $anyseq $auto$setundef.cc:501:execute$10889
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10890
  end
  cell $anyseq $auto$setundef.cc:501:execute$10891
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10892
  end
  cell $anyseq $auto$setundef.cc:501:execute$10893
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10894
  end
  cell $anyseq $auto$setundef.cc:501:execute$10895
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10896
  end
  cell $anyseq $auto$setundef.cc:501:execute$10897
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10898
  end
  cell $anyseq $auto$setundef.cc:501:execute$10899
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10900
  end
  cell $anyseq $auto$setundef.cc:501:execute$10901
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10902
  end
  cell $anyseq $auto$setundef.cc:501:execute$10903
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10904
  end
  cell $anyseq $auto$setundef.cc:501:execute$10905
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10906
  end
  cell $anyseq $auto$setundef.cc:501:execute$10907
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10908
  end
  cell $anyseq $auto$setundef.cc:501:execute$10909
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10910
  end
  cell $anyseq $auto$setundef.cc:501:execute$10911
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10912
  end
  cell $anyseq $auto$setundef.cc:501:execute$10913
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10914
  end
  cell $anyseq $auto$setundef.cc:501:execute$10915
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10916
  end
  cell $anyseq $auto$setundef.cc:501:execute$10917
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10918
  end
  cell $anyseq $auto$setundef.cc:501:execute$10919
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10920
  end
  cell $anyseq $auto$setundef.cc:501:execute$10921
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10922
  end
  cell $anyseq $auto$setundef.cc:501:execute$10923
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10924
  end
  cell $anyseq $auto$setundef.cc:501:execute$10925
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10926
  end
  cell $anyseq $auto$setundef.cc:501:execute$10927
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10928
  end
  cell $anyseq $auto$setundef.cc:501:execute$10929
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10930
  end
  cell $anyseq $auto$setundef.cc:501:execute$10931
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10932
  end
  cell $anyseq $auto$setundef.cc:501:execute$10933
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10934
  end
  cell $anyseq $auto$setundef.cc:501:execute$10935
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10936
  end
  cell $anyseq $auto$setundef.cc:501:execute$10937
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10938
  end
  cell $anyseq $auto$setundef.cc:501:execute$10939
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10940
  end
  cell $anyseq $auto$setundef.cc:501:execute$10941
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10942
  end
  cell $anyseq $auto$setundef.cc:501:execute$10943
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10944
  end
  cell $anyseq $auto$setundef.cc:501:execute$10945
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10946
  end
  cell $anyseq $auto$setundef.cc:501:execute$10947
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10948
  end
  cell $anyseq $auto$setundef.cc:501:execute$10949
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10950
  end
  cell $anyseq $auto$setundef.cc:501:execute$10951
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10952
  end
  cell $anyseq $auto$setundef.cc:501:execute$10953
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10954
  end
  cell $anyseq $auto$setundef.cc:501:execute$10955
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10956
  end
  cell $anyseq $auto$setundef.cc:501:execute$10957
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10958
  end
  cell $anyseq $auto$setundef.cc:501:execute$10959
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10960
  end
  cell $anyseq $auto$setundef.cc:501:execute$10961
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10962
  end
  cell $anyseq $auto$setundef.cc:501:execute$10963
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10964
  end
  cell $anyseq $auto$setundef.cc:501:execute$10965
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10966
  end
  cell $anyseq $auto$setundef.cc:501:execute$10967
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10968
  end
  cell $anyseq $auto$setundef.cc:501:execute$10969
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10970
  end
  cell $anyseq $auto$setundef.cc:501:execute$10971
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10972
  end
  cell $anyseq $auto$setundef.cc:501:execute$10973
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10974
  end
  cell $anyseq $auto$setundef.cc:501:execute$10975
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10976
  end
  cell $anyseq $auto$setundef.cc:501:execute$10977
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10978
  end
  cell $anyseq $auto$setundef.cc:501:execute$10979
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10980
  end
  cell $anyseq $auto$setundef.cc:501:execute$10981
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10982
  end
  cell $anyseq $auto$setundef.cc:501:execute$10983
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10984
  end
  cell $anyseq $auto$setundef.cc:501:execute$10985
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10986
  end
  cell $anyseq $auto$setundef.cc:501:execute$10987
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10988
  end
  cell $anyseq $auto$setundef.cc:501:execute$10989
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10990
  end
  cell $anyseq $auto$setundef.cc:501:execute$10991
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10992
  end
  cell $anyseq $auto$setundef.cc:501:execute$10993
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10994
  end
  cell $anyseq $auto$setundef.cc:501:execute$10995
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10996
  end
  cell $anyseq $auto$setundef.cc:501:execute$10997
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10998
  end
  cell $anyseq $auto$setundef.cc:501:execute$10999
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11000
  end
  cell $anyseq $auto$setundef.cc:501:execute$11001
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11002
  end
  cell $anyseq $auto$setundef.cc:501:execute$11003
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11004
  end
  cell $anyseq $auto$setundef.cc:501:execute$11005
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11006
  end
  cell $anyseq $auto$setundef.cc:501:execute$11007
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11008
  end
  cell $anyseq $auto$setundef.cc:501:execute$11009
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11010
  end
  cell $anyseq $auto$setundef.cc:501:execute$11011
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11012
  end
  cell $anyseq $auto$setundef.cc:501:execute$11013
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11014
  end
  cell $anyseq $auto$setundef.cc:501:execute$11015
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11016
  end
  cell $anyseq $auto$setundef.cc:501:execute$11017
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$11018
  end
  cell $anyseq $auto$setundef.cc:501:execute$11019
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$11020
  end
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  cell $eq $eq$cva6_processor_shim.v:102$325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'111
    connect \Y $eq$cva6_processor_shim.v:102$325_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  cell $eq $eq$cva6_processor_shim.v:103$327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'110
    connect \Y $eq$cva6_processor_shim.v:103$327_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  cell $eq $eq$cva6_processor_shim.v:104$329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:104$329_Y
  end
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  cell $eq $eq$cva6_processor_shim.v:105$331
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:105$331_Y
  end
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  cell $eq $eq$cva6_processor_shim.v:106$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:106$334_Y
  end
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  cell $eq $eq$cva6_processor_shim.v:243$346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:243$346_Y
  end
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  cell $eq $eq$cva6_processor_shim.v:257$349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:257$349_Y
  end
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  cell $eq $eq$cva6_processor_shim.v:261$350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:261$350_Y
  end
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  cell $eq $eq$cva6_processor_shim.v:263$351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:263$351_Y
  end
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  cell $logic_not $eq$cva6_processor_shim.v:269$354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \Y $eq$cva6_processor_shim.v:269$354_Y
  end
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  cell $logic_not $eq$cva6_processor_shim.v:277$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\loadstore_fsm[2:0]
    connect \Y $eq$cva6_processor_shim.v:277$355_Y
  end
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  cell $logic_not $eq$cva6_processor_shim.v:311$364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $eq$cva6_processor_shim.v:311$364_Y
  end
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  cell $eq $eq$cva6_processor_shim.v:66$237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_processor_shim.v:66$237_Y
  end
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  cell $eq $eq$cva6_processor_shim.v:70$274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:70$274_Y
  end
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  cell $eq $eq$cva6_processor_shim.v:74$301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_processor_shim.v:74$301_Y
  end
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  cell $logic_not $eq$cva6_processor_shim.v:96$317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \Y $eq$cva6_processor_shim.v:96$317_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  cell $eq $eq$cva6_processor_shim.v:97$319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:97$319_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  cell $eq $eq$cva6_processor_shim.v:98$321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'101
    connect \Y $eq$cva6_processor_shim.v:98$321_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  cell $logic_not $eq$cva6_processor_shim.v:99$322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_i [31:25]
    connect \Y $eq$cva6_processor_shim.v:99$322_Y
  end
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  cell $logic_and $logic_and$cva6_processor_shim.v:264$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_uncommitted
    connect \B $logic_not$cva6_processor_shim.v:264$352_Y
    connect \Y $logic_and$cva6_processor_shim.v:264$353_Y
  end
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  cell $logic_and $logic_and$cva6_processor_shim.v:293$359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_processor_shim.v:293$358_Y
    connect \B \store_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:293$359_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_req_o
    connect \B \load_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:311$363_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_processor_shim.v:311$363_Y
    connect \B $eq$cva6_processor_shim.v:311$364_Y
    connect \Y $logic_and$cva6_processor_shim.v:311$365_Y
  end
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  cell $logic_not $logic_not$cva6_processor_shim.v:264$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_state
    connect \Y $logic_not$cva6_processor_shim.v:264$352_Y
  end
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  cell $lt $lt$cva6_processor_shim.v:105$332
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315
    connect \B \instr_i [31:20]
    connect \Y $lt$cva6_processor_shim.v:105$332_Y
  end
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  cell $lt $lt$cva6_processor_shim.v:106$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315
    connect \B { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \Y $lt$cva6_processor_shim.v:106$335_Y
  end
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  cell $reduce_bool $ne$cva6_processor_shim.v:293$358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\store_count[2:0]
    connect \Y $ne$cva6_processor_shim.v:293$358_Y
  end
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  cell $reduce_bool $ne$cva6_processor_shim.v:315$366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $ne$cva6_processor_shim.v:315$366_Y
  end
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  cell $or $or$cva6_processor_shim.v:103$328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315
    connect \Y $or$cva6_processor_shim.v:103$328_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:315.21-315.39|cva6_processor_shim.v:315.17-317.20"
  cell $mux $procmux$1288
    parameter \WIDTH 3
    connect \A { \load_cooldown [2] 2'xx }
    connect \B $sub$cva6_processor_shim.v:316$367_Y [2:0]
    connect \S $ne$cva6_processor_shim.v:315$366_Y
    connect \Y $3\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$1297
    parameter \WIDTH 3
    connect \A $3\load_cooldown[2:0]
    connect \B 3'011
    connect \S $logic_and$cva6_processor_shim.v:311$365_Y
    connect \Y $2\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$1303
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:311$365_Y
    connect \Y $2\tb_io_load_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$1309
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $5\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$1318
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $sub$cva6_processor_shim.v:286$357_Y [0]
    connect \S \store_cooldown
    connect \Y $5\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1328
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $sub$cva6_processor_shim.v:296$360_Y [2:0]
    connect \S $logic_and$cva6_processor_shim.v:293$359_Y
    connect \Y $8\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1340
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$359_Y
    connect \Y $4\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1352
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$359_Y
    connect \Y $4\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1364
    parameter \WIDTH 1
    connect \A $4\tb_io_store_mem_resp_i[0:0]
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $3\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1373
    parameter \WIDTH 1
    connect \A $4\store_cooldown[0:0]
    connect \B $sub$cva6_processor_shim.v:286$357_Y [0]
    connect \S \store_cooldown
    connect \Y $3\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1382
    parameter \WIDTH 3
    connect \A $8\store_count[2:0]
    connect \B $2\store_count[2:0]
    connect \S \store_cooldown
    connect \Y $7\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1390
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $7\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:277$355_Y
    connect \Y $6\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1396
    parameter \WIDTH 1
    connect \A $5\store_cooldown[0:0]
    connect \B $3\store_cooldown[0:0]
    connect \S $eq$cva6_processor_shim.v:277$355_Y
    connect \Y $2\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1402
    parameter \WIDTH 1
    connect \A $5\tb_io_store_mem_resp_i[0:0]
    connect \B $3\tb_io_store_mem_resp_i[0:0]
    connect \S $eq$cva6_processor_shim.v:277$355_Y
    connect \Y $2\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:271.25-271.38|cva6_processor_shim.v:271.21-273.24"
  cell $mux $procmux$1410
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \de_io_ready_o
    connect \Y $12\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$1436
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $12\ready_o[0:0]
    connect \S $eq$cva6_processor_shim.v:269$354_Y
    connect \Y $11\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$1460
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:269$354_Y
    connect \Y $9\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$1485
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $logic_and$cva6_processor_shim.v:264$353_Y
    connect \Y $9\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$1509
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:264$353_Y
    connect \Y $8\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1532
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'000
    connect \S $eq$cva6_processor_shim.v:263$351_Y
    connect \Y $9\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1553
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $9\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:263$351_Y
    connect \Y $8\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1574
    parameter \WIDTH 1
    connect \A $9\tb_io_store_commit_i[0:0]
    connect \B $8\tb_io_store_commit_i[0:0]
    connect \S $eq$cva6_processor_shim.v:263$351_Y
    connect \Y $7\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1595
    parameter \WIDTH 1
    connect \A $11\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:263$351_Y
    connect \Y $10\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1616
    parameter \WIDTH 3
    connect \A $9\loadstore_fsm[2:0]
    connect \B 3'001
    connect \S $eq$cva6_processor_shim.v:261$350_Y
    connect \Y $8\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1634
    parameter \WIDTH 1
    connect \A $8\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:261$350_Y
    connect \Y $7\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1670
    parameter \WIDTH 1
    connect \A $10\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:261$350_Y
    connect \Y $9\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1688
    parameter \WIDTH 3
    connect \A $8\loadstore_fsm[2:0]
    connect \B 3'010
    connect \S $eq$cva6_processor_shim.v:257$349_Y
    connect \Y $7\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1703
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$349_Y
    connect \Y $6\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1718
    parameter \WIDTH 1
    connect \A $7\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:257$349_Y
    connect \Y $6\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1748
    parameter \WIDTH 1
    connect \A $9\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$349_Y
    connect \Y $8\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1793
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \loadstore_state
    connect \Y $5\tb_io_is_load_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1822
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'x
    connect \S \loadstore_state
    connect \Y $5\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1837
    parameter \WIDTH 3
    connect \A $add$cva6_processor_shim.v:254$348_Y
    connect \B \store_count
    connect \S \loadstore_state
    connect \Y $5\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1851
    parameter \WIDTH 3
    connect \A $7\loadstore_fsm[2:0]
    connect \B 3'011
    connect \S $eq$cva6_processor_shim.v:243$346_Y
    connect \Y $6\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1863
    parameter \WIDTH 1
    connect \A $6\store_uncommitted[0:0]
    connect \B $5\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:243$346_Y
    connect \Y $4\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1875
    parameter \WIDTH 3
    connect \A \store_count
    connect \B $5\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:243$346_Y
    connect \Y $4\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1899
    parameter \WIDTH 1
    connect \A $6\tb_io_instr_valid_i[0:0]
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:243$346_Y
    connect \Y $4\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1947
    parameter \WIDTH 1
    connect \A $8\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:243$346_Y
    connect \Y $7\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$1967
    parameter \WIDTH 3
    connect \A $4\store_count[2:0]
    connect \B \store_count
    connect \S \ready_o
    connect \Y $3\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$1985
    parameter \WIDTH 3
    connect \A $6\loadstore_fsm[2:0]
    connect \B \loadstore_fsm
    connect \S \ready_o
    connect \Y $5\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$2030
    parameter \WIDTH 1
    connect \A $7\ready_o[0:0]
    connect \B 1'1
    connect \S \ready_o
    connect \Y $6\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2040
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10798
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2072_CMP $auto$opt_reduce.cc:134:opt_mux$10498 }
    connect \Y $7\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2041_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11111
    connect \Y $procmux$2041_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2042_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11110
    connect \Y $procmux$2042_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2043_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11101
    connect \Y $procmux$2043_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2044_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11100
    connect \Y $procmux$2044_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2045_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11011
    connect \Y $procmux$2045_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2046_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11010
    connect \Y $procmux$2046_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2047_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11001
    connect \Y $procmux$2047_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2048_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11000
    connect \Y $procmux$2048_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2049_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10111
    connect \Y $procmux$2049_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2050_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10110
    connect \Y $procmux$2050_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2051_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10101
    connect \Y $procmux$2051_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2052_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10100
    connect \Y $procmux$2052_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2053_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10011
    connect \Y $procmux$2053_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2054_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10010
    connect \Y $procmux$2054_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2055_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10001
    connect \Y $procmux$2055_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2056_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10000
    connect \Y $procmux$2056_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2057_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1111
    connect \Y $procmux$2057_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2058_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1110
    connect \Y $procmux$2058_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2059_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1101
    connect \Y $procmux$2059_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2060_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1100
    connect \Y $procmux$2060_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2061_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1011
    connect \Y $procmux$2061_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2062_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1010
    connect \Y $procmux$2062_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2063_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1001
    connect \Y $procmux$2063_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2064_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1000
    connect \Y $procmux$2064_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2065_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'111
    connect \Y $procmux$2065_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2066_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'110
    connect \Y $procmux$2066_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2067_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'101
    connect \Y $procmux$2067_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2068_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'100
    connect \Y $procmux$2068_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2069_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'11
    connect \Y $procmux$2069_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2070_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'10
    connect \Y $procmux$2070_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2071_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 1'1
    connect \Y $procmux$2071_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$2072_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \Y $procmux$2072_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2088
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10800
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $ternary$cva6_processor_shim.v:96$344_Y }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10552 $procmux$2041_CMP }
    connect \Y $7\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2136
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10802
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2042_CMP $auto$opt_reduce.cc:134:opt_mux$10474 }
    connect \Y $7\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2184
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10804
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2043_CMP $auto$opt_reduce.cc:134:opt_mux$10524 }
    connect \Y $7\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2232
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10806
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2044_CMP $auto$opt_reduce.cc:134:opt_mux$10562 }
    connect \Y $7\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2280
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10808
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2045_CMP $auto$opt_reduce.cc:134:opt_mux$10452 }
    connect \Y $7\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2328
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10810
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2046_CMP $auto$opt_reduce.cc:134:opt_mux$10480 }
    connect \Y $7\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2376
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10812
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2047_CMP $auto$opt_reduce.cc:134:opt_mux$10502 }
    connect \Y $7\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2424
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10814
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2048_CMP $auto$opt_reduce.cc:134:opt_mux$10456 }
    connect \Y $7\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2472
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10816
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2049_CMP $auto$opt_reduce.cc:134:opt_mux$10492 }
    connect \Y $7\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2520
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10818
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2050_CMP $auto$opt_reduce.cc:134:opt_mux$10454 }
    connect \Y $7\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2568
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10820
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2051_CMP $auto$opt_reduce.cc:134:opt_mux$10522 }
    connect \Y $7\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2616
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10822
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2052_CMP $auto$opt_reduce.cc:134:opt_mux$10518 }
    connect \Y $7\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2664
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10824
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2053_CMP $auto$opt_reduce.cc:134:opt_mux$10602 }
    connect \Y $7\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2712
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10826
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2054_CMP $auto$opt_reduce.cc:134:opt_mux$10462 }
    connect \Y $7\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2760
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10828
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2055_CMP $auto$opt_reduce.cc:134:opt_mux$10500 }
    connect \Y $7\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2808
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10830
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2056_CMP $auto$opt_reduce.cc:134:opt_mux$10530 }
    connect \Y $7\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2856
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10832
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2057_CMP $auto$opt_reduce.cc:134:opt_mux$10540 }
    connect \Y $7\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2904
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10834
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2058_CMP $auto$opt_reduce.cc:134:opt_mux$10558 }
    connect \Y $7\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2952
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10836
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2059_CMP $auto$opt_reduce.cc:134:opt_mux$10582 }
    connect \Y $7\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3000
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10838
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2060_CMP $auto$opt_reduce.cc:134:opt_mux$10606 }
    connect \Y $7\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3048
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10840
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2061_CMP $auto$opt_reduce.cc:134:opt_mux$10460 }
    connect \Y $7\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3096
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10842
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2062_CMP $auto$opt_reduce.cc:134:opt_mux$10482 }
    connect \Y $7\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3144
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10844
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2063_CMP $auto$opt_reduce.cc:134:opt_mux$10508 }
    connect \Y $7\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3192
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10846
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2064_CMP $auto$opt_reduce.cc:134:opt_mux$10464 }
    connect \Y $7\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3240
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10848
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2065_CMP $auto$opt_reduce.cc:134:opt_mux$10548 }
    connect \Y $7\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3288
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10850
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2066_CMP $auto$opt_reduce.cc:134:opt_mux$10512 }
    connect \Y $7\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3336
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10852
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2067_CMP $auto$opt_reduce.cc:134:opt_mux$10570 }
    connect \Y $7\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3384
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10854
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2068_CMP $auto$opt_reduce.cc:134:opt_mux$10596 }
    connect \Y $7\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3432
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10856
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2069_CMP $auto$opt_reduce.cc:134:opt_mux$10484 }
    connect \Y $7\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3480
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10858
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2070_CMP $auto$opt_reduce.cc:134:opt_mux$10448 }
    connect \Y $7\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3528
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10860
    connect \B { $ternary$cva6_processor_shim.v:96$344_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2071_CMP $auto$opt_reduce.cc:134:opt_mux$10476 }
    connect \Y $7\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3577_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11111
    connect \Y $procmux$3577_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3578_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11110
    connect \Y $procmux$3578_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3579_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11101
    connect \Y $procmux$3579_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3580_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11100
    connect \Y $procmux$3580_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3581_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11011
    connect \Y $procmux$3581_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3582_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11010
    connect \Y $procmux$3582_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3583_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11001
    connect \Y $procmux$3583_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3584_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11000
    connect \Y $procmux$3584_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3585_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10111
    connect \Y $procmux$3585_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3586_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10110
    connect \Y $procmux$3586_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3587_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10101
    connect \Y $procmux$3587_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3588_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10100
    connect \Y $procmux$3588_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3589_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10011
    connect \Y $procmux$3589_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3590_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10010
    connect \Y $procmux$3590_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3591_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10001
    connect \Y $procmux$3591_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3592_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10000
    connect \Y $procmux$3592_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3593_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1111
    connect \Y $procmux$3593_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3594_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1110
    connect \Y $procmux$3594_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3595_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1101
    connect \Y $procmux$3595_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3596_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1100
    connect \Y $procmux$3596_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3597_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1011
    connect \Y $procmux$3597_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3598_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1010
    connect \Y $procmux$3598_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3599_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1001
    connect \Y $procmux$3599_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3600_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1000
    connect \Y $procmux$3600_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3601_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'111
    connect \Y $procmux$3601_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3602_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'110
    connect \Y $procmux$3602_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3603_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'101
    connect \Y $procmux$3603_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3604_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'100
    connect \Y $procmux$3604_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3605_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'11
    connect \Y $procmux$3605_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3606_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'10
    connect \Y $procmux$3606_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3607_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 1'1
    connect \Y $procmux$3607_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$3608_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \Y $procmux$3608_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3609
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10862
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $procmux$3609_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$3612
    parameter \WIDTH 32
    connect \A $procmux$3609_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10864
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $procmux$3612_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$3615
    parameter \WIDTH 32
    connect \A $procmux$3612_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10866
    connect \S $eq$cva6_processor_shim.v:66$237_Y
    connect \Y $procmux$3615_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$3617
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10868
    connect \B $procmux$3615_Y
    connect \S \instr_valid_i
    connect \Y $procmux$3617_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$3620
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10870
    connect \B $procmux$3617_Y
    connect \S \rst_ni
    connect \Y $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3624
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $5\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3639
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3654
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3669
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3684
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3699
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3714
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3729
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3744
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3759
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3774
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3789
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3804
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3819
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3834
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3849
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3864
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3879
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3894
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3909
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3924
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3939
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3954
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3969
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3984
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3999
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4014
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4029
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4044
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4059
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4074
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4089
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4104
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:74$301_Y
    connect \Y $6\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4314
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10872
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2072_CMP $auto$opt_reduce.cc:134:opt_mux$10498 }
    connect \Y $5\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4359
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10874
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10552 $procmux$2041_CMP }
    connect \Y $5\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4404
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10876
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2042_CMP $auto$opt_reduce.cc:134:opt_mux$10474 }
    connect \Y $5\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4449
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10878
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2043_CMP $auto$opt_reduce.cc:134:opt_mux$10524 }
    connect \Y $5\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4494
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10880
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2044_CMP $auto$opt_reduce.cc:134:opt_mux$10562 }
    connect \Y $5\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4539
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10882
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2045_CMP $auto$opt_reduce.cc:134:opt_mux$10452 }
    connect \Y $5\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4584
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10884
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2046_CMP $auto$opt_reduce.cc:134:opt_mux$10480 }
    connect \Y $5\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4629
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10886
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2047_CMP $auto$opt_reduce.cc:134:opt_mux$10502 }
    connect \Y $5\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4674
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10888
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2048_CMP $auto$opt_reduce.cc:134:opt_mux$10456 }
    connect \Y $5\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4719
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10890
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2049_CMP $auto$opt_reduce.cc:134:opt_mux$10492 }
    connect \Y $5\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4764
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10892
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2050_CMP $auto$opt_reduce.cc:134:opt_mux$10454 }
    connect \Y $5\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4809
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10894
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2051_CMP $auto$opt_reduce.cc:134:opt_mux$10522 }
    connect \Y $5\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4854
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10896
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2052_CMP $auto$opt_reduce.cc:134:opt_mux$10518 }
    connect \Y $5\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4899
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10898
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2053_CMP $auto$opt_reduce.cc:134:opt_mux$10602 }
    connect \Y $5\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4944
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10900
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2054_CMP $auto$opt_reduce.cc:134:opt_mux$10462 }
    connect \Y $5\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4989
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10902
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2055_CMP $auto$opt_reduce.cc:134:opt_mux$10500 }
    connect \Y $5\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5034
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10904
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2056_CMP $auto$opt_reduce.cc:134:opt_mux$10530 }
    connect \Y $5\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5079
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10906
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2057_CMP $auto$opt_reduce.cc:134:opt_mux$10540 }
    connect \Y $5\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5124
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10908
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2058_CMP $auto$opt_reduce.cc:134:opt_mux$10558 }
    connect \Y $5\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5169
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10910
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2059_CMP $auto$opt_reduce.cc:134:opt_mux$10582 }
    connect \Y $5\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5214
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10912
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2060_CMP $auto$opt_reduce.cc:134:opt_mux$10606 }
    connect \Y $5\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5259
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10914
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2061_CMP $auto$opt_reduce.cc:134:opt_mux$10460 }
    connect \Y $5\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5304
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10916
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2062_CMP $auto$opt_reduce.cc:134:opt_mux$10482 }
    connect \Y $5\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5349
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10918
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2063_CMP $auto$opt_reduce.cc:134:opt_mux$10508 }
    connect \Y $5\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5394
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10920
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2064_CMP $auto$opt_reduce.cc:134:opt_mux$10464 }
    connect \Y $5\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5439
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10922
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2065_CMP $auto$opt_reduce.cc:134:opt_mux$10548 }
    connect \Y $5\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5484
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10924
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2066_CMP $auto$opt_reduce.cc:134:opt_mux$10512 }
    connect \Y $5\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5529
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10926
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2067_CMP $auto$opt_reduce.cc:134:opt_mux$10570 }
    connect \Y $5\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5574
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10928
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2068_CMP $auto$opt_reduce.cc:134:opt_mux$10596 }
    connect \Y $5\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5619
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10930
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2069_CMP $auto$opt_reduce.cc:134:opt_mux$10484 }
    connect \Y $5\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5664
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10932
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2070_CMP $auto$opt_reduce.cc:134:opt_mux$10448 }
    connect \Y $5\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5709
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10934
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2071_CMP $auto$opt_reduce.cc:134:opt_mux$10476 }
    connect \Y $5\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5754
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10936
    connect \B { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
    connect \S { $procmux$5786_CMP $procmux$5785_CMP $procmux$5784_CMP $procmux$5783_CMP $procmux$5782_CMP $procmux$5781_CMP $procmux$5780_CMP $procmux$5779_CMP $procmux$5778_CMP $procmux$5777_CMP $procmux$5776_CMP $procmux$5775_CMP $procmux$5774_CMP $procmux$5773_CMP $procmux$5772_CMP $procmux$5771_CMP $procmux$5770_CMP $procmux$5769_CMP $procmux$5768_CMP $procmux$5767_CMP $procmux$5766_CMP $procmux$5765_CMP $procmux$5764_CMP $procmux$5763_CMP $procmux$5762_CMP $procmux$5761_CMP $procmux$5760_CMP $procmux$5759_CMP $procmux$5758_CMP $procmux$5757_CMP $procmux$5756_CMP $procmux$5755_CMP }
    connect \Y $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$127_DATA[31:0]$300
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5755_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$5755_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5756_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$5756_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5757_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$5757_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5758_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$5758_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5759_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$5759_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5760_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$5760_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5761_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$5761_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5762_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$5762_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5763_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$5763_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5764_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$5764_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5765_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$5765_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5766_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$5766_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5767_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$5767_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5768_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$5768_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5769_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$5769_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5770_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$5770_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5771_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$5771_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5772_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$5772_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5773_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$5773_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5774_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$5774_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5775_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$5775_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5776_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$5776_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5777_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$5777_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5778_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$5778_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5779_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$5779_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5780_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$5780_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5781_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$5781_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5782_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$5782_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5783_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$5783_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5784_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$5784_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5785_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$5785_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$5786_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$299_Y [6:2]
    connect \Y $procmux$5786_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5799
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10938
    connect \B { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
    connect \S { $procmux$3608_CMP $procmux$3607_CMP $procmux$3606_CMP $procmux$3605_CMP $procmux$3604_CMP $procmux$3603_CMP $procmux$3602_CMP $procmux$3601_CMP $procmux$3600_CMP $procmux$3599_CMP $procmux$3598_CMP $procmux$3597_CMP $procmux$3596_CMP $procmux$3595_CMP $procmux$3594_CMP $procmux$3593_CMP $procmux$3592_CMP $procmux$3591_CMP $procmux$3590_CMP $procmux$3589_CMP $procmux$3588_CMP $procmux$3587_CMP $procmux$3586_CMP $procmux$3585_CMP $procmux$3584_CMP $procmux$3583_CMP $procmux$3582_CMP $procmux$3581_CMP $procmux$3580_CMP $procmux$3579_CMP $procmux$3578_CMP $procmux$3577_CMP }
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5832
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10940
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $procmux$5832_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$5835
    parameter \WIDTH 32
    connect \A $procmux$5832_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10942
    connect \S $eq$cva6_processor_shim.v:66$237_Y
    connect \Y $procmux$5835_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$5837
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10944
    connect \B $procmux$5835_Y
    connect \S \instr_valid_i
    connect \Y $procmux$5837_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$5840
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10946
    connect \B $procmux$5837_Y
    connect \S \rst_ni
    connect \Y $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$125_DATA[31:0]$298
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5844
    parameter \WIDTH 1
    connect \A $5\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5856
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5868
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5880
    parameter \WIDTH 32
    connect \A $6\regfile[31][31:0]
    connect \B $5\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5892
    parameter \WIDTH 32
    connect \A $6\regfile[30][31:0]
    connect \B $5\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5904
    parameter \WIDTH 32
    connect \A $6\regfile[29][31:0]
    connect \B $5\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5916
    parameter \WIDTH 32
    connect \A $6\regfile[28][31:0]
    connect \B $5\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5928
    parameter \WIDTH 32
    connect \A $6\regfile[27][31:0]
    connect \B $5\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5940
    parameter \WIDTH 32
    connect \A $6\regfile[26][31:0]
    connect \B $5\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5952
    parameter \WIDTH 32
    connect \A $6\regfile[25][31:0]
    connect \B $5\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5964
    parameter \WIDTH 32
    connect \A $6\regfile[24][31:0]
    connect \B $5\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5976
    parameter \WIDTH 32
    connect \A $6\regfile[23][31:0]
    connect \B $5\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5988
    parameter \WIDTH 32
    connect \A $6\regfile[22][31:0]
    connect \B $5\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6000
    parameter \WIDTH 32
    connect \A $6\regfile[21][31:0]
    connect \B $5\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6012
    parameter \WIDTH 32
    connect \A $6\regfile[20][31:0]
    connect \B $5\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6024
    parameter \WIDTH 32
    connect \A $6\regfile[19][31:0]
    connect \B $5\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6036
    parameter \WIDTH 32
    connect \A $6\regfile[18][31:0]
    connect \B $5\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6048
    parameter \WIDTH 32
    connect \A $6\regfile[17][31:0]
    connect \B $5\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6060
    parameter \WIDTH 32
    connect \A $6\regfile[16][31:0]
    connect \B $5\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6072
    parameter \WIDTH 32
    connect \A $6\regfile[15][31:0]
    connect \B $5\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6084
    parameter \WIDTH 32
    connect \A $6\regfile[14][31:0]
    connect \B $5\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6096
    parameter \WIDTH 32
    connect \A $6\regfile[13][31:0]
    connect \B $5\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6108
    parameter \WIDTH 32
    connect \A $6\regfile[12][31:0]
    connect \B $5\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6120
    parameter \WIDTH 32
    connect \A $6\regfile[11][31:0]
    connect \B $5\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6132
    parameter \WIDTH 32
    connect \A $6\regfile[10][31:0]
    connect \B $5\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6144
    parameter \WIDTH 32
    connect \A $6\regfile[9][31:0]
    connect \B $5\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6156
    parameter \WIDTH 32
    connect \A $6\regfile[8][31:0]
    connect \B $5\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6168
    parameter \WIDTH 32
    connect \A $6\regfile[7][31:0]
    connect \B $5\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6180
    parameter \WIDTH 32
    connect \A $6\regfile[6][31:0]
    connect \B $5\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6192
    parameter \WIDTH 32
    connect \A $6\regfile[5][31:0]
    connect \B $5\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6204
    parameter \WIDTH 32
    connect \A $6\regfile[4][31:0]
    connect \B $5\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6216
    parameter \WIDTH 32
    connect \A $6\regfile[3][31:0]
    connect \B $5\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6228
    parameter \WIDTH 32
    connect \A $6\regfile[2][31:0]
    connect \B $5\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6240
    parameter \WIDTH 32
    connect \A $6\regfile[1][31:0]
    connect \B $5\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6252
    parameter \WIDTH 32
    connect \A $6\regfile[0][31:0]
    connect \B $5\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6312
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $add$cva6_processor_shim.v:233$299_Y
    connect \S $eq$cva6_processor_shim.v:70$274_Y
    connect \Y $4\loadstore_addr[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6552
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10948
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6584_CMP $auto$opt_reduce.cc:134:opt_mux$10608 }
    connect \Y $4\mem[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6553_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$6553_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6554_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$6554_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6555_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$6555_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6556_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$6556_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6557_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$6557_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6558_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$6558_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6559_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$6559_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6560_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$6560_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6561_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$6561_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6562_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$6562_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6563_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$6563_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6564_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$6564_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6565_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$6565_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6566_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$6566_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6567_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$6567_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6568_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$6568_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6569_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$6569_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6570_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$6570_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6571_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$6571_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6572_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$6572_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6573_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$6573_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6574_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$6574_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6575_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$6575_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6576_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$6576_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6577_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$6577_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6578_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$6578_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6579_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$6579_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6580_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$6580_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6581_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$6581_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6582_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$6582_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6583_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$6583_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$6584_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$272_Y [6:2]
    connect \Y $procmux$6584_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6594
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10950
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10566 $procmux$6553_CMP }
    connect \Y $4\mem[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6636
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10952
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6554_CMP $auto$opt_reduce.cc:134:opt_mux$10478 }
    connect \Y $4\mem[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6678
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10954
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6555_CMP $auto$opt_reduce.cc:134:opt_mux$10594 }
    connect \Y $4\mem[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6720
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10956
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6556_CMP $auto$opt_reduce.cc:134:opt_mux$10466 }
    connect \Y $4\mem[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6762
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10958
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6557_CMP $auto$opt_reduce.cc:134:opt_mux$10528 }
    connect \Y $4\mem[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6804
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10960
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6558_CMP $auto$opt_reduce.cc:134:opt_mux$10574 }
    connect \Y $4\mem[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6846
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10962
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6559_CMP $auto$opt_reduce.cc:134:opt_mux$10622 }
    connect \Y $4\mem[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6888
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10964
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6560_CMP $auto$opt_reduce.cc:134:opt_mux$10458 }
    connect \Y $4\mem[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6930
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10966
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6561_CMP $auto$opt_reduce.cc:134:opt_mux$10488 }
    connect \Y $4\mem[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6972
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10968
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6562_CMP $auto$opt_reduce.cc:134:opt_mux$10514 }
    connect \Y $4\mem[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7014
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10970
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6563_CMP $auto$opt_reduce.cc:134:opt_mux$10536 }
    connect \Y $4\mem[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7056
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10972
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6564_CMP $auto$opt_reduce.cc:134:opt_mux$10556 }
    connect \Y $4\mem[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7098
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10974
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6565_CMP $auto$opt_reduce.cc:134:opt_mux$10576 }
    connect \Y $4\mem[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7140
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10976
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6566_CMP $auto$opt_reduce.cc:134:opt_mux$10592 }
    connect \Y $4\mem[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7182
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10978
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6567_CMP $auto$opt_reduce.cc:134:opt_mux$10616 }
    connect \Y $4\mem[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7224
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10980
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6568_CMP $auto$opt_reduce.cc:134:opt_mux$10446 }
    connect \Y $4\mem[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7266
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10982
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6569_CMP $auto$opt_reduce.cc:134:opt_mux$10470 }
    connect \Y $4\mem[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7308
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10984
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6570_CMP $auto$opt_reduce.cc:134:opt_mux$10494 }
    connect \Y $4\mem[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7350
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10986
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6571_CMP $auto$opt_reduce.cc:134:opt_mux$10516 }
    connect \Y $4\mem[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7392
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10988
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6572_CMP $auto$opt_reduce.cc:134:opt_mux$10532 }
    connect \Y $4\mem[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7434
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10990
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6573_CMP $auto$opt_reduce.cc:134:opt_mux$10544 }
    connect \Y $4\mem[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7476
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10992
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6574_CMP $auto$opt_reduce.cc:134:opt_mux$10560 }
    connect \Y $4\mem[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7518
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10994
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6575_CMP $auto$opt_reduce.cc:134:opt_mux$10572 }
    connect \Y $4\mem[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7560
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10996
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6576_CMP $auto$opt_reduce.cc:134:opt_mux$10586 }
    connect \Y $4\mem[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7602
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10998
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6577_CMP $auto$opt_reduce.cc:134:opt_mux$10604 }
    connect \Y $4\mem[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7644
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11000
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6578_CMP $auto$opt_reduce.cc:134:opt_mux$10626 }
    connect \Y $4\mem[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7686
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11002
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6579_CMP $auto$opt_reduce.cc:134:opt_mux$10450 }
    connect \Y $4\mem[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7728
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11004
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6580_CMP $auto$opt_reduce.cc:134:opt_mux$10472 }
    connect \Y $4\mem[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7770
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11006
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6581_CMP $auto$opt_reduce.cc:134:opt_mux$10490 }
    connect \Y $4\mem[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7812
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11008
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6582_CMP $auto$opt_reduce.cc:134:opt_mux$10496 }
    connect \Y $4\mem[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7854
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11010
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6583_CMP $auto$opt_reduce.cc:134:opt_mux$10506 }
    connect \Y $4\mem[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$7971
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11012
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$124_DATA[31:0]$273
    connect \S $eq$cva6_processor_shim.v:66$237_Y
    connect \Y $procmux$7971_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$7973
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11014
    connect \B $procmux$7971_Y
    connect \S \instr_valid_i
    connect \Y $procmux$7973_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$7976
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11016
    connect \B $procmux$7973_Y
    connect \S \rst_ni
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$122_DATA[31:0]$271
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$7980
    parameter \WIDTH 1
    connect \A $4\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$237_Y
    connect \Y $3\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$7989
    parameter \WIDTH 3
    connect \A $4\loadstore_fsm[2:0]
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:66$237_Y
    connect \Y $3\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$7998
    parameter \WIDTH 1
    connect \A $4\loadstore_state[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$237_Y
    connect \Y $3\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8331
    parameter \WIDTH 32
    connect \A $4\loadstore_addr[31:0]
    connect \B $add$cva6_processor_shim.v:227$272_Y
    connect \S $eq$cva6_processor_shim.v:66$237_Y
    connect \Y $3\loadstore_addr[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9470
    parameter \WIDTH 3
    connect \A $5\loadstore_fsm[2:0]
    connect \B $3\loadstore_fsm[2:0]
    connect \S \instr_valid_i
    connect \Y $procmux$9470_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$9473
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$11018
    connect \B $procmux$9470_Y
    connect \S \rst_ni
    connect \Y $2\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9488
    parameter \WIDTH 1
    connect \A $6\ready_o[0:0]
    connect \B $3\ready_o[0:0]
    connect \S \instr_valid_i
    connect \Y $2\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9512
    parameter \WIDTH 3
    connect \A $3\store_count[2:0]
    connect \B \store_count
    connect \S \instr_valid_i
    connect \Y $procmux$9512_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$9515
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$11020
    connect \B $procmux$9512_Y
    connect \S \rst_ni
    connect \Y $2\store_count[2:0]
  end
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  cell $shl $shl$cva6_processor_shim.v:100$323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315
    connect \B \instr_i [24:20]
    connect \Y $shl$cva6_processor_shim.v:100$323_Y
  end
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  cell $shr $shr$cva6_processor_shim.v:90$316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A { $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315 }
    connect \B \instr_i [24:20]
    connect \Y $auto$wreduce.cc:454:run$10641 [31:0]
  end
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  cell $shr $shr$cva6_processor_shim.v:97$320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315
    connect \B \instr_i [24:20]
    connect \Y $shr$cva6_processor_shim.v:97$320_Y
  end
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  cell $sub $sub$cva6_processor_shim.v:286$357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:286$357_Y [0]
  end
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  cell $sub $sub$cva6_processor_shim.v:296$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:296$360_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  cell $sub $sub$cva6_processor_shim.v:316$367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \load_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:316$367_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  cell $mux $ternary$cva6_processor_shim.v:102$341
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:103$340_Y
    connect \B $and$cva6_processor_shim.v:102$326_Y
    connect \S $eq$cva6_processor_shim.v:102$325_Y
    connect \Y $ternary$cva6_processor_shim.v:102$341_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  cell $mux $ternary$cva6_processor_shim.v:103$340
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:104$339_Y
    connect \B $or$cva6_processor_shim.v:103$328_Y
    connect \S $eq$cva6_processor_shim.v:103$327_Y
    connect \Y $ternary$cva6_processor_shim.v:103$340_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  cell $mux $ternary$cva6_processor_shim.v:104$339
    parameter \WIDTH 32
    connect \A { 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$10643 [0] }
    connect \B $xor$cva6_processor_shim.v:104$330_Y
    connect \S $eq$cva6_processor_shim.v:104$329_Y
    connect \Y $ternary$cva6_processor_shim.v:104$339_Y
  end
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  cell $mux $ternary$cva6_processor_shim.v:105$333
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:105$332_Y
    connect \Y $auto$wreduce.cc:454:run$10642 [0]
  end
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  cell $mux $ternary$cva6_processor_shim.v:105$338
    parameter \WIDTH 1
    connect \A $ternary$cva6_processor_shim.v:106$337_Y [0]
    connect \B $auto$wreduce.cc:454:run$10642 [0]
    connect \S $eq$cva6_processor_shim.v:105$331_Y
    connect \Y $auto$wreduce.cc:454:run$10643 [0]
  end
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  cell $mux $ternary$cva6_processor_shim.v:106$336
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:106$335_Y
    connect \Y $auto$wreduce.cc:454:run$10644 [0]
  end
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  cell $mux $ternary$cva6_processor_shim.v:106$337
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$10644 [0]
    connect \S $eq$cva6_processor_shim.v:106$334_Y
    connect \Y $ternary$cva6_processor_shim.v:106$337_Y [0]
  end
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  cell $mux $ternary$cva6_processor_shim.v:96$344
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:97$343_Y
    connect \B $add$cva6_processor_shim.v:96$318_Y
    connect \S $eq$cva6_processor_shim.v:96$317_Y
    connect \Y $ternary$cva6_processor_shim.v:96$344_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  cell $mux $ternary$cva6_processor_shim.v:97$343
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:98$342_Y
    connect \B $shr$cva6_processor_shim.v:97$320_Y
    connect \S $eq$cva6_processor_shim.v:97$319_Y
    connect \Y $ternary$cva6_processor_shim.v:97$343_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  cell $mux $ternary$cva6_processor_shim.v:98$342
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:102$341_Y
    connect \B $ternary$cva6_processor_shim.v:99$324_Y
    connect \S $eq$cva6_processor_shim.v:98$321_Y
    connect \Y $ternary$cva6_processor_shim.v:98$342_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  cell $mux $ternary$cva6_processor_shim.v:99$324
    parameter \WIDTH 32
    connect \A $auto$wreduce.cc:454:run$10641 [31:0]
    connect \B $shl$cva6_processor_shim.v:100$323_Y
    connect \S $eq$cva6_processor_shim.v:99$322_Y
    connect \Y $ternary$cva6_processor_shim.v:99$324_Y
  end
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  cell $xor $xor$cva6_processor_shim.v:104$330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$128_DATA[31:0]$315
    connect \Y $xor$cva6_processor_shim.v:104$330_Y
  end
  attribute \module_not_derived 1
  attribute \src "cva6_processor_shim.v:149.20-160.6"
  cell \cva6_lsu_model \lsu_model_i
    connect \clk_i \clk_i
    connect \instr_i \tb_io_instr_i
    connect \instr_valid_i \tb_io_instr_valid_i
    connect \is_load_i \tb_io_is_load_i
    connect \load_mem_resp_i \tb_io_load_mem_resp_i
    connect \load_req_o \de_io_load_req_o
    connect \ready_o \de_io_ready_o
    connect \rst_ni \rst_ni
    connect \store_commit_i \tb_io_store_commit_i
    connect \store_mem_resp_i \tb_io_store_mem_resp_i
  end
  connect $auto$wreduce.cc:454:run$10642 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$10643 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$10644 [31:1] 31'0000000000000000000000000000000
  connect $ternary$cva6_processor_shim.v:106$337_Y [31:1] 31'0000000000000000000000000000000
  connect \de_io_instr_i \tb_io_instr_i
  connect \de_io_instr_valid_i \tb_io_instr_valid_i
  connect \de_io_is_load_i \tb_io_is_load_i
  connect \de_io_load_mem_resp_i \tb_io_load_mem_resp_i
  connect \de_io_store_commit_i \tb_io_store_commit_i
  connect \de_io_store_mem_resp_i \tb_io_store_mem_resp_i
  connect \instr_ready_o \ready_o
  connect \mem_o { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
  connect \regfile_o { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
end
