MIPS32/64 CPUs often have much more sophisticated caches than early MIPS CPUs&#8212;<SPAN class=cloze>[...]</SPAN>. Because it&#8217;s a write-back cache, each line needs a status bit that marks it as dirty when it gets written by the CPU (and hence becomes different from the main memory copy of the data).