<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver dmaps v2_1: XDmaPs_ChanCtrl Struct Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>XDmaPs_ChanCtrl Struct Reference</h1><!-- doxytag: class="XDmaPs_ChanCtrl" -->
<p><code>#include &lt;xdmaps.h&gt;</code></p>

<p><a href="struct_x_dma_ps___chan_ctrl-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_ps___chan_ctrl.html#ab4afe06f49cc4f916ef106f1e9e367f2">EndianSwapSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_ps___chan_ctrl.html#a39c795a67feb2cee1761d7a968e233f3">DstCacheCtrl</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_ps___chan_ctrl.html#ad3dc23d0ec01d4f49debed893cffa52d">DstProtCtrl</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_ps___chan_ctrl.html#a853e35c04d6373b1c91b4d3b85fd21ab">DstBurstLen</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_ps___chan_ctrl.html#a35b7ed4be966942dca1a4732494068e5">DstBurstSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_ps___chan_ctrl.html#ae02d61b30e6bf2940560c5719cf78ea9">DstInc</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_ps___chan_ctrl.html#a792a21894718b12c8ccf1fa97318dbbf">SrcCacheCtrl</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_ps___chan_ctrl.html#a3dd33f6f79803e204573e5ca5d88d9d9">SrcProtCtrl</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_ps___chan_ctrl.html#af1c78aea07f0790355317bd311ebb3ff">SrcBurstLen</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_ps___chan_ctrl.html#a17ee9116237a176efec405cb12461288">SrcBurstSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_dma_ps___chan_ctrl.html#a3585627ef02899b75c5f2f716d3ab52f">SrcInc</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>DMA channle control structure. It's for AXI bus transaction. This struct will be translated into a 32-bit channel control register value. </p>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a853e35c04d6373b1c91b4d3b85fd21ab"></a><!-- doxytag: member="XDmaPs_ChanCtrl::DstBurstLen" ref="a853e35c04d6373b1c91b4d3b85fd21ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int <a class="el" href="struct_x_dma_ps___chan_ctrl.html#a853e35c04d6373b1c91b4d3b85fd21ab">XDmaPs_ChanCtrl::DstBurstLen</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Destination burst length </p>

</div>
</div>
<a class="anchor" id="a35b7ed4be966942dca1a4732494068e5"></a><!-- doxytag: member="XDmaPs_ChanCtrl::DstBurstSize" ref="a35b7ed4be966942dca1a4732494068e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int <a class="el" href="struct_x_dma_ps___chan_ctrl.html#a35b7ed4be966942dca1a4732494068e5">XDmaPs_ChanCtrl::DstBurstSize</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Destination burst size </p>

</div>
</div>
<a class="anchor" id="a39c795a67feb2cee1761d7a968e233f3"></a><!-- doxytag: member="XDmaPs_ChanCtrl::DstCacheCtrl" ref="a39c795a67feb2cee1761d7a968e233f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int <a class="el" href="struct_x_dma_ps___chan_ctrl.html#a39c795a67feb2cee1761d7a968e233f3">XDmaPs_ChanCtrl::DstCacheCtrl</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Destination cache control </p>

</div>
</div>
<a class="anchor" id="ae02d61b30e6bf2940560c5719cf78ea9"></a><!-- doxytag: member="XDmaPs_ChanCtrl::DstInc" ref="ae02d61b30e6bf2940560c5719cf78ea9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int <a class="el" href="struct_x_dma_ps___chan_ctrl.html#ae02d61b30e6bf2940560c5719cf78ea9">XDmaPs_ChanCtrl::DstInc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Destination incrementing or fixed address </p>

</div>
</div>
<a class="anchor" id="ad3dc23d0ec01d4f49debed893cffa52d"></a><!-- doxytag: member="XDmaPs_ChanCtrl::DstProtCtrl" ref="ad3dc23d0ec01d4f49debed893cffa52d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int <a class="el" href="struct_x_dma_ps___chan_ctrl.html#ad3dc23d0ec01d4f49debed893cffa52d">XDmaPs_ChanCtrl::DstProtCtrl</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Destination protection control </p>

</div>
</div>
<a class="anchor" id="ab4afe06f49cc4f916ef106f1e9e367f2"></a><!-- doxytag: member="XDmaPs_ChanCtrl::EndianSwapSize" ref="ab4afe06f49cc4f916ef106f1e9e367f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int <a class="el" href="struct_x_dma_ps___chan_ctrl.html#ab4afe06f49cc4f916ef106f1e9e367f2">XDmaPs_ChanCtrl::EndianSwapSize</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Endian swap size. </p>

</div>
</div>
<a class="anchor" id="af1c78aea07f0790355317bd311ebb3ff"></a><!-- doxytag: member="XDmaPs_ChanCtrl::SrcBurstLen" ref="af1c78aea07f0790355317bd311ebb3ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int <a class="el" href="struct_x_dma_ps___chan_ctrl.html#af1c78aea07f0790355317bd311ebb3ff">XDmaPs_ChanCtrl::SrcBurstLen</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Source burst length </p>

</div>
</div>
<a class="anchor" id="a17ee9116237a176efec405cb12461288"></a><!-- doxytag: member="XDmaPs_ChanCtrl::SrcBurstSize" ref="a17ee9116237a176efec405cb12461288" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int <a class="el" href="struct_x_dma_ps___chan_ctrl.html#a17ee9116237a176efec405cb12461288">XDmaPs_ChanCtrl::SrcBurstSize</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Source burst size </p>

</div>
</div>
<a class="anchor" id="a792a21894718b12c8ccf1fa97318dbbf"></a><!-- doxytag: member="XDmaPs_ChanCtrl::SrcCacheCtrl" ref="a792a21894718b12c8ccf1fa97318dbbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int <a class="el" href="struct_x_dma_ps___chan_ctrl.html#a792a21894718b12c8ccf1fa97318dbbf">XDmaPs_ChanCtrl::SrcCacheCtrl</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Source cache control </p>

</div>
</div>
<a class="anchor" id="a3585627ef02899b75c5f2f716d3ab52f"></a><!-- doxytag: member="XDmaPs_ChanCtrl::SrcInc" ref="a3585627ef02899b75c5f2f716d3ab52f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int <a class="el" href="struct_x_dma_ps___chan_ctrl.html#a3585627ef02899b75c5f2f716d3ab52f">XDmaPs_ChanCtrl::SrcInc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Source incrementing or fixed address </p>

</div>
</div>
<a class="anchor" id="a3dd33f6f79803e204573e5ca5d88d9d9"></a><!-- doxytag: member="XDmaPs_ChanCtrl::SrcProtCtrl" ref="a3dd33f6f79803e204573e5ca5d88d9d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int <a class="el" href="struct_x_dma_ps___chan_ctrl.html#a3dd33f6f79803e204573e5ca5d88d9d9">XDmaPs_ChanCtrl::SrcProtCtrl</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Source protection control </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="xdmaps_8h.html">xdmaps.h</a></li>
</ul>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>

