// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
// Date        : Thu Jun 01 02:26:48 2017
// Host        : GILAMONSTER running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/ZyboIP/examples/test_cdma/test_cdma.srcs/sources_1/bd/system/ip/system_axi_datamover_0_0/system_axi_datamover_0_0_sim_netlist.v
// Design      : system_axi_datamover_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_axi_datamover_0_0,axi_datamover,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_datamover,Vivado 2016.4" *) 
(* NotValidForBitStream *)
module system_axi_datamover_0_0
   (m_axi_mm2s_aclk,
    m_axi_mm2s_aresetn,
    mm2s_err,
    m_axis_mm2s_cmdsts_aclk,
    m_axis_mm2s_cmdsts_aresetn,
    s_axis_mm2s_cmd_tvalid,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tdata,
    m_axis_mm2s_sts_tvalid,
    m_axis_mm2s_sts_tready,
    m_axis_mm2s_sts_tdata,
    m_axis_mm2s_sts_tkeep,
    m_axis_mm2s_sts_tlast,
    m_axi_mm2s_arid,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axi_s2mm_aclk,
    m_axi_s2mm_aresetn,
    s2mm_err,
    m_axis_s2mm_cmdsts_awclk,
    m_axis_s2mm_cmdsts_aresetn,
    s_axis_s2mm_cmd_tvalid,
    s_axis_s2mm_cmd_tready,
    s_axis_s2mm_cmd_tdata,
    m_axis_s2mm_sts_tvalid,
    m_axis_s2mm_sts_tready,
    m_axis_s2mm_sts_tdata,
    m_axis_s2mm_sts_tkeep,
    m_axis_s2mm_sts_tlast,
    m_axi_s2mm_awid,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_ACLK CLK" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 M_AXI_MM2S_ARESETN RST" *) input m_axi_mm2s_aresetn;
  output mm2s_err;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXIS_MM2S_CMDSTS_ACLK CLK" *) input m_axis_mm2s_cmdsts_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 M_AXIS_MM2S_CMDSTS_ARESETN RST" *) input m_axis_mm2s_cmdsts_aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_MM2S_CMD TVALID" *) input s_axis_mm2s_cmd_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_MM2S_CMD TREADY" *) output s_axis_mm2s_cmd_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_MM2S_CMD TDATA" *) input [71:0]s_axis_mm2s_cmd_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S_STS TVALID" *) output m_axis_mm2s_sts_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S_STS TREADY" *) input m_axis_mm2s_sts_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S_STS TDATA" *) output [7:0]m_axis_mm2s_sts_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S_STS TKEEP" *) output [0:0]m_axis_mm2s_sts_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S_STS TLAST" *) output m_axis_mm2s_sts_tlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARID" *) output [3:0]m_axi_mm2s_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR" *) output [31:0]m_axi_mm2s_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN" *) output [7:0]m_axi_mm2s_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE" *) output [2:0]m_axi_mm2s_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST" *) output [1:0]m_axi_mm2s_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT" *) output [2:0]m_axi_mm2s_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE" *) output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARUSER" *) output [3:0]m_axi_mm2s_aruser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY" *) input m_axi_mm2s_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA" *) input [31:0]m_axi_mm2s_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP" *) input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA" *) output [31:0]m_axis_mm2s_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP" *) output [3:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_S2MM_ACLK CLK" *) input m_axi_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 M_AXI_S2MM_ARESETN RST" *) input m_axi_s2mm_aresetn;
  output s2mm_err;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXIS_S2MM_CMDSTS_AWCLK CLK" *) input m_axis_s2mm_cmdsts_awclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 M_AXIS_S2MM_CMDSTS_ARESETN RST" *) input m_axis_s2mm_cmdsts_aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM_CMD TVALID" *) input s_axis_s2mm_cmd_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM_CMD TREADY" *) output s_axis_s2mm_cmd_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM_CMD TDATA" *) input [71:0]s_axis_s2mm_cmd_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_S2MM_STS TVALID" *) output m_axis_s2mm_sts_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_S2MM_STS TREADY" *) input m_axis_s2mm_sts_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_S2MM_STS TDATA" *) output [7:0]m_axis_s2mm_sts_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_S2MM_STS TKEEP" *) output [0:0]m_axis_s2mm_sts_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_S2MM_STS TLAST" *) output m_axis_s2mm_sts_tlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWID" *) output [3:0]m_axi_s2mm_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR" *) output [31:0]m_axi_s2mm_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN" *) output [7:0]m_axi_s2mm_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE" *) output [2:0]m_axi_s2mm_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST" *) output [1:0]m_axi_s2mm_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT" *) output [2:0]m_axi_s2mm_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE" *) output [3:0]m_axi_s2mm_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWUSER" *) output [3:0]m_axi_s2mm_awuser;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID" *) output m_axi_s2mm_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY" *) input m_axi_s2mm_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA" *) output [31:0]m_axi_s2mm_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB" *) output [3:0]m_axi_s2mm_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST" *) output m_axi_s2mm_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID" *) output m_axi_s2mm_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY" *) input m_axi_s2mm_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP" *) input [1:0]m_axi_s2mm_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID" *) input m_axi_s2mm_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY" *) output m_axi_s2mm_bready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA" *) input [31:0]s_axis_s2mm_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP" *) input [3:0]s_axis_s2mm_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST" *) input s_axis_s2mm_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID" *) input s_axis_s2mm_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY" *) output s_axis_s2mm_tready;

  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arcache;
  wire m_axi_mm2s_aresetn;
  wire [3:0]m_axi_mm2s_arid;
  wire [7:0]m_axi_mm2s_arlen;
  wire [2:0]m_axi_mm2s_arprot;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire [3:0]m_axi_mm2s_aruser;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_aresetn;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [1:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awcache;
  wire [3:0]m_axi_s2mm_awid;
  wire [7:0]m_axi_s2mm_awlen;
  wire [2:0]m_axi_s2mm_awprot;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire [3:0]m_axi_s2mm_awuser;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_cmdsts_aclk;
  wire m_axis_mm2s_cmdsts_aresetn;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire [0:0]m_axis_mm2s_sts_tkeep;
  wire m_axis_mm2s_sts_tlast;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire m_axis_s2mm_cmdsts_aresetn;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire [0:0]m_axis_s2mm_sts_tkeep;
  wire m_axis_s2mm_sts_tlast;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire mm2s_err;
  wire s2mm_err;
  wire [71:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire [71:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire NLW_U0_mm2s_addr_req_posted_UNCONNECTED;
  wire NLW_U0_mm2s_halt_cmplt_UNCONNECTED;
  wire NLW_U0_mm2s_rd_xfer_cmplt_UNCONNECTED;
  wire NLW_U0_s2mm_addr_req_posted_UNCONNECTED;
  wire NLW_U0_s2mm_halt_cmplt_UNCONNECTED;
  wire NLW_U0_s2mm_ld_nxt_len_UNCONNECTED;
  wire NLW_U0_s2mm_wr_xfer_cmplt_UNCONNECTED;
  wire [31:0]NLW_U0_mm2s_dbg_data_UNCONNECTED;
  wire [31:0]NLW_U0_s2mm_dbg_data_UNCONNECTED;
  wire [7:0]NLW_U0_s2mm_wr_len_UNCONNECTED;

  (* C_CMD_WIDTH = "72" *) 
  (* C_ENABLE_CACHE_USER = "0" *) 
  (* C_ENABLE_MM2S_ADV_SIG = "0" *) 
  (* C_ENABLE_MM2S_TKEEP = "1" *) 
  (* C_ENABLE_S2MM_ADV_SIG = "0" *) 
  (* C_ENABLE_S2MM_TKEEP = "1" *) 
  (* C_ENABLE_SKID_BUF = "11111" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_INCLUDE_MM2S = "1" *) 
  (* C_INCLUDE_MM2S_DRE = "0" *) 
  (* C_INCLUDE_MM2S_STSFIFO = "1" *) 
  (* C_INCLUDE_S2MM = "1" *) 
  (* C_INCLUDE_S2MM_DRE = "0" *) 
  (* C_INCLUDE_S2MM_STSFIFO = "1" *) 
  (* C_MICRO_DMA = "0" *) 
  (* C_MM2S_ADDR_PIPE_DEPTH = "3" *) 
  (* C_MM2S_BTT_USED = "16" *) 
  (* C_MM2S_BURST_SIZE = "16" *) 
  (* C_MM2S_INCLUDE_SF = "1" *) 
  (* C_MM2S_STSCMD_FIFO_DEPTH = "4" *) 
  (* C_MM2S_STSCMD_IS_ASYNC = "1" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_ARID = "0" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_ID_WIDTH = "4" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_AWID = "0" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_ID_WIDTH = "4" *) 
  (* C_S2MM_ADDR_PIPE_DEPTH = "4" *) 
  (* C_S2MM_BTT_USED = "16" *) 
  (* C_S2MM_BURST_SIZE = "16" *) 
  (* C_S2MM_INCLUDE_SF = "1" *) 
  (* C_S2MM_STSCMD_FIFO_DEPTH = "4" *) 
  (* C_S2MM_STSCMD_IS_ASYNC = "1" *) 
  (* C_S2MM_SUPPORT_INDET_BTT = "0" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_axi_datamover_0_0_axi_datamover U0
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arcache(m_axi_mm2s_arcache),
        .m_axi_mm2s_aresetn(m_axi_mm2s_aresetn),
        .m_axi_mm2s_arid(m_axi_mm2s_arid),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arprot(m_axi_mm2s_arprot),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_aruser(m_axi_mm2s_aruser),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_aresetn(m_axi_s2mm_aresetn),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awcache(m_axi_s2mm_awcache),
        .m_axi_s2mm_awid(m_axi_s2mm_awid),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awprot(m_axi_s2mm_awprot),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awuser(m_axi_s2mm_awuser),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_cmdsts_aresetn(m_axis_mm2s_cmdsts_aresetn),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tkeep(m_axis_mm2s_sts_tkeep),
        .m_axis_mm2s_sts_tlast(m_axis_mm2s_sts_tlast),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .m_axis_s2mm_cmdsts_aresetn(m_axis_s2mm_cmdsts_aresetn),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tkeep(m_axis_s2mm_sts_tkeep),
        .m_axis_s2mm_sts_tlast(m_axis_s2mm_sts_tlast),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .mm2s_addr_req_posted(NLW_U0_mm2s_addr_req_posted_UNCONNECTED),
        .mm2s_allow_addr_req(1'b1),
        .mm2s_dbg_data(NLW_U0_mm2s_dbg_data_UNCONNECTED[31:0]),
        .mm2s_dbg_sel({1'b0,1'b0,1'b0,1'b0}),
        .mm2s_err(mm2s_err),
        .mm2s_halt(1'b0),
        .mm2s_halt_cmplt(NLW_U0_mm2s_halt_cmplt_UNCONNECTED),
        .mm2s_rd_xfer_cmplt(NLW_U0_mm2s_rd_xfer_cmplt_UNCONNECTED),
        .s2mm_addr_req_posted(NLW_U0_s2mm_addr_req_posted_UNCONNECTED),
        .s2mm_allow_addr_req(1'b1),
        .s2mm_dbg_data(NLW_U0_s2mm_dbg_data_UNCONNECTED[31:0]),
        .s2mm_dbg_sel({1'b0,1'b0,1'b0,1'b0}),
        .s2mm_err(s2mm_err),
        .s2mm_halt(1'b0),
        .s2mm_halt_cmplt(NLW_U0_s2mm_halt_cmplt_UNCONNECTED),
        .s2mm_ld_nxt_len(NLW_U0_s2mm_ld_nxt_len_UNCONNECTED),
        .s2mm_wr_len(NLW_U0_s2mm_wr_len_UNCONNECTED[7:0]),
        .s2mm_wr_xfer_cmplt(NLW_U0_s2mm_wr_xfer_cmplt_UNCONNECTED),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
endmodule

(* ORIG_REF_NAME = "async_fifo_fg" *) 
module system_axi_datamover_0_0_async_fifo_fg
   (\sig_input_tag_reg_reg[3] ,
    \gv.ram_valid_d1_reg ,
    s2mm_dbg_data,
    sig_cmd2mstr_cmd_valid,
    sig_calc_error_reg_reg,
    s_axis_s2mm_cmd_tready,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    sig_fifo_ainit,
    hold_ff_q_reg,
    s2mm_dbg_sel,
    sig_push_input_reg11_out,
    in,
    sig_inhibit_rdy_n,
    s_axis_s2mm_cmd_tvalid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output \gv.ram_valid_d1_reg ;
  output [0:0]s2mm_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  output sig_calc_error_reg_reg;
  output s_axis_s2mm_cmd_tready;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_fifo_ainit;
  input hold_ff_q_reg;
  input [0:0]s2mm_dbg_sel;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input sig_inhibit_rdy_n;
  input s_axis_s2mm_cmd_tvalid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_reg;

  system_axi_datamover_0_0_fifo_generator_v13_1_3 \USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM 
       (.\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "async_fifo_fg" *) 
module system_axi_datamover_0_0_async_fifo_fg_75
   (\sig_input_tag_reg_reg[3] ,
    out,
    \gc1.count_reg[3] ,
    \sig_addr_cntr_lsh_im0_reg[0] ,
    s_axis_mm2s_cmd_tready,
    mm2s_dbg_data,
    \gc1.count_reg[3]_0 ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    sig_fifo_ainit,
    ram_valid_i,
    sig_inhibit_rdy_n,
    s_axis_mm2s_cmd_tvalid,
    mm2s_dbg_sel,
    hold_ff_q,
    E,
    hold_ff_q_reg,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output out;
  output \gc1.count_reg[3] ;
  output \sig_addr_cntr_lsh_im0_reg[0] ;
  output s_axis_mm2s_cmd_tready;
  output [0:0]mm2s_dbg_data;
  output \gc1.count_reg[3]_0 ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input sig_fifo_ainit;
  input ram_valid_i;
  input sig_inhibit_rdy_n;
  input s_axis_mm2s_cmd_tvalid;
  input [0:0]mm2s_dbg_sel;
  input hold_ff_q;
  input [0:0]E;
  input hold_ff_q_reg;
  input [0:0]in;

  wire [0:0]E;
  wire \gc1.count_reg[3] ;
  wire \gc1.count_reg[3]_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire out;
  wire ram_valid_i;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire \sig_addr_cntr_lsh_im0_reg[0] ;
  wire sig_calc_error_reg_reg;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire [53:0]\sig_input_tag_reg_reg[3] ;

  system_axi_datamover_0_0_fifo_generator_v13_1_3_76 \USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM 
       (.E(E),
        .\gc1.count_reg[3] (\gc1.count_reg[3] ),
        .\gc1.count_reg[3]_0 (\gc1.count_reg[3]_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .out(out),
        .ram_valid_i(ram_valid_i),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .\sig_addr_cntr_lsh_im0_reg[0] (\sig_addr_cntr_lsh_im0_reg[0] ),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ));
endmodule

(* ORIG_REF_NAME = "async_fifo_fg" *) 
module system_axi_datamover_0_0_async_fifo_fg__parameterized0
   (m_axis_s2mm_sts_tdata,
    p_5_out,
    s2mm_dbg_data,
    m_axis_s2mm_sts_tvalid,
    hold_ff_q_reg,
    sig_dqual_reg_empty_reg,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    sig_wsc2stat_status,
    sig_fifo_ainit_0,
    sig_stream_rst,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    s2mm_dbg_sel,
    hold_ff_q,
    m_axis_s2mm_sts_tready,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out);
  output [7:0]m_axis_s2mm_sts_tdata;
  output p_5_out;
  output [1:0]s2mm_dbg_data;
  output m_axis_s2mm_sts_tvalid;
  output hold_ff_q_reg;
  output sig_dqual_reg_empty_reg;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input [7:0]sig_wsc2stat_status;
  input sig_fifo_ainit_0;
  input sig_stream_rst;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input [0:0]s2mm_dbg_sel;
  input hold_ff_q;
  input m_axis_s2mm_sts_tready;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire p_5_out;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire scndry_out;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit_0;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;

  system_axi_datamover_0_0_fifo_generator_v13_1_3__parameterized0 \USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .p_5_out(p_5_out),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .scndry_out(scndry_out),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "async_fifo_fg" *) 
module system_axi_datamover_0_0_async_fifo_fg__parameterized0_125
   (m_axis_mm2s_sts_tdata,
    \gv.ram_valid_d1_reg ,
    mm2s_dbg_data,
    \sig_next_tag_reg_reg[3] ,
    m_axis_mm2s_sts_tvalid,
    sig_rd_sts_okay_reg_reg,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit,
    mm2s_dbg_sel,
    sig_inhibit_rdy_n,
    sig_rsc2stat_status_valid,
    hold_ff_q_reg,
    m_axis_mm2s_sts_tready,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 );
  output [7:0]m_axis_mm2s_sts_tdata;
  output \gv.ram_valid_d1_reg ;
  output [0:0]mm2s_dbg_data;
  output \sig_next_tag_reg_reg[3] ;
  output m_axis_mm2s_sts_tvalid;
  output [0:0]sig_rd_sts_okay_reg_reg;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit;
  input [0:0]mm2s_dbg_sel;
  input sig_inhibit_rdy_n;
  input sig_rsc2stat_status_valid;
  input hold_ff_q_reg;
  input m_axis_mm2s_sts_tready;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q_reg;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire \sig_next_tag_reg_reg[3] ;
  wire [0:0]sig_rd_sts_okay_reg_reg;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

  system_axi_datamover_0_0_fifo_generator_v13_1_3__parameterized0_126 \USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3] ),
        .sig_rd_sts_okay_reg_reg(sig_rd_sts_okay_reg_reg),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
endmodule

(* C_CMD_WIDTH = "72" *) (* C_ENABLE_CACHE_USER = "0" *) (* C_ENABLE_MM2S_ADV_SIG = "0" *) 
(* C_ENABLE_MM2S_TKEEP = "1" *) (* C_ENABLE_S2MM_ADV_SIG = "0" *) (* C_ENABLE_S2MM_TKEEP = "1" *) 
(* C_ENABLE_SKID_BUF = "11111" *) (* C_FAMILY = "zynq" *) (* C_INCLUDE_MM2S = "1" *) 
(* C_INCLUDE_MM2S_DRE = "0" *) (* C_INCLUDE_MM2S_STSFIFO = "1" *) (* C_INCLUDE_S2MM = "1" *) 
(* C_INCLUDE_S2MM_DRE = "0" *) (* C_INCLUDE_S2MM_STSFIFO = "1" *) (* C_MICRO_DMA = "0" *) 
(* C_MM2S_ADDR_PIPE_DEPTH = "3" *) (* C_MM2S_BTT_USED = "16" *) (* C_MM2S_BURST_SIZE = "16" *) 
(* C_MM2S_INCLUDE_SF = "1" *) (* C_MM2S_STSCMD_FIFO_DEPTH = "4" *) (* C_MM2S_STSCMD_IS_ASYNC = "1" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) (* C_M_AXI_MM2S_ARID = "0" *) 
(* C_M_AXI_MM2S_DATA_WIDTH = "32" *) (* C_M_AXI_MM2S_ID_WIDTH = "4" *) (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
(* C_M_AXI_S2MM_AWID = "0" *) (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) (* C_M_AXI_S2MM_ID_WIDTH = "4" *) 
(* C_S2MM_ADDR_PIPE_DEPTH = "4" *) (* C_S2MM_BTT_USED = "16" *) (* C_S2MM_BURST_SIZE = "16" *) 
(* C_S2MM_INCLUDE_SF = "1" *) (* C_S2MM_STSCMD_FIFO_DEPTH = "4" *) (* C_S2MM_STSCMD_IS_ASYNC = "1" *) 
(* C_S2MM_SUPPORT_INDET_BTT = "0" *) (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) (* ORIG_REF_NAME = "axi_datamover" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module system_axi_datamover_0_0_axi_datamover
   (m_axi_mm2s_aclk,
    m_axi_mm2s_aresetn,
    mm2s_halt,
    mm2s_halt_cmplt,
    mm2s_err,
    m_axis_mm2s_cmdsts_aclk,
    m_axis_mm2s_cmdsts_aresetn,
    s_axis_mm2s_cmd_tvalid,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tdata,
    m_axis_mm2s_sts_tvalid,
    m_axis_mm2s_sts_tready,
    m_axis_mm2s_sts_tdata,
    m_axis_mm2s_sts_tkeep,
    m_axis_mm2s_sts_tlast,
    mm2s_allow_addr_req,
    mm2s_addr_req_posted,
    mm2s_rd_xfer_cmplt,
    m_axi_mm2s_arid,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    mm2s_dbg_sel,
    mm2s_dbg_data,
    m_axi_s2mm_aclk,
    m_axi_s2mm_aresetn,
    s2mm_halt,
    s2mm_halt_cmplt,
    s2mm_err,
    m_axis_s2mm_cmdsts_awclk,
    m_axis_s2mm_cmdsts_aresetn,
    s_axis_s2mm_cmd_tvalid,
    s_axis_s2mm_cmd_tready,
    s_axis_s2mm_cmd_tdata,
    m_axis_s2mm_sts_tvalid,
    m_axis_s2mm_sts_tready,
    m_axis_s2mm_sts_tdata,
    m_axis_s2mm_sts_tkeep,
    m_axis_s2mm_sts_tlast,
    s2mm_allow_addr_req,
    s2mm_addr_req_posted,
    s2mm_wr_xfer_cmplt,
    s2mm_ld_nxt_len,
    s2mm_wr_len,
    m_axi_s2mm_awid,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s2mm_dbg_sel,
    s2mm_dbg_data);
  input m_axi_mm2s_aclk;
  input m_axi_mm2s_aresetn;
  input mm2s_halt;
  output mm2s_halt_cmplt;
  output mm2s_err;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axis_mm2s_cmdsts_aresetn;
  input s_axis_mm2s_cmd_tvalid;
  output s_axis_mm2s_cmd_tready;
  input [71:0]s_axis_mm2s_cmd_tdata;
  output m_axis_mm2s_sts_tvalid;
  input m_axis_mm2s_sts_tready;
  output [7:0]m_axis_mm2s_sts_tdata;
  output [0:0]m_axis_mm2s_sts_tkeep;
  output m_axis_mm2s_sts_tlast;
  input mm2s_allow_addr_req;
  output mm2s_addr_req_posted;
  output mm2s_rd_xfer_cmplt;
  output [3:0]m_axi_mm2s_arid;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output [3:0]m_axi_mm2s_aruser;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tlast;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  input [3:0]mm2s_dbg_sel;
  output [31:0]mm2s_dbg_data;
  input m_axi_s2mm_aclk;
  input m_axi_s2mm_aresetn;
  input s2mm_halt;
  output s2mm_halt_cmplt;
  output s2mm_err;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axis_s2mm_cmdsts_aresetn;
  input s_axis_s2mm_cmd_tvalid;
  output s_axis_s2mm_cmd_tready;
  input [71:0]s_axis_s2mm_cmd_tdata;
  output m_axis_s2mm_sts_tvalid;
  input m_axis_s2mm_sts_tready;
  output [7:0]m_axis_s2mm_sts_tdata;
  output [0:0]m_axis_s2mm_sts_tkeep;
  output m_axis_s2mm_sts_tlast;
  input s2mm_allow_addr_req;
  output s2mm_addr_req_posted;
  output s2mm_wr_xfer_cmplt;
  output s2mm_ld_nxt_len;
  output [7:0]s2mm_wr_len;
  output [3:0]m_axi_s2mm_awid;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output [3:0]m_axi_s2mm_awuser;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tlast;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input [3:0]s2mm_dbg_sel;
  output [31:0]s2mm_dbg_data;

  wire \<const0> ;
  wire \<const1> ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire m_axi_mm2s_aresetn;
  wire [3:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:1]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_aresetn;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [3:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [1:1]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_cmdsts_aclk;
  wire m_axis_mm2s_cmdsts_aresetn;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire m_axis_s2mm_cmdsts_aresetn;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire mm2s_addr_req_posted;
  wire mm2s_allow_addr_req;
  wire [22:0]\^mm2s_dbg_data ;
  wire [3:0]mm2s_dbg_sel;
  wire mm2s_err;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_rd_xfer_cmplt;
  wire s2mm_addr_req_posted;
  wire s2mm_allow_addr_req;
  wire [31:0]\^s2mm_dbg_data ;
  wire [3:0]s2mm_dbg_sel;
  wire s2mm_err;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_ld_nxt_len;
  wire [3:0]\^s2mm_wr_len ;
  wire s2mm_wr_xfer_cmplt;
  wire [71:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire [71:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;

  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arid[3] = \<const0> ;
  assign m_axi_mm2s_arid[2] = \<const0> ;
  assign m_axi_mm2s_arid[1] = \<const0> ;
  assign m_axi_mm2s_arid[0] = \<const0> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3:0] = \^m_axi_mm2s_arlen [3:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1] = \^m_axi_mm2s_arsize [1];
  assign m_axi_mm2s_arsize[0] = \<const0> ;
  assign m_axi_mm2s_aruser[3] = \<const0> ;
  assign m_axi_mm2s_aruser[2] = \<const0> ;
  assign m_axi_mm2s_aruser[1] = \<const0> ;
  assign m_axi_mm2s_aruser[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign m_axi_s2mm_awid[3] = \<const0> ;
  assign m_axi_s2mm_awid[2] = \<const0> ;
  assign m_axi_s2mm_awid[1] = \<const0> ;
  assign m_axi_s2mm_awid[0] = \<const0> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4] = \<const0> ;
  assign m_axi_s2mm_awlen[3:0] = \^m_axi_s2mm_awlen [3:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \^m_axi_s2mm_awsize [1];
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_awuser[3] = \<const0> ;
  assign m_axi_s2mm_awuser[2] = \<const0> ;
  assign m_axi_s2mm_awuser[1] = \<const0> ;
  assign m_axi_s2mm_awuser[0] = \<const0> ;
  assign m_axis_mm2s_sts_tkeep[0] = \<const1> ;
  assign m_axis_mm2s_sts_tlast = \<const1> ;
  assign m_axis_s2mm_sts_tkeep[0] = \<const1> ;
  assign m_axis_s2mm_sts_tlast = \<const1> ;
  assign mm2s_dbg_data[31] = \^mm2s_dbg_data [22];
  assign mm2s_dbg_data[30] = \<const0> ;
  assign mm2s_dbg_data[29] = \^mm2s_dbg_data [22];
  assign mm2s_dbg_data[28] = \^mm2s_dbg_data [22];
  assign mm2s_dbg_data[27] = \^mm2s_dbg_data [22];
  assign mm2s_dbg_data[26] = \^mm2s_dbg_data [22];
  assign mm2s_dbg_data[25] = \^mm2s_dbg_data [22];
  assign mm2s_dbg_data[24] = \<const0> ;
  assign mm2s_dbg_data[23] = \^mm2s_dbg_data [22];
  assign mm2s_dbg_data[22:7] = \^mm2s_dbg_data [22:7];
  assign mm2s_dbg_data[6] = \^mm2s_dbg_data [20];
  assign mm2s_dbg_data[5:3] = \^mm2s_dbg_data [5:3];
  assign mm2s_dbg_data[2] = \^mm2s_dbg_data [3];
  assign mm2s_dbg_data[1] = \^mm2s_dbg_data [3];
  assign mm2s_dbg_data[0] = \^mm2s_dbg_data [0];
  assign s2mm_dbg_data[31:30] = \^s2mm_dbg_data [31:30];
  assign s2mm_dbg_data[29] = \<const0> ;
  assign s2mm_dbg_data[28] = \<const0> ;
  assign s2mm_dbg_data[27] = \^s2mm_dbg_data [27];
  assign s2mm_dbg_data[26] = \<const0> ;
  assign s2mm_dbg_data[25:20] = \^s2mm_dbg_data [25:20];
  assign s2mm_dbg_data[19] = \^s2mm_dbg_data [27];
  assign s2mm_dbg_data[18:4] = \^s2mm_dbg_data [18:4];
  assign s2mm_dbg_data[3] = \^s2mm_dbg_data [1];
  assign s2mm_dbg_data[2] = \^s2mm_dbg_data [1];
  assign s2mm_dbg_data[1:0] = \^s2mm_dbg_data [1:0];
  assign s2mm_wr_len[7] = \<const0> ;
  assign s2mm_wr_len[6] = \<const0> ;
  assign s2mm_wr_len[5] = \<const0> ;
  assign s2mm_wr_len[4] = \<const0> ;
  assign s2mm_wr_len[3:0] = \^s2mm_wr_len [3:0];
  system_axi_datamover_0_0_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_aresetn(m_axi_mm2s_aresetn),
        .m_axi_mm2s_arlen(\^m_axi_mm2s_arlen ),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(\^m_axi_mm2s_arsize ),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_cmdsts_aresetn(m_axis_mm2s_cmdsts_aresetn),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_allow_addr_req(mm2s_allow_addr_req),
        .mm2s_dbg_data({\^mm2s_dbg_data [21:7],\^mm2s_dbg_data [5:3],\^mm2s_dbg_data [0]}),
        .mm2s_dbg_sel(mm2s_dbg_sel[0]),
        .mm2s_err(mm2s_err),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(mm2s_addr_req_posted),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata[67:0]),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .\sig_addr_posted_cntr_reg[0] (mm2s_rd_xfer_cmplt));
  system_axi_datamover_0_0_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.\INFERRED_GEN.cnt_i_reg[0] (s2mm_ld_nxt_len),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_aresetn(m_axi_s2mm_aresetn),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(\^m_axi_s2mm_awburst ),
        .m_axi_s2mm_awlen(\^m_axi_s2mm_awlen ),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(\^m_axi_s2mm_awsize ),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_cmdsts_aresetn(m_axis_s2mm_cmdsts_aresetn),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .out(s2mm_addr_req_posted),
        .s2mm_allow_addr_req(s2mm_allow_addr_req),
        .s2mm_dbg_data({\^s2mm_dbg_data [31:30],\^s2mm_dbg_data [25:20],\^s2mm_dbg_data [18:4],\^s2mm_dbg_data [1:0]}),
        .s2mm_dbg_sel(s2mm_dbg_sel[0]),
        .s2mm_err(s2mm_err),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_wr_len(\^s2mm_wr_len ),
        .s2mm_wr_xfer_cmplt(s2mm_wr_xfer_cmplt),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata[67:0]),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT1 #(
    .INIT(2'h1)) 
    \mm2s_dbg_data[22]_INST_0 
       (.I0(mm2s_dbg_sel[0]),
        .O(\^mm2s_dbg_data [22]));
  LUT1 #(
    .INIT(2'h1)) 
    \s2mm_dbg_data[19]_INST_0 
       (.I0(s2mm_dbg_sel[0]),
        .O(\^s2mm_dbg_data [27]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module system_axi_datamover_0_0_axi_datamover_addr_cntl
   (out,
    \sig_addr_posted_cntr_reg[2] ,
    sig_init_reg2,
    sig_push_addr_reg1_out,
    sig_addr2rsc_calc_error,
    sig_addr_reg_full,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_init_done,
    sig_wr_fifo,
    sig_halt_cmplt_reg,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    SR,
    sig_reset_reg,
    m_axi_mm2s_aclk,
    sig_next_addr_reg0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    sig_init_reg2_reg,
    sig_mstr2addr_cmd_valid,
    mm2s_allow_addr_req,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_halt_reg_dly3,
    in);
  output out;
  output \sig_addr_posted_cntr_reg[2] ;
  output sig_init_reg2;
  output sig_push_addr_reg1_out;
  output sig_addr2rsc_calc_error;
  output sig_addr_reg_full;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_init_done;
  output sig_wr_fifo;
  output sig_halt_cmplt_reg;
  output [31:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  input [0:0]SR;
  input sig_reset_reg;
  input m_axi_mm2s_aclk;
  input sig_next_addr_reg0;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input sig_init_reg2_reg;
  input sig_mstr2addr_cmd_valid;
  input mm2s_allow_addr_req;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_halt_reg_dly3;
  input [37:0]in;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ;
  wire [0:0]SR;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire mm2s_allow_addr_req;
  wire [50:4]p_1_out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_data2addr_stop_req;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly3;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_init_reg2_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_addr_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_reset_reg;
  wire sig_sf_allow_addr_req;
  wire sig_wr_fifo;

  assign out = sig_posted_to_axi_2;
  assign \sig_addr_posted_cntr_reg[2]  = sig_posted_to_axi;
  system_axi_datamover_0_0_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.E(sig_push_addr_reg1_out),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_allow_addr_req(mm2s_allow_addr_req),
        .out({p_1_out[50],p_1_out[47],p_1_out[45],p_1_out[39:4]}),
        .sel(sig_wr_fifo),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_init_done(sig_init_done),
        .sig_init_reg2(sig_init_reg2),
        .sig_init_reg2_reg_0(sig_init_reg2_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_reset_reg(sig_reset_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_4 ),
        .Q(m_axi_mm2s_arvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_next_addr_reg0));
  LUT4 #(
    .INIT(16'h1FFF)) 
    sig_halt_cmplt_i_3
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_empty),
        .I2(sig_halt_reg_dly3),
        .I3(sig_data2addr_stop_req),
        .O(sig_halt_cmplt_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[47]),
        .Q(m_axi_mm2s_arburst),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[36]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[37]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[38]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[39]),
        .Q(m_axi_mm2s_arlen[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[45]),
        .Q(m_axi_mm2s_arsize),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module system_axi_datamover_0_0_axi_datamover_addr_cntl__parameterized0
   (out,
    \sig_addr_posted_cntr_reg[3] ,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_init_done,
    sig_wr_fifo,
    sig_halt_cmplt_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_mmap_reset_reg_reg,
    p_22_out,
    m_axi_s2mm_awready,
    sig_wsc2rst_stop_cmplt,
    sig_data2addr_stop_req,
    sig_data2rst_stop_cmplt,
    s2mm_halt_cmplt,
    sig_ok_to_post_wr_addr,
    s2mm_allow_addr_req,
    sig_data2all_tlast_error,
    sig_halt_reg,
    \INFERRED_GEN.cnt_i_reg[3] ,
    in);
  output out;
  output \sig_addr_posted_cntr_reg[3] ;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_init_done;
  output sig_wr_fifo;
  output sig_halt_cmplt_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [31:0]m_axi_s2mm_awaddr;
  output [3:0]m_axi_s2mm_awlen;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_mmap_reset_reg_reg;
  input p_22_out;
  input m_axi_s2mm_awready;
  input sig_wsc2rst_stop_cmplt;
  input sig_data2addr_stop_req;
  input sig_data2rst_stop_cmplt;
  input s2mm_halt_cmplt;
  input sig_ok_to_post_wr_addr;
  input s2mm_allow_addr_req;
  input sig_data2all_tlast_error;
  input sig_halt_reg;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input [37:0]in;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire p_0_in;
  wire [50:4]p_1_out;
  wire p_22_out;
  wire s2mm_allow_addr_req;
  wire s2mm_halt_cmplt;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_data2addr_stop_req;
  wire sig_data2all_tlast_error;
  wire sig_data2rst_stop_cmplt;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg;
  wire sig_init_done;
  wire sig_mmap_reset_reg_reg;
  wire sig_next_addr_reg0;
  wire sig_ok_to_post_wr_addr;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wsc2rst_stop_cmplt;

  assign out = sig_posted_to_axi_2;
  assign \sig_addr_posted_cntr_reg[3]  = sig_posted_to_axi;
  system_axi_datamover_0_0_axi_datamover_fifo__parameterized8 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({p_1_out[50],p_1_out[47],p_1_out[45],p_1_out[39:4]}),
        .p_0_in(p_0_in),
        .p_22_out(p_22_out),
        .s2mm_allow_addr_req(s2mm_allow_addr_req),
        .sel(sig_wr_fifo),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_done(sig_init_done),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(sig_posted_to_axi_2),
        .I1(\INFERRED_GEN.cnt_i_reg[3] ),
        .O(\INFERRED_GEN.cnt_i_reg[2] ));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .Q(sig_addr_reg_full),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_0_in),
        .Q(m_axi_s2mm_awvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(sig_next_addr_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8000000)) 
    sig_halt_cmplt_i_2__0
       (.I0(sig_wsc2rst_stop_cmplt),
        .I1(sig_addr_reg_empty),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_data2addr_stop_req),
        .I4(sig_data2rst_stop_cmplt),
        .I5(s2mm_halt_cmplt),
        .O(sig_halt_cmplt_reg));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \sig_next_addr_reg[31]_i_1__0 
       (.I0(sig_stream_rst),
        .I1(m_axi_s2mm_awready),
        .I2(sig_addr_reg_full),
        .I3(sig_addr2wsc_calc_error),
        .O(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[4]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[14]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[15]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[16]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[17]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[18]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[19]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[20]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[21]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[22]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[23]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[5]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[24]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[25]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[26]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[27]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[28]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[29]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[30]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[31]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[32]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[33]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[6]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[34]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[35]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[7]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[8]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[9]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[10]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[11]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[12]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[13]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[47]),
        .Q(m_axi_s2mm_awburst),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[36]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[37]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[38]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[39]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .D(p_1_out[45]),
        .Q(m_axi_s2mm_awsize),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .Q(sig_posted_to_axi_2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .Q(sig_posted_to_axi),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_afifo_autord" *) 
module system_axi_datamover_0_0_axi_datamover_afifo_autord
   (\sig_input_tag_reg_reg[3] ,
    \gv.ram_valid_d1_reg ,
    \gv.ram_valid_d1_reg_0 ,
    s2mm_dbg_data,
    sig_cmd2mstr_cmd_valid,
    sig_calc_error_reg_reg,
    s_axis_s2mm_cmd_tready,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    sig_fifo_ainit,
    sig_sm_halt_reg_reg,
    s2mm_dbg_sel,
    sig_push_input_reg11_out,
    in,
    sig_inhibit_rdy_n,
    s_axis_s2mm_cmd_tvalid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output \gv.ram_valid_d1_reg ;
  output \gv.ram_valid_d1_reg_0 ;
  output [0:0]s2mm_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  output sig_calc_error_reg_reg;
  output s_axis_s2mm_cmd_tready;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_fifo_ainit;
  input sig_sm_halt_reg_reg;
  input [0:0]s2mm_dbg_sel;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input sig_inhibit_rdy_n;
  input s_axis_s2mm_cmd_tvalid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire \gv.ram_valid_d1_reg ;
  wire \gv.ram_valid_d1_reg_0 ;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_reg;
  wire sig_sm_halt_reg_reg;

  system_axi_datamover_0_0_async_fifo_fg I_ASYNC_FIFOGEN_FIFO
       (.\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q_reg(\gv.ram_valid_d1_reg_0 ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg));
  FDRE #(
    .INIT(1'b0)) 
    hold_ff_q_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_reg_reg),
        .Q(\gv.ram_valid_d1_reg_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_afifo_autord" *) 
module system_axi_datamover_0_0_axi_datamover_afifo_autord_74
   (\sig_input_tag_reg_reg[3] ,
    out,
    \gc1.count_reg[3] ,
    \sig_addr_cntr_lsh_im0_reg[0] ,
    hold_ff_q,
    s_axis_mm2s_cmd_tready,
    mm2s_dbg_data,
    \gc1.count_reg[3]_0 ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    sig_fifo_ainit,
    ram_valid_i,
    sig_calc_error_pushed_reg,
    sig_inhibit_rdy_n,
    s_axis_mm2s_cmd_tvalid,
    mm2s_dbg_sel,
    E,
    hold_ff_q_reg_0,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output out;
  output \gc1.count_reg[3] ;
  output \sig_addr_cntr_lsh_im0_reg[0] ;
  output hold_ff_q;
  output s_axis_mm2s_cmd_tready;
  output [0:0]mm2s_dbg_data;
  output \gc1.count_reg[3]_0 ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input sig_fifo_ainit;
  input ram_valid_i;
  input sig_calc_error_pushed_reg;
  input sig_inhibit_rdy_n;
  input s_axis_mm2s_cmd_tvalid;
  input [0:0]mm2s_dbg_sel;
  input [0:0]E;
  input hold_ff_q_reg_0;
  input [0:0]in;

  wire [0:0]E;
  wire \gc1.count_reg[3] ;
  wire \gc1.count_reg[3]_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg_0;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire out;
  wire ram_valid_i;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire \sig_addr_cntr_lsh_im0_reg[0] ;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_reg_reg;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire [53:0]\sig_input_tag_reg_reg[3] ;

  system_axi_datamover_0_0_async_fifo_fg_75 I_ASYNC_FIFOGEN_FIFO
       (.E(E),
        .\gc1.count_reg[3] (\gc1.count_reg[3] ),
        .\gc1.count_reg[3]_0 (\gc1.count_reg[3]_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg_0),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .out(out),
        .ram_valid_i(ram_valid_i),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .\sig_addr_cntr_lsh_im0_reg[0] (\sig_addr_cntr_lsh_im0_reg[0] ),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    hold_ff_q_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_reg),
        .Q(hold_ff_q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_afifo_autord" *) 
module system_axi_datamover_0_0_axi_datamover_afifo_autord__parameterized0
   (m_axis_s2mm_sts_tdata,
    p_5_out,
    s2mm_dbg_data,
    m_axis_s2mm_sts_tvalid,
    sig_dqual_reg_empty_reg,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    sig_wsc2stat_status,
    sig_fifo_ainit_0,
    sig_stream_rst,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    s2mm_dbg_sel,
    m_axis_s2mm_sts_tready,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out);
  output [7:0]m_axis_s2mm_sts_tdata;
  output p_5_out;
  output [1:0]s2mm_dbg_data;
  output m_axis_s2mm_sts_tvalid;
  output sig_dqual_reg_empty_reg;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input [7:0]sig_wsc2stat_status;
  input sig_fifo_ainit_0;
  input sig_stream_rst;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input [0:0]s2mm_dbg_sel;
  input m_axis_s2mm_sts_tready;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire I_ASYNC_FIFOGEN_FIFO_n_12;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire p_5_out;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire scndry_out;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit_0;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;

  system_axi_datamover_0_0_async_fifo_fg__parameterized0 I_ASYNC_FIFOGEN_FIFO
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(I_ASYNC_FIFOGEN_FIFO_n_12),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .p_5_out(p_5_out),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .scndry_out(scndry_out),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  FDRE #(
    .INIT(1'b0)) 
    hold_ff_q_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(I_ASYNC_FIFOGEN_FIFO_n_12),
        .Q(hold_ff_q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_afifo_autord" *) 
module system_axi_datamover_0_0_axi_datamover_afifo_autord__parameterized0_124
   (m_axis_mm2s_sts_tdata,
    \gv.ram_valid_d1_reg ,
    \gv.ram_valid_d1_reg_0 ,
    mm2s_dbg_data,
    \sig_next_tag_reg_reg[3] ,
    m_axis_mm2s_sts_tvalid,
    sig_rd_sts_okay_reg_reg,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    mm2s_dbg_sel,
    sig_inhibit_rdy_n,
    sig_rsc2stat_status_valid,
    m_axis_mm2s_sts_tready,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 );
  output [7:0]m_axis_mm2s_sts_tdata;
  output \gv.ram_valid_d1_reg ;
  output \gv.ram_valid_d1_reg_0 ;
  output [0:0]mm2s_dbg_data;
  output \sig_next_tag_reg_reg[3] ;
  output m_axis_mm2s_sts_tvalid;
  output [0:0]sig_rd_sts_okay_reg_reg;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [0:0]mm2s_dbg_sel;
  input sig_inhibit_rdy_n;
  input sig_rsc2stat_status_valid;
  input m_axis_mm2s_sts_tready;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \gv.ram_valid_d1_reg ;
  wire \gv.ram_valid_d1_reg_0 ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire \sig_next_tag_reg_reg[3] ;
  wire [0:0]sig_rd_sts_okay_reg_reg;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

  system_axi_datamover_0_0_async_fifo_fg__parameterized0_125 I_ASYNC_FIFOGEN_FIFO
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q_reg(\gv.ram_valid_d1_reg_0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3] ),
        .sig_rd_sts_okay_reg_reg(sig_rd_sts_okay_reg_reg),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  FDRE #(
    .INIT(1'b0)) 
    hold_ff_q_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .Q(\gv.ram_valid_d1_reg_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module system_axi_datamover_0_0_axi_datamover_cmd_status
   (\sig_input_tag_reg_reg[3] ,
    m_axis_s2mm_sts_tdata,
    \gv.ram_valid_d1_reg ,
    sig_init_reg,
    hold_ff_q,
    sig_init_done,
    s2mm_dbg_data,
    sig_cmd2mstr_cmd_valid,
    p_5_out,
    m_axis_s2mm_sts_tvalid,
    sig_calc_error_reg_reg,
    s_axis_s2mm_cmd_tready,
    sig_dqual_reg_empty_reg,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    sig_wsc2stat_status,
    sig_fifo_ainit,
    sig_cmd_stat_rst_user,
    sig_fifo_ainit_0,
    sig_sm_halt_reg_reg,
    sig_init_reg_reg,
    sig_mmap_reset_reg_reg,
    sig_stream_rst,
    s2mm_dbg_sel,
    sig_wsc2stat_status_valid,
    m_axis_s2mm_sts_tready,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out,
    sig_push_input_reg11_out,
    in,
    s_axis_s2mm_cmd_tvalid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output [7:0]m_axis_s2mm_sts_tdata;
  output \gv.ram_valid_d1_reg ;
  output sig_init_reg;
  output hold_ff_q;
  output sig_init_done;
  output [2:0]s2mm_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  output p_5_out;
  output m_axis_s2mm_sts_tvalid;
  output sig_calc_error_reg_reg;
  output s_axis_s2mm_cmd_tready;
  output sig_dqual_reg_empty_reg;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input [7:0]sig_wsc2stat_status;
  input sig_fifo_ainit;
  input sig_cmd_stat_rst_user;
  input sig_fifo_ainit_0;
  input sig_sm_halt_reg_reg;
  input sig_init_reg_reg;
  input sig_mmap_reset_reg_reg;
  input sig_stream_rst;
  input [0:0]s2mm_dbg_sel;
  input sig_wsc2stat_status_valid;
  input m_axis_s2mm_sts_tready;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input s_axis_s2mm_cmd_tvalid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire p_5_out;
  wire [2:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire scndry_out;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit;
  wire sig_fifo_ainit_0;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg_reg;
  wire sig_input_reg_empty;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire sig_mmap_reset_reg_reg;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_reg;
  wire sig_sm_halt_reg_reg;
  wire sig_stream_rst;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;

  system_axi_datamover_0_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .p_5_out(p_5_out),
        .s2mm_dbg_data(s2mm_dbg_data[2:1]),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .scndry_out(scndry_out),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_init_done(sig_init_done),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  system_axi_datamover_0_0_axi_datamover_fifo I_CMD_FIFO
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .\gv.ram_valid_d1_reg_0 (hold_ff_q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .s2mm_dbg_data(s2mm_dbg_data[0]),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .scndry_out(scndry_out),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg_reg_0(sig_init_reg_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_sm_halt_reg_reg(sig_sm_halt_reg_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module system_axi_datamover_0_0_axi_datamover_cmd_status_65
   (\sig_input_tag_reg_reg[3] ,
    out,
    \gc1.count_reg[3] ,
    m_axis_mm2s_sts_tdata,
    \sig_addr_cntr_lsh_im0_reg[0] ,
    \gv.ram_valid_d1_reg ,
    hold_ff_q,
    hold_ff_q_0,
    sig_init_done,
    s_axis_mm2s_cmd_tready,
    mm2s_dbg_data,
    \gc1.count_reg[3]_0 ,
    \sig_next_tag_reg_reg[3] ,
    m_axis_mm2s_sts_tvalid,
    sig_calc_error_reg_reg,
    sig_rd_sts_okay_reg_reg,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    sig_rsc2stat_status,
    sig_fifo_ainit,
    ram_valid_i,
    sig_cmd_stat_rst_user,
    sig_calc_error_pushed_reg,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    sig_init_reg2_reg,
    SR,
    s_axis_mm2s_cmd_tvalid,
    mm2s_dbg_sel,
    E,
    sig_rsc2stat_status_valid,
    m_axis_mm2s_sts_tready,
    scndry_out,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    hold_ff_q_reg,
    in,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 );
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output out;
  output \gc1.count_reg[3] ;
  output [7:0]m_axis_mm2s_sts_tdata;
  output \sig_addr_cntr_lsh_im0_reg[0] ;
  output \gv.ram_valid_d1_reg ;
  output hold_ff_q;
  output hold_ff_q_0;
  output sig_init_done;
  output s_axis_mm2s_cmd_tready;
  output [1:0]mm2s_dbg_data;
  output \gc1.count_reg[3]_0 ;
  output \sig_next_tag_reg_reg[3] ;
  output m_axis_mm2s_sts_tvalid;
  output sig_calc_error_reg_reg;
  output [0:0]sig_rd_sts_okay_reg_reg;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit;
  input ram_valid_i;
  input sig_cmd_stat_rst_user;
  input sig_calc_error_pushed_reg;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input sig_init_reg2_reg;
  input [0:0]SR;
  input s_axis_mm2s_cmd_tvalid;
  input [0:0]mm2s_dbg_sel;
  input [0:0]E;
  input sig_rsc2stat_status_valid;
  input m_axis_mm2s_sts_tready;
  input scndry_out;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input hold_ff_q_reg;
  input [0:0]in;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire [0:0]SR;
  wire \gc1.count_reg[3] ;
  wire \gc1.count_reg[3]_0 ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire hold_ff_q_0;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [1:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire out;
  wire ram_valid_i;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire scndry_out;
  wire \sig_addr_cntr_lsh_im0_reg[0] ;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user;
  wire sig_fifo_ainit;
  wire sig_init_done;
  wire sig_init_reg2_reg;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire \sig_next_tag_reg_reg[3] ;
  wire [0:0]sig_rd_sts_okay_reg_reg;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

  system_axi_datamover_0_0_axi_datamover_fifo__parameterized0_72 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .SR(SR),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .\gv.ram_valid_d1_reg_0 (hold_ff_q_0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .mm2s_dbg_data(mm2s_dbg_data[1]),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_init_done(sig_init_done),
        .sig_init_reg2_reg(sig_init_reg2_reg),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3] ),
        .sig_rd_sts_okay_reg_reg(sig_rd_sts_okay_reg_reg),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  system_axi_datamover_0_0_axi_datamover_fifo_73 I_CMD_FIFO
       (.E(E),
        .\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .\gc1.count_reg[3] (\gc1.count_reg[3] ),
        .\gc1.count_reg[3]_0 (\gc1.count_reg[3]_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .mm2s_dbg_data(mm2s_dbg_data[0]),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .out(out),
        .ram_valid_i(ram_valid_i),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .scndry_out(scndry_out),
        .\sig_addr_cntr_lsh_im0_reg[0] (\sig_addr_cntr_lsh_im0_reg[0] ),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_fifo_ainit(sig_fifo_ainit),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_datamover_0_0_axi_datamover_fifo
   (\sig_input_tag_reg_reg[3] ,
    \gv.ram_valid_d1_reg ,
    sig_init_reg,
    \gv.ram_valid_d1_reg_0 ,
    s2mm_dbg_data,
    sig_cmd2mstr_cmd_valid,
    sig_calc_error_reg_reg,
    s_axis_s2mm_cmd_tready,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    sig_fifo_ainit,
    sig_cmd_stat_rst_user,
    sig_sm_halt_reg_reg,
    sig_init_reg_reg_0,
    s2mm_dbg_sel,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out,
    sig_push_input_reg11_out,
    in,
    s_axis_s2mm_cmd_tvalid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output \gv.ram_valid_d1_reg ;
  output sig_init_reg;
  output \gv.ram_valid_d1_reg_0 ;
  output [0:0]s2mm_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  output sig_calc_error_reg_reg;
  output s_axis_s2mm_cmd_tready;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_fifo_ainit;
  input sig_cmd_stat_rst_user;
  input sig_sm_halt_reg_reg;
  input sig_init_reg_reg_0;
  input [0:0]s2mm_dbg_sel;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input s_axis_s2mm_cmd_tvalid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire \gv.ram_valid_d1_reg ;
  wire \gv.ram_valid_d1_reg_0 ;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire scndry_out;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__4_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__4_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_init_reg_reg_0;
  wire sig_input_reg_empty;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_reg;
  wire sig_sm_halt_reg_reg;

  system_axi_datamover_0_0_axi_datamover_afifo_autord \USE_ASYNC_FIFO.I_ASYNC_FIFO 
       (.\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .\gv.ram_valid_d1_reg_0 (\gv.ram_valid_d1_reg_0 ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_sm_halt_reg_reg(sig_sm_halt_reg_reg));
  LUT4 #(
    .INIT(16'hE000)) 
    sig_inhibit_rdy_n_i_1__4
       (.I0(sig_inhibit_rdy_n),
        .I1(sig_init_done),
        .I2(scndry_out),
        .I3(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .O(sig_inhibit_rdy_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__4_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_init_done_i_1__4
       (.I0(sig_init_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done),
        .I3(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I4(scndry_out),
        .O(sig_init_done_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__4_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(sig_init_reg_reg_0),
        .Q(sig_init_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_datamover_0_0_axi_datamover_fifo_73
   (\sig_input_tag_reg_reg[3] ,
    out,
    \gc1.count_reg[3] ,
    \sig_addr_cntr_lsh_im0_reg[0] ,
    hold_ff_q,
    s_axis_mm2s_cmd_tready,
    mm2s_dbg_data,
    \gc1.count_reg[3]_0 ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    sig_fifo_ainit,
    ram_valid_i,
    sig_cmd_stat_rst_user,
    sig_calc_error_pushed_reg,
    s_axis_mm2s_cmd_tvalid,
    mm2s_dbg_sel,
    E,
    scndry_out,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    hold_ff_q_reg,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output out;
  output \gc1.count_reg[3] ;
  output \sig_addr_cntr_lsh_im0_reg[0] ;
  output hold_ff_q;
  output s_axis_mm2s_cmd_tready;
  output [0:0]mm2s_dbg_data;
  output \gc1.count_reg[3]_0 ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input sig_fifo_ainit;
  input ram_valid_i;
  input sig_cmd_stat_rst_user;
  input sig_calc_error_pushed_reg;
  input s_axis_mm2s_cmd_tvalid;
  input [0:0]mm2s_dbg_sel;
  input [0:0]E;
  input scndry_out;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input hold_ff_q_reg;
  input [0:0]in;

  wire [0:0]E;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire \gc1.count_reg[3] ;
  wire \gc1.count_reg[3]_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire out;
  wire ram_valid_i;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire scndry_out;
  wire \sig_addr_cntr_lsh_im0_reg[0] ;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire [53:0]\sig_input_tag_reg_reg[3] ;

  system_axi_datamover_0_0_axi_datamover_afifo_autord_74 \USE_ASYNC_FIFO.I_ASYNC_FIFO 
       (.E(E),
        .\gc1.count_reg[3] (\gc1.count_reg[3] ),
        .\gc1.count_reg[3]_0 (\gc1.count_reg[3]_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg_0(hold_ff_q_reg),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .out(out),
        .ram_valid_i(ram_valid_i),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .\sig_addr_cntr_lsh_im0_reg[0] (\sig_addr_cntr_lsh_im0_reg[0] ),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ));
  LUT4 #(
    .INIT(16'hE000)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_inhibit_rdy_n),
        .I1(sig_init_done),
        .I2(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I3(scndry_out),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    sig_init_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_init_reg2),
        .I2(scndry_out),
        .I3(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I4(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_cmd_stat_rst_user));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_datamover_0_0_axi_datamover_fifo__parameterized0
   (m_axis_s2mm_sts_tdata,
    sig_init_done,
    p_5_out,
    s2mm_dbg_data,
    m_axis_s2mm_sts_tvalid,
    sig_dqual_reg_empty_reg,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    sig_wsc2stat_status,
    sig_fifo_ainit_0,
    sig_mmap_reset_reg_reg,
    sig_stream_rst,
    sig_wsc2stat_status_valid,
    s2mm_dbg_sel,
    m_axis_s2mm_sts_tready,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out);
  output [7:0]m_axis_s2mm_sts_tdata;
  output sig_init_done;
  output p_5_out;
  output [1:0]s2mm_dbg_data;
  output m_axis_s2mm_sts_tvalid;
  output sig_dqual_reg_empty_reg;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input [7:0]sig_wsc2stat_status;
  input sig_fifo_ainit_0;
  input sig_mmap_reset_reg_reg;
  input sig_stream_rst;
  input sig_wsc2stat_status_valid;
  input [0:0]s2mm_dbg_sel;
  input m_axis_s2mm_sts_tready;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire p_5_out;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire scndry_out;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__7_n_0;
  wire sig_init_done;
  wire sig_mmap_reset_reg_reg;
  wire sig_stream_rst;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;

  system_axi_datamover_0_0_axi_datamover_afifo_autord__parameterized0 \USE_ASYNC_FIFO.I_ASYNC_FIFO 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .p_5_out(p_5_out),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .scndry_out(scndry_out),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__7
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__7_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_datamover_0_0_axi_datamover_fifo__parameterized0_72
   (m_axis_mm2s_sts_tdata,
    \gv.ram_valid_d1_reg ,
    \gv.ram_valid_d1_reg_0 ,
    sig_init_done,
    mm2s_dbg_data,
    \sig_next_tag_reg_reg[3] ,
    m_axis_mm2s_sts_tvalid,
    sig_rd_sts_okay_reg_reg,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    sig_init_reg2_reg,
    SR,
    mm2s_dbg_sel,
    sig_rsc2stat_status_valid,
    m_axis_mm2s_sts_tready,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 );
  output [7:0]m_axis_mm2s_sts_tdata;
  output \gv.ram_valid_d1_reg ;
  output \gv.ram_valid_d1_reg_0 ;
  output sig_init_done;
  output [0:0]mm2s_dbg_data;
  output \sig_next_tag_reg_reg[3] ;
  output m_axis_mm2s_sts_tvalid;
  output [0:0]sig_rd_sts_okay_reg_reg;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input sig_init_reg2_reg;
  input [0:0]SR;
  input [0:0]mm2s_dbg_sel;
  input sig_rsc2stat_status_valid;
  input m_axis_mm2s_sts_tready;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire [0:0]SR;
  wire \gv.ram_valid_d1_reg ;
  wire \gv.ram_valid_d1_reg_0 ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_init_done;
  wire sig_init_reg2_reg;
  wire \sig_next_tag_reg_reg[3] ;
  wire [0:0]sig_rd_sts_okay_reg_reg;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

  system_axi_datamover_0_0_axi_datamover_afifo_autord__parameterized0_124 \USE_ASYNC_FIFO.I_ASYNC_FIFO 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .\gv.ram_valid_d1_reg_0 (\gv.ram_valid_d1_reg_0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3] ),
        .sig_rd_sts_okay_reg_reg(sig_rd_sts_okay_reg_reg),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg2_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_datamover_0_0_axi_datamover_fifo__parameterized1
   (sig_init_reg2,
    sig_init_done,
    E,
    sel,
    sig_addr_valid_reg_reg,
    out,
    SR,
    sig_reset_reg,
    m_axi_mm2s_aclk,
    sig_init_reg2_reg_0,
    sig_mstr2addr_cmd_valid,
    sig_addr_reg_empty,
    mm2s_allow_addr_req,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    in);
  output sig_init_reg2;
  output sig_init_done;
  output [0:0]E;
  output sel;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  input [0:0]SR;
  input sig_reset_reg;
  input m_axi_mm2s_aclk;
  input sig_init_reg2_reg_0;
  input sig_mstr2addr_cmd_valid;
  input sig_addr_reg_empty;
  input mm2s_allow_addr_req;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input [37:0]in;

  wire [0:0]E;
  wire [0:0]SR;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_allow_addr_req;
  wire [38:0]out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__1_n_0;
  wire sig_init_done;
  wire sig_init_reg2;
  wire sig_init_reg2_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_reset_reg;
  wire sig_sf_allow_addr_req;

  system_axi_datamover_0_0_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_allow_addr_req(mm2s_allow_addr_req),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(E),
        .sig_calc_error_reg_reg_0(sel),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg2_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_reset_reg),
        .Q(sig_init_reg2),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_datamover_0_0_axi_datamover_fifo__parameterized2
   (sig_init_done,
    E,
    sel,
    D,
    out,
    \sig_dbeat_cntr_reg[0] ,
    \sig_next_tag_reg_reg[3] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    SR,
    m_axi_mm2s_aclk,
    sig_init_reg2_reg,
    Q,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[5] ,
    sig_last_dbeat_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    sig_rsc2stat_status_valid,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr,
    ram_full_i_reg,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    \sig_dbeat_cntr_reg[3] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    sig_first_dbeat_reg_0,
    \sig_dbeat_cntr_reg[0]_0 ,
    in);
  output sig_init_done;
  output [0:0]E;
  output sel;
  output [7:0]D;
  output [15:0]out;
  output [0:0]\sig_dbeat_cntr_reg[0] ;
  output \sig_next_tag_reg_reg[3] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_init_reg2_reg;
  input [7:0]Q;
  input sig_mstr2data_cmd_valid;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_last_dbeat_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input sig_rsc2stat_status_valid;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;
  input ram_full_i_reg;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input \sig_dbeat_cntr_reg[3] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input sig_first_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[0]_0 ;
  input [19:0]in;

  wire [7:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire [19:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rvalid;
  wire [15:0]out;
  wire ram_full_i_reg;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_data2rsc_valid;
  wire [0:0]\sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[0]_0 ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__2_n_0;
  wire sig_init_done;
  wire sig_init_reg2_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire \sig_next_tag_reg_reg[3] ;
  wire sig_rsc2stat_status_valid;

  system_axi_datamover_0_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .Q(Q),
        .SR(SR),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[0]_0 (\sig_dbeat_cntr_reg[0]_0 ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sel),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .\sig_next_tag_reg_reg[3] (E),
        .\sig_next_tag_reg_reg[3]_0 (\sig_next_tag_reg_reg[3] ),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__2
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__2_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg2_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_datamover_0_0_axi_datamover_fifo__parameterized3
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_init_done,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    FIFO_Full_reg,
    Q,
    SR,
    m_axi_mm2s_aclk,
    sig_init_reg2_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    sig_mstr2sf_cmd_valid,
    lsig_ld_cmd,
    lsig_cmd_loaded,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ,
    DOBDO);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_init_done;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output FIFO_Full_reg;
  output [0:0]Q;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_init_reg2_reg;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input sig_mstr2sf_cmd_valid;
  input lsig_ld_cmd;
  input lsig_cmd_loaded;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  input [0:0]DOBDO;

  wire [0:0]DOBDO;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire sig_inhibit_rdy_n_i_1__3_n_0;
  wire sig_init_done;
  wire sig_init_reg2_reg;
  wire sig_mstr2sf_cmd_valid;

  system_axi_datamover_0_0_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.DOBDO(DOBDO),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 (\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .Q(Q),
        .SR(SR),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__3
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__3_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg2_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_datamover_0_0_axi_datamover_fifo__parameterized4
   (sig_init_done,
    Q,
    E,
    m_axi_s2mm_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_mmap_reset_reg_reg,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \sig_addr_posted_cntr_reg[3] ,
    sig_posted_to_axi_reg,
    sig_halt_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ,
    sig_data2wsc_calc_err_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    m_axi_s2mm_bresp);
  output sig_init_done;
  output [0:0]Q;
  output [0:0]E;
  output m_axi_s2mm_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input [3:0]\sig_addr_posted_cntr_reg[3] ;
  input sig_posted_to_axi_reg;
  input sig_halt_reg;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  input [0:0]sig_data2wsc_calc_err_reg;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire [3:0]\sig_addr_posted_cntr_reg[3] ;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__5_n_0;
  wire sig_init_done;
  wire sig_mmap_reset_reg_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  system_axi_datamover_0_0_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[3] (\sig_addr_posted_cntr_reg[3] ),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__5
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__5_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_datamover_0_0_axi_datamover_fifo__parameterized5
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_init_done_0,
    sig_inhibit_rdy_n,
    E,
    D,
    sig_push_coelsc_reg,
    out,
    p_4_out,
    p_0_in,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_mmap_reset_reg_reg,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    Q,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_init_done_0;
  output sig_inhibit_rdy_n;
  output [0:0]E;
  output [2:0]D;
  output sig_push_coelsc_reg;
  output [5:0]out;
  output p_4_out;
  output p_0_in;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [3:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  input [0:6]in;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:6]in;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__8_n_0;
  wire sig_init_done_0;
  wire sig_mmap_reset_reg_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  system_axi_datamover_0_0_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__8
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__8_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_datamover_0_0_axi_datamover_fifo__parameterized6
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_init_reg2,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    Q,
    sel,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_mmap_reset_reg,
    sig_sm_ld_dre_cmd,
    p_9_out,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_init_reg2;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output [0:0]Q;
  output sel;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  output [18:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_mmap_reset_reg;
  input sig_sm_ld_dre_cmd;
  input p_9_out;
  input [18:0]in;

  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]Q;
  wire [18:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_9_out;
  wire sel;
  wire sig_inhibit_rdy_n_i_1__10_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__11_n_0;
  wire sig_init_reg2;
  wire sig_mmap_reset_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_stream_rst;

  system_axi_datamover_0_0_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_9_out(p_9_out),
        .sig_curr_eof_reg_reg(sel),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__10
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__10_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0008)) 
    sig_init_done_i_1__11
       (.I0(sig_mmap_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done),
        .I3(sig_stream_rst),
        .O(sig_init_done_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__11_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_datamover_0_0_axi_datamover_fifo__parameterized7
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_inhibit_rdy_n,
    Q,
    sig_eop_sent_reg_reg,
    out,
    sig_strm_tready,
    E,
    sig_uncom_wrcnt11_out,
    DIBDI,
    ld_btt_cntr_reg1_reg,
    sig_cmd_full_reg,
    sig_cmd_empty_reg,
    \sig_data_reg_out_reg[0] ,
    S,
    \sig_uncom_wrcnt_reg[7] ,
    \sig_uncom_wrcnt_reg[7]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    sig_eop_sent_reg0,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_eop_sent_reg_reg_0,
    ram_full_i_reg,
    slice_insert_valid,
    ram_full_i_reg_0,
    sig_eop_halt_xfer,
    sig_err_underflow_reg,
    sig_m_valid_out_reg,
    sig_posted_to_axi_2_reg,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd_reg,
    sig_valid_fifo_ld9_out,
    CO,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    p_7_out,
    sig_m_valid_dup_reg,
    \sig_s2mm_wr_len_reg[0] ,
    \sig_uncom_wrcnt_reg[7]_1 ,
    ram_full_fb_i_reg,
    \storage_data_reg[8] );
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_inhibit_rdy_n;
  output [0:0]Q;
  output sig_eop_sent_reg_reg;
  output [3:0]out;
  output sig_strm_tready;
  output [0:0]E;
  output sig_uncom_wrcnt11_out;
  output [0:0]DIBDI;
  output ld_btt_cntr_reg1_reg;
  output sig_cmd_full_reg;
  output sig_cmd_empty_reg;
  output \sig_data_reg_out_reg[0] ;
  output [0:0]S;
  output \sig_uncom_wrcnt_reg[7] ;
  output [2:0]\sig_uncom_wrcnt_reg[7]_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input sig_eop_sent_reg0;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_eop_sent_reg_reg_0;
  input ram_full_i_reg;
  input slice_insert_valid;
  input ram_full_i_reg_0;
  input sig_eop_halt_xfer;
  input sig_err_underflow_reg;
  input sig_m_valid_out_reg;
  input sig_posted_to_axi_2_reg;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd_reg;
  input sig_valid_fifo_ld9_out;
  input [0:0]CO;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input p_7_out;
  input sig_m_valid_dup_reg;
  input [0:0]\sig_s2mm_wr_len_reg[0] ;
  input [2:0]\sig_uncom_wrcnt_reg[7]_1 ;
  input ram_full_fb_i_reg;
  input [4:0]\storage_data_reg[8] ;

  wire [0:0]CO;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]S;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire m_axi_s2mm_aclk;
  wire [3:0]out;
  wire p_7_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full;
  wire sig_cmd_full_reg;
  wire \sig_data_reg_out_reg[0] ;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg0;
  wire sig_eop_sent_reg_reg;
  wire sig_eop_sent_reg_reg_0;
  wire sig_err_underflow_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__11_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__10_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_m_valid_dup_reg;
  wire sig_m_valid_out_reg;
  wire sig_posted_to_axi_2_reg;
  wire [0:0]\sig_s2mm_wr_len_reg[0] ;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_stream_rst;
  wire sig_strm_tready;
  wire sig_uncom_wrcnt11_out;
  wire \sig_uncom_wrcnt_reg[7] ;
  wire [2:0]\sig_uncom_wrcnt_reg[7]_0 ;
  wire [2:0]\sig_uncom_wrcnt_reg[7]_1 ;
  wire sig_valid_fifo_ld9_out;
  wire slice_insert_valid;
  wire [4:0]\storage_data_reg[8] ;

  system_axi_datamover_0_0_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.CO(CO),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .DIBDI(DIBDI),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .S(S),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(ld_btt_cntr_reg1_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_full_reg(sig_cmd_full_reg),
        .\sig_data_reg_out_reg[0] (\sig_data_reg_out_reg[0] ),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_err_underflow_reg(sig_err_underflow_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n),
        .sig_m_valid_dup_reg(sig_m_valid_dup_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .\sig_s2mm_wr_len_reg[0] (\sig_s2mm_wr_len_reg[0] ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_reg(sig_sm_ld_dre_cmd_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tready(sig_strm_tready),
        .sig_uncom_wrcnt11_out(sig_uncom_wrcnt11_out),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7] ),
        .\sig_uncom_wrcnt_reg[7]_0 (\sig_uncom_wrcnt_reg[7]_0 ),
        .\sig_uncom_wrcnt_reg[7]_1 (\sig_uncom_wrcnt_reg[7]_1 ),
        .sig_valid_fifo_ld9_out(sig_valid_fifo_ld9_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8] (\storage_data_reg[8] ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__11
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__11_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_eop_sent_reg0));
  LUT5 #(
    .INIT(32'h00000008)) 
    sig_init_done_i_1__10
       (.I0(sig_init_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done),
        .I3(sig_stream_rst),
        .I4(sig_eop_sent_reg_reg_0),
        .O(sig_init_done_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__10_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_eop_sent_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent_reg_reg_0),
        .Q(sig_init_reg),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_datamover_0_0_axi_datamover_fifo__parameterized8
   (sig_init_done,
    sig_calc_error_reg_reg,
    sel,
    p_0_in,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_mmap_reset_reg_reg,
    p_22_out,
    sig_ok_to_post_wr_addr,
    s2mm_allow_addr_req,
    sig_addr_reg_empty,
    sig_data2all_tlast_error,
    sig_halt_reg,
    in);
  output sig_init_done;
  output sig_calc_error_reg_reg;
  output sel;
  output p_0_in;
  output [38:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_mmap_reset_reg_reg;
  input p_22_out;
  input sig_ok_to_post_wr_addr;
  input s2mm_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_data2all_tlast_error;
  input sig_halt_reg;
  input [37:0]in;

  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [38:0]out;
  wire p_0_in;
  wire p_22_out;
  wire s2mm_allow_addr_req;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_data2all_tlast_error;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__9_n_0;
  wire sig_init_done;
  wire sig_mmap_reset_reg_reg;
  wire sig_ok_to_post_wr_addr;
  wire sig_stream_rst;

  system_axi_datamover_0_0_srl_fifo_f__parameterized7 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_22_out(p_22_out),
        .s2mm_allow_addr_req(s2mm_allow_addr_req),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(sel),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__9
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__9_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_datamover_0_0_axi_datamover_fifo__parameterized9
   (sig_init_done,
    SR,
    sig_push_dqual_reg,
    sig_good_mmap_dbeat12_out__0,
    sel,
    D,
    out,
    sig_addr_chan_rdy__2,
    s2mm_dbg_data,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    sig_ld_new_cmd_reg_reg,
    E,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_mmap_reset_reg_reg,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    \sig_dbeat_cntr_reg[2] ,
    p_11_out,
    Q,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_dqual_reg_empty,
    sig_wdc_status_going_full,
    sig_inhibit_rdy_n_reg_0,
    sig_wsc2stat_status_valid,
    sig_data2rst_stop_cmplt,
    sig_s_ready_out_reg,
    sig_last_mmap_dbeat_reg,
    hold_ff_q,
    \gpregsm1.user_valid_reg ,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_halt_reg,
    sig_addr_posted_cntr,
    sig_posted_to_axi_reg,
    s2mm_dbg_sel,
    sig_first_dbeat1__0,
    sig_last_dbeat__1,
    sig_first_dbeat_reg_0,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_dbeat_cntr_eq_0__2,
    sig_calc_error_reg_reg);
  output sig_init_done;
  output [0:0]SR;
  output sig_push_dqual_reg;
  output sig_good_mmap_dbeat12_out__0;
  output sel;
  output [7:0]D;
  output [14:0]out;
  output sig_addr_chan_rdy__2;
  output [0:0]s2mm_dbg_data;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output sig_ld_new_cmd_reg_reg;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input \sig_dbeat_cntr_reg[2] ;
  input p_11_out;
  input [7:0]Q;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input sig_wdc_status_going_full;
  input sig_inhibit_rdy_n_reg_0;
  input sig_wsc2stat_status_valid;
  input sig_data2rst_stop_cmplt;
  input sig_s_ready_out_reg;
  input sig_last_mmap_dbeat_reg;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_halt_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_posted_to_axi_reg;
  input [0:0]s2mm_dbg_sel;
  input sig_first_dbeat1__0;
  input sig_last_dbeat__1;
  input sig_first_dbeat_reg_0;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_dbeat_cntr_eq_0__2;
  input [18:0]sig_calc_error_reg_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire [14:0]out;
  wire p_11_out;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sel;
  wire sig_addr_chan_rdy__2;
  wire [2:0]sig_addr_posted_cntr;
  wire [18:0]sig_calc_error_reg_reg;
  wire sig_data2rst_stop_cmplt;
  wire sig_dbeat_cntr_eq_0__2;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_good_mmap_dbeat12_out__0;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__6_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mmap_reset_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_dqual_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  system_axi_datamover_0_0_srl_fifo_f__parameterized8 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .Q(Q),
        .SR(SR),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_addr_chan_rdy__2(sig_addr_chan_rdy__2),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_dbeat_cntr_eq_0__2(sig_dbeat_cntr_eq_0__2),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[7] (sig_good_mmap_dbeat12_out__0),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_push_dqual_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg_0),
        .sig_last_dbeat__1(sig_last_dbeat__1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s2mm_ld_nxt_len_reg(sel),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__6
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__6_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_full_wrap" *) 
module system_axi_datamover_0_0_axi_datamover_mm2s_full_wrap
   (m_axis_mm2s_sts_tdata,
    out,
    m_axis_mm2s_tvalid,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    \sig_addr_posted_cntr_reg[0] ,
    m_axis_mm2s_tlast,
    mm2s_halt_cmplt,
    mm2s_err,
    s_axis_mm2s_cmd_tready,
    mm2s_dbg_data,
    m_axis_mm2s_sts_tvalid,
    m_axi_mm2s_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    m_axi_mm2s_rdata,
    m_axi_mm2s_aresetn,
    m_axis_mm2s_cmdsts_aresetn,
    s_axis_mm2s_cmd_tvalid,
    mm2s_dbg_sel,
    m_axis_mm2s_tready,
    m_axi_mm2s_arready,
    m_axis_mm2s_sts_tready,
    mm2s_allow_addr_req,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    mm2s_halt);
  output [7:0]m_axis_mm2s_sts_tdata;
  output out;
  output m_axis_mm2s_tvalid;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output \sig_addr_posted_cntr_reg[0] ;
  output m_axis_mm2s_tlast;
  output mm2s_halt_cmplt;
  output mm2s_err;
  output s_axis_mm2s_cmd_tready;
  output [18:0]mm2s_dbg_data;
  output m_axis_mm2s_sts_tvalid;
  output m_axi_mm2s_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input [31:0]m_axi_mm2s_rdata;
  input m_axi_mm2s_aresetn;
  input m_axis_mm2s_cmdsts_aresetn;
  input s_axis_mm2s_cmd_tvalid;
  input [0:0]mm2s_dbg_sel;
  input m_axis_mm2s_tready;
  input m_axi_mm2s_arready;
  input m_axis_mm2s_sts_tready;
  input mm2s_allow_addr_req;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input mm2s_halt;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_37 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_38 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_40 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_44 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_45 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_47 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_49 ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire I_ADDR_CNTL_n_11;
  wire \I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i ;
  wire \I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_2_out ;
  wire \I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ;
  wire \I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ;
  wire \I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/sig_afifo_empty ;
  wire \I_CMD_FIFO/sig_fifo_ainit ;
  wire I_CMD_STATUS_n_64;
  wire I_CMD_STATUS_n_65;
  wire I_CMD_STATUS_n_72;
  wire I_CMD_STATUS_n_73;
  wire I_CMD_STATUS_n_75;
  wire I_CMD_STATUS_n_76;
  wire \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en ;
  wire \I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out ;
  wire I_MSTR_PCC_n_39;
  wire I_MSTR_PCC_n_61;
  wire I_RD_DATA_CNTL_n_11;
  wire I_RD_DATA_CNTL_n_23;
  wire I_RD_DATA_CNTL_n_34;
  wire I_RD_DATA_CNTL_n_35;
  wire I_RD_DATA_CNTL_n_9;
  wire I_RESET_n_11;
  wire I_RESET_n_12;
  wire I_RESET_n_13;
  wire I_RESET_n_14;
  wire I_RESET_n_15;
  wire I_RESET_n_16;
  wire I_RESET_n_17;
  wire I_RESET_n_18;
  wire I_RESET_n_19;
  wire I_RESET_n_20;
  wire I_RESET_n_21;
  wire I_RESET_n_22;
  wire I_RESET_n_23;
  wire I_RESET_n_8;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ;
  wire \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire m_axi_mm2s_aresetn;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_cmdsts_aclk;
  wire m_axis_mm2s_cmdsts_aresetn;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_allow_addr_req;
  wire [18:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire mm2s_err;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire [3:0]p_1_out;
  wire [31:0]p_2_out;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire sig_addr_reg_full;
  wire [5:2]sig_byte_change_minus1_im2;
  wire [67:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user;
  wire [3:0]sig_coelsc_tag_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_decerr;
  wire sig_data2sf_cmd_cmplt;
  wire [36:36]sig_data_fifo_data_out;
  wire [7:7]sig_data_fifo_wr_cnt;
  wire sig_data_reg_out0;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire [3:0]sig_input_tag_reg;
  wire sig_ld_new_cmd_reg;
  wire [31:3]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire [3:0]sig_mstr2data_last_strb;
  wire sig_mstr2data_sequential;
  wire [3:0]sig_mstr2data_strt_strb;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_strt_offset;
  wire sig_mvalid_stop;
  wire sig_next_addr_reg0;
  wire sig_ok_to_post_rd_addr0;
  wire sig_prim2sec_rst_reg2_n;
  wire sig_push_addr_reg1_out;
  wire sig_push_dqual_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rdc2sf_wlast;
  wire [3:0]sig_rdc2sf_wstrb;
  wire sig_reset_reg;
  wire sig_rsc2data_ready;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_sf_allow_addr_req;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire [3:3]sig_sstrb_stop_mask;
  wire sig_stream_rst;
  wire [1:0]sig_xfer_addr_reg;

  system_axi_datamover_0_0_axi_datamover_skid_buf_64 \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF 
       (.D(p_2_out[19:0]),
        .DOBDO({sig_data_fifo_data_out,p_1_out,p_2_out[31:20]}),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (I_RESET_n_8),
        .SR(sig_stream_rst),
        .hold_ff_q_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_47 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .out(sig_skid2dre_wready),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly2_reg(I_RD_DATA_CNTL_n_35),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_mvalid_stop_reg_reg_0(sig_data_reg_out0),
        .sig_reset_reg(sig_reset_reg),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask));
  system_axi_datamover_0_0_axi_datamover_rd_sf \GEN_INCLUDE_MM2S_SF.I_RD_SF 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (sig_data_fifo_wr_cnt),
        .DIBDI({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .DOBDO({sig_data_fifo_data_out,p_1_out}),
        .E(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out ),
        .FIFO_Full_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_45 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (I_RESET_n_19),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (I_RESET_n_17),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (I_RESET_n_11),
        .\INFERRED_GEN.cnt_i_reg[0] (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_40 ),
        .SR(sig_stream_rst),
        .\gc1.count_reg[6] (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_44 ),
        .\gc1.count_reg[6]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_49 ),
        .\gpregsm1.curr_fwft_state_reg[1] (I_RESET_n_22),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_37 ),
        .p_2_out(p_2_out),
        .ram_full_i_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_38 ),
        .ram_full_i_reg_0(I_RD_DATA_CNTL_n_23),
        .ram_full_i_reg_1(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en ),
        .sig_inhibit_rdy_n(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_reg2_reg(I_RESET_n_16),
        .sig_last_mmap_dbeat_reg_reg(\sig_addr_posted_cntr_reg[0] ),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_ok_to_post_rd_addr0(sig_ok_to_post_rd_addr0),
        .sig_posted_to_axi_2_reg(out),
        .sig_s_ready_out_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_47 ),
        .sig_s_ready_out_reg_0(sig_skid2dre_wready),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask));
  system_axi_datamover_0_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (I_RESET_n_21),
        .SR(sig_stream_rst),
        .in({mm2s_err,sig_mstr2addr_burst,sig_byte_change_minus1_im2,sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_xfer_addr_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .mm2s_allow_addr_req(mm2s_allow_addr_req),
        .out(out),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .\sig_addr_posted_cntr_reg[2] (sig_addr2data_addr_posted),
        .sig_addr_reg_full(sig_addr_reg_full),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_cmplt_reg(I_ADDR_CNTL_n_11),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_reg2(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_init_reg2_reg(I_RESET_n_13),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_next_addr_reg0(sig_next_addr_reg0),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_reset_reg(sig_reset_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  system_axi_datamover_0_0_axi_datamover_cmd_status_65 I_CMD_STATUS
       (.E(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (I_RESET_n_23),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (I_RESET_n_11),
        .\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .SR(sig_stream_rst),
        .\gc1.count_reg[3] (\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_2_out ),
        .\gc1.count_reg[3]_0 (I_CMD_STATUS_n_72),
        .\gv.ram_valid_d1_reg (I_CMD_STATUS_n_65),
        .hold_ff_q(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ),
        .hold_ff_q_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ),
        .hold_ff_q_reg(I_MSTR_PCC_n_39),
        .in(mm2s_err),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .mm2s_dbg_data({mm2s_dbg_data[17],mm2s_dbg_data[2]}),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .out(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/sig_afifo_empty ),
        .ram_valid_i(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i ),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .scndry_out(sig_prim2sec_rst_reg2_n),
        .\sig_addr_cntr_lsh_im0_reg[0] (I_CMD_STATUS_n_64),
        .sig_calc_error_pushed_reg(I_MSTR_PCC_n_61),
        .sig_calc_error_reg_reg(I_CMD_STATUS_n_75),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_fifo_ainit(\I_CMD_FIFO/sig_fifo_ainit ),
        .sig_init_done(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_reg2_reg(I_RESET_n_12),
        .\sig_input_tag_reg_reg[3] ({sig_cmd2mstr_command[67:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .\sig_next_tag_reg_reg[3] (I_CMD_STATUS_n_73),
        .sig_rd_sts_okay_reg_reg(I_CMD_STATUS_n_76),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  system_axi_datamover_0_0_axi_datamover_pcc I_MSTR_PCC
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ({sig_cmd2mstr_command[67:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .E(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out ),
        .FIFO_Full_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_45 ),
        .FIFO_Full_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_40 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (I_RESET_n_11),
        .SR(sig_stream_rst),
        .\gv.ram_valid_d1_reg (I_CMD_STATUS_n_64),
        .\gv.ram_valid_d1_reg_0 (I_CMD_STATUS_n_72),
        .hold_ff_q(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ),
        .hold_ff_q_reg(I_MSTR_PCC_n_61),
        .in({mm2s_err,sig_mstr2addr_burst,sig_byte_change_minus1_im2,sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_xfer_addr_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dbg_data(mm2s_dbg_data[3]),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .out(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/sig_afifo_empty ),
        .ram_empty_fb_i_reg(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_2_out ),
        .ram_valid_i(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i ),
        .sig_calc_error_reg_reg_0(I_CMD_STATUS_n_75),
        .sig_inhibit_rdy_n(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_input_burst_type_reg_reg_0(I_MSTR_PCC_n_39),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_next_cmd_cmplt_reg_reg({sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_input_tag_reg}),
        .sig_reset_reg(sig_reset_reg),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  system_axi_datamover_0_0_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.DIBDI({sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .E(\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (I_RESET_n_20),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (I_RESET_n_15),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (I_RESET_n_11),
        .Q(sig_coelsc_tag_reg),
        .SR(sig_stream_rst),
        .\count_reg[0] (\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (I_CMD_STATUS_n_73),
        .in({mm2s_err,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_byte_change_minus1_im2,sig_input_tag_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_dbg_data(mm2s_dbg_data[8:5]),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .ram_empty_fb_i_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_44 ),
        .ram_full_fb_i_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_38 ),
        .ram_full_i_reg(I_RD_DATA_CNTL_n_23),
        .ram_full_i_reg_0(sig_data_fifo_wr_cnt),
        .\sig_addr_posted_cntr_reg[0]_0 (\sig_addr_posted_cntr_reg[0] ),
        .sig_calc_error_reg_reg(I_ADDR_CNTL_n_11),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_halt_cmplt_reg(I_RD_DATA_CNTL_n_34),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_reg2_reg(I_RESET_n_14),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .\sig_next_tag_reg_reg[3]_0 (I_RD_DATA_CNTL_n_9),
        .sig_posted_to_axi_reg(sig_addr2data_addr_posted),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_reg_empty_reg(I_RD_DATA_CNTL_n_11),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status[6:4]),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_s_h_halt_reg_reg(I_RESET_n_18),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_sstrb_stop_mask_reg[3] (I_RD_DATA_CNTL_n_35),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ));
  system_axi_datamover_0_0_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.D(sig_coelsc_tag_reg),
        .SR(I_CMD_STATUS_n_76),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dbg_data({mm2s_dbg_data[18],mm2s_dbg_data[16:9],mm2s_dbg_data[4]}),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .sig_coelsc_reg_full_reg(I_RD_DATA_CNTL_n_11),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  system_axi_datamover_0_0_axi_datamover_reset_66 I_RESET
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (I_RESET_n_19),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (I_RESET_n_22),
        .SR(sig_stream_rst),
        .\gpregsm1.curr_fwft_state_reg[1] (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_37 ),
        .\gv.ram_valid_d1_reg (I_CMD_STATUS_n_65),
        .hold_ff_q(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ),
        .hold_ff_q_reg(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .hold_ff_q_reg_0(I_RESET_n_23),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_aresetn(m_axi_mm2s_aresetn),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_cmdsts_aresetn(m_axis_mm2s_cmdsts_aresetn),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_dbg_data(mm2s_dbg_data[1:0]),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .ram_empty_fb_i_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_44 ),
        .ram_full_i_reg(I_RD_DATA_CNTL_n_9),
        .scndry_out(sig_prim2sec_rst_reg2_n),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_full(sig_addr_reg_full),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .\sig_data_reg_out_reg[31] (sig_data_reg_out0),
        .sig_fifo_ainit(\I_CMD_FIFO/sig_fifo_ainit ),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg(I_RESET_n_18),
        .sig_init_done(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_2(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_12),
        .sig_init_done_reg_0(I_RESET_n_13),
        .sig_init_done_reg_1(I_RESET_n_14),
        .sig_init_done_reg_2(I_RESET_n_16),
        .sig_init_reg2(\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_last_dbeat_reg(I_RESET_n_11),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(I_RESET_n_15),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_next_addr_reg0(sig_next_addr_reg0),
        .sig_next_calc_error_reg_reg(I_RD_DATA_CNTL_n_34),
        .sig_next_eof_reg_reg(I_RESET_n_20),
        .sig_ok_to_post_rd_addr0(sig_ok_to_post_rd_addr0),
        .sig_ok_to_post_rd_addr_reg(I_RESET_n_17),
        .sig_posted_to_axi_reg(I_RESET_n_21),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_out_reg(I_RESET_n_8),
        .sig_s_ready_out_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_49 ),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mssai_skid_buf" *) 
module system_axi_datamover_0_0_axi_datamover_mssai_skid_buf
   (out,
    sig_last_reg_out_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    DI,
    DIBDI,
    \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_last_reg_out_reg_1,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    skid2dre_wlast,
    sig_mmap_reset_reg,
    sig_m_valid_out_reg_0,
    sig_strm_tready,
    sig_posted_to_axi_2_reg,
    sig_err_underflow_reg,
    Q,
    sig_eop_halt_xfer,
    ram_full_i_reg,
    \storage_data_reg[7] ,
    ram_full_i_reg_0,
    sig_tlast_error_reg,
    sig_m_valid_dup_reg_0,
    D,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[1] ,
    \sig_strb_reg_out_reg[2] );
  output out;
  output sig_last_reg_out_reg_0;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]DI;
  output [0:0]DIBDI;
  output \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]sig_last_reg_out_reg_1;
  output [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input skid2dre_wlast;
  input sig_mmap_reset_reg;
  input sig_m_valid_out_reg_0;
  input sig_strm_tready;
  input sig_posted_to_axi_2_reg;
  input sig_err_underflow_reg;
  input [0:0]Q;
  input sig_eop_halt_xfer;
  input ram_full_i_reg;
  input [3:0]\storage_data_reg[7] ;
  input ram_full_i_reg_0;
  input sig_tlast_error_reg;
  input sig_m_valid_dup_reg_0;
  input [31:0]D;
  input [3:0]\sig_strb_reg_out_reg[3] ;
  input \sig_strb_reg_out_reg[1] ;
  input \sig_strb_reg_out_reg[2] ;

  wire [31:0]D;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_7_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_8_n_0 ;
  wire [0:0]DI;
  wire [0:0]DIBDI;
  wire \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_eop_halt_xfer;
  wire sig_err_underflow_reg;
  wire sig_last_reg_out_i_1__2_n_0;
  wire [0:0]sig_last_reg_out_reg_1;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__1_n_0;
  wire sig_m_valid_dup_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  wire sig_mmap_reset_reg;
  wire [1:0]sig_mssa_index;
  wire \sig_mssa_index_reg_out[0]_i_1_n_0 ;
  wire \sig_mssa_index_reg_out[0]_i_3_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_1_n_0 ;
  wire \sig_mssa_index_reg_out[1]_i_3_n_0 ;
  wire sig_posted_to_axi_2_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup3;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup4;
  wire sig_s_ready_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire \sig_strb_reg_out_reg[1] ;
  wire \sig_strb_reg_out_reg[2] ;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire [3:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_strm_tlast;
  wire sig_strm_tready;
  wire sig_tlast_error_reg;
  wire skid2dre_wlast;
  wire [3:0]\storage_data_reg[7] ;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram  = sig_m_valid_out;
  assign out = sig_m_valid_dup;
  assign sig_last_reg_out_reg_0 = sig_s_ready_out;
  LUT6 #(
    .INIT(64'hFFFFFFFF0C040800)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4 
       (.I0(\storage_data_reg[7] [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_7_n_0 ),
        .I2(\storage_data_reg[7] [2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_8_n_0 ),
        .I4(sig_strm_tlast),
        .I5(sig_tlast_error_reg),
        .O(DIBDI));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_7 
       (.I0(sig_m_valid_out),
        .I1(sig_err_underflow_reg),
        .I2(Q),
        .I3(sig_eop_halt_xfer),
        .I4(ram_full_i_reg),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h7DFFFF7D)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_8 
       (.I0(sig_strm_tlast),
        .I1(sig_mssa_index[1]),
        .I2(\storage_data_reg[7] [1]),
        .I3(sig_mssa_index[0]),
        .I4(\storage_data_reg[7] [0]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_i_1 
       (.I0(sig_strm_tlast),
        .I1(\storage_data_reg[7] [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_7_n_0 ),
        .I3(\storage_data_reg[7] [3]),
        .I4(sig_err_underflow_reg),
        .O(\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ));
  LUT5 #(
    .INIT(32'h00001110)) 
    \INFERRED_GEN.cnt_i[4]_i_4 
       (.I0(ram_full_i_reg),
        .I1(sig_eop_halt_xfer),
        .I2(sig_err_underflow_reg),
        .I3(sig_m_valid_out),
        .I4(Q),
        .O(\INFERRED_GEN.cnt_i_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAB)) 
    i__carry_i_1
       (.I0(sig_posted_to_axi_2_reg),
        .I1(sig_m_valid_out),
        .I2(sig_err_underflow_reg),
        .I3(Q),
        .I4(sig_eop_halt_xfer),
        .I5(ram_full_i_reg),
        .O(DI));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(sig_data_skid_reg[0]),
        .I1(D[0]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(sig_data_skid_reg[10]),
        .I1(D[10]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(sig_data_skid_reg[11]),
        .I1(D[11]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(sig_data_skid_reg[12]),
        .I1(D[12]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(sig_data_skid_reg[13]),
        .I1(D[13]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(sig_data_skid_reg[14]),
        .I1(D[14]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(sig_data_skid_reg[15]),
        .I1(D[15]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(sig_data_skid_reg[16]),
        .I1(D[16]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(sig_data_skid_reg[17]),
        .I1(D[17]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(sig_data_skid_reg[18]),
        .I1(D[18]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(sig_data_skid_reg[19]),
        .I1(D[19]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(sig_data_skid_reg[1]),
        .I1(D[1]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(sig_data_skid_reg[20]),
        .I1(D[20]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(sig_data_skid_reg[21]),
        .I1(D[21]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(sig_data_skid_reg[22]),
        .I1(D[22]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(sig_data_skid_reg[23]),
        .I1(D[23]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(sig_data_skid_reg[24]),
        .I1(D[24]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(sig_data_skid_reg[25]),
        .I1(D[25]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(sig_data_skid_reg[26]),
        .I1(D[26]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(sig_data_skid_reg[27]),
        .I1(D[27]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(sig_data_skid_reg[28]),
        .I1(D[28]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(sig_data_skid_reg[29]),
        .I1(D[29]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(sig_data_skid_reg[2]),
        .I1(D[2]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(sig_data_skid_reg[30]),
        .I1(D[30]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(sig_data_skid_reg[31]),
        .I1(D[31]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[31]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_2__1 
       (.I0(sig_s_ready_out),
        .I1(sig_m_valid_dup_reg_0),
        .O(sig_last_reg_out_reg_1));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(sig_data_skid_reg[3]),
        .I1(D[3]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(sig_data_skid_reg[4]),
        .I1(D[4]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(sig_data_skid_reg[5]),
        .I1(D[5]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(sig_data_skid_reg[6]),
        .I1(D[6]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(sig_data_skid_reg[7]),
        .I1(D[7]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(sig_data_skid_reg[8]),
        .I1(D[8]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(sig_data_skid_reg[9]),
        .I1(D[9]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[12]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[13]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[14]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[15]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[16]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[17]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[18]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[19]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[20]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[21]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[22]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[23]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[24]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[25]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[26]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[27]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[28]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[29]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[30]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[31]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(sig_data_skid_mux_out[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    sig_last_reg_out_i_1__2
       (.I0(skid2dre_wlast),
        .I1(sig_s_ready_dup4),
        .I2(sig_last_skid_reg),
        .I3(ram_full_i_reg_0),
        .I4(sig_strm_tlast),
        .O(sig_last_reg_out_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_reg_out_i_1__2_n_0),
        .Q(sig_strm_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(skid2dre_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h1111111100101010)) 
    sig_m_valid_dup_i_1__1
       (.I0(sig_stream_rst),
        .I1(sig_mmap_reset_reg),
        .I2(sig_m_valid_dup),
        .I3(sig_strm_tready),
        .I4(sig_s_ready_dup),
        .I5(sig_m_valid_out_reg_0),
        .O(sig_m_valid_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sig_mssa_index_reg_out[0]_i_1 
       (.I0(\sig_strb_reg_out_reg[2] ),
        .I1(sig_s_ready_dup3),
        .I2(\sig_mssa_index_reg_out[0]_i_3_n_0 ),
        .I3(ram_full_i_reg_0),
        .I4(sig_mssa_index[0]),
        .O(\sig_mssa_index_reg_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h84B4)) 
    \sig_mssa_index_reg_out[0]_i_3 
       (.I0(sig_strb_skid_reg[2]),
        .I1(sig_strb_skid_reg[1]),
        .I2(sig_strb_skid_reg[3]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_mssa_index_reg_out[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \sig_mssa_index_reg_out[1]_i_1 
       (.I0(\sig_strb_reg_out_reg[1] ),
        .I1(sig_s_ready_dup3),
        .I2(\sig_mssa_index_reg_out[1]_i_3_n_0 ),
        .I3(ram_full_i_reg_0),
        .I4(sig_mssa_index[1]),
        .O(\sig_mssa_index_reg_out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hA0F4)) 
    \sig_mssa_index_reg_out[1]_i_3 
       (.I0(sig_strb_skid_reg[1]),
        .I1(sig_strb_skid_reg[3]),
        .I2(sig_strb_skid_reg[2]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_mssa_index_reg_out[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_mssa_index_reg_out[0]_i_1_n_0 ),
        .Q(sig_mssa_index[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_mssa_index_reg_out[1]_i_1_n_0 ),
        .Q(sig_mssa_index[1]),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup3),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup4_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup4),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFFFFAEEE)) 
    sig_s_ready_dup_i_1__2
       (.I0(sig_mmap_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(sig_m_valid_out_reg_0),
        .I4(sig_strm_tready),
        .O(sig_s_ready_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[3] [0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[3] [1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[3] [2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[3] [3]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module system_axi_datamover_0_0_axi_datamover_pcc
   (sig_reset_reg,
    in,
    sig_input_burst_type_reg_reg_0,
    sig_mstr2sf_cmd_valid,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    ram_valid_i,
    E,
    sig_next_cmd_cmplt_reg_reg,
    mm2s_dbg_data,
    hold_ff_q_reg,
    SR,
    m_axi_mm2s_aclk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_calc_error_reg_reg_0,
    \gv.ram_valid_d1_reg ,
    hold_ff_q,
    out,
    \gv.ram_valid_d1_reg_0 ,
    ram_empty_fb_i_reg,
    FIFO_Full_reg,
    sig_wr_fifo,
    sig_wr_fifo_0,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n,
    mm2s_dbg_sel,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 );
  output sig_reset_reg;
  output [37:0]in;
  output sig_input_burst_type_reg_reg_0;
  output sig_mstr2sf_cmd_valid;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output ram_valid_i;
  output [0:0]E;
  output [14:0]sig_next_cmd_cmplt_reg_reg;
  output [0:0]mm2s_dbg_data;
  output hold_ff_q_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input [53:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input sig_calc_error_reg_reg_0;
  input \gv.ram_valid_d1_reg ;
  input hold_ff_q;
  input out;
  input \gv.ram_valid_d1_reg_0 ;
  input ram_empty_fb_i_reg;
  input FIFO_Full_reg;
  input sig_wr_fifo;
  input sig_wr_fifo_0;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n;
  input [0:0]mm2s_dbg_sel;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;

  wire [53:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]SR;
  wire \gv.ram_valid_d1_reg ;
  wire \gv.ram_valid_d1_reg_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [37:0]in;
  wire [3:3]lsig_end_vect;
  wire [0:0]lsig_start_vect;
  wire m_axi_mm2s_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire out;
  wire [15:0]p_1_in;
  wire p_1_in_0;
  wire ram_empty_fb_i_reg;
  wire ram_valid_i;
  wire [9:0]sel0;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ;
  wire [6:0]sig_addr_cntr_incr_ireg2;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire [5:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_3_n_0;
  wire [15:0]sig_btt_cntr_im00;
  wire sig_btt_cntr_im00_carry__0_i_1_n_0;
  wire sig_btt_cntr_im00_carry__0_i_2_n_0;
  wire sig_btt_cntr_im00_carry__0_i_3_n_0;
  wire sig_btt_cntr_im00_carry__0_i_4_n_0;
  wire sig_btt_cntr_im00_carry__0_n_0;
  wire sig_btt_cntr_im00_carry__0_n_1;
  wire sig_btt_cntr_im00_carry__0_n_2;
  wire sig_btt_cntr_im00_carry__0_n_3;
  wire sig_btt_cntr_im00_carry__1_i_1_n_0;
  wire sig_btt_cntr_im00_carry__1_i_2_n_0;
  wire sig_btt_cntr_im00_carry__1_i_3_n_0;
  wire sig_btt_cntr_im00_carry__1_i_4_n_0;
  wire sig_btt_cntr_im00_carry__1_n_0;
  wire sig_btt_cntr_im00_carry__1_n_1;
  wire sig_btt_cntr_im00_carry__1_n_2;
  wire sig_btt_cntr_im00_carry__1_n_3;
  wire sig_btt_cntr_im00_carry__2_i_1_n_0;
  wire sig_btt_cntr_im00_carry__2_i_2_n_0;
  wire sig_btt_cntr_im00_carry__2_i_3_n_0;
  wire sig_btt_cntr_im00_carry__2_i_4_n_0;
  wire sig_btt_cntr_im00_carry__2_n_1;
  wire sig_btt_cntr_im00_carry__2_n_2;
  wire sig_btt_cntr_im00_carry__2_n_3;
  wire sig_btt_cntr_im00_carry_i_1_n_0;
  wire sig_btt_cntr_im00_carry_i_2_n_0;
  wire sig_btt_cntr_im00_carry_i_3_n_0;
  wire sig_btt_cntr_im00_carry_i_4_n_0;
  wire sig_btt_cntr_im00_carry_n_0;
  wire sig_btt_cntr_im00_carry_n_1;
  wire sig_btt_cntr_im00_carry_n_2;
  wire sig_btt_cntr_im00_carry_n_3;
  wire \sig_btt_cntr_im0[0]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[10]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[12]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[13]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[14]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[1]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[2]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[4]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[5]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[6]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[8]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[9]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [5:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_input_burst_type_reg_reg_0;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire [1:1]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_eof;
  wire [14:0]sig_next_cmd_cmplt_reg_reg;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_pcc_sm_state;
  wire sig_pop_xfer_reg0_out;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_reset_reg;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_ld_calc3_reg_i_1_n_0;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [1:0]sig_strbgen_addr_ireg2;
  wire [2:2]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire [3:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_im2;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [3:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[2]_i_1_n_0 ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_sig_btt_cntr_im00_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hDDF300FFDDF333FF)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_1 
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_pcc_sm_state[1]),
        .I2(\FSM_sequential_sig_pcc_sm_state[0]_i_2_n_0 ),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_pcc_sm_state[2]),
        .I5(sig_input_burst_type_reg_reg_0),
        .O(\FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_2 
       (.I0(sig_calc_error_pushed),
        .I1(sig_parent_done),
        .O(\FSM_sequential_sig_pcc_sm_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8A0A8A00AA000A0)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_1 
       (.I0(\FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I1(sig_pop_xfer_reg0_out),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_input_burst_type_reg_reg_0),
        .I5(sig_pcc_sm_state[2]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_2 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[0]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0C)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_3 
       (.I0(sig_mstr2sf_cmd_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_wr_fifo),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(sig_wr_fifo_0),
        .O(sig_pop_xfer_reg0_out));
  LUT4 #(
    .INIT(16'hECAA)) 
    \FSM_sequential_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[1]),
        .O(\FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[0]),
        .R(sig_reset_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[1]),
        .R(sig_reset_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[2]),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][10]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][11]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][12]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][13]_srl3_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[2][14]_srl3_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][14]_srl3_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[2][15]_srl3_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][15]_srl3_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[2][16]_srl3_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][16]_srl3_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[2][17]_srl3_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[7]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][17]_srl3_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[2][18]_srl3_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_next_cmd_cmplt_reg_reg[13]),
        .O(sig_next_cmd_cmplt_reg_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][18]_srl3_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[2][19]_srl3_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_next_cmd_cmplt_reg_reg[13]),
        .O(sig_next_cmd_cmplt_reg_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][19]_srl3_i_1__0 
       (.I0(p_1_in_0),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[2][20]_srl3_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_next_cmd_cmplt_reg_reg[13]),
        .O(sig_next_cmd_cmplt_reg_reg[10]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][20]_srl3_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[2][21]_srl3_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_next_cmd_cmplt_reg_reg[13]),
        .O(sig_next_cmd_cmplt_reg_reg[11]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][21]_srl3_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][22]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[2][23]_srl3_i_1 
       (.I0(sig_mstr2sf_eof),
        .I1(sig_next_cmd_cmplt_reg_reg[13]),
        .O(sig_next_cmd_cmplt_reg_reg[12]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][23]_srl3_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[2][24]_srl3_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_one_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_next_cmd_cmplt_reg_reg[13]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][24]_srl3_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[2][25]_srl3_i_1 
       (.I0(in[37]),
        .I1(sig_next_cmd_cmplt_reg_reg[13]),
        .O(sig_next_cmd_cmplt_reg_reg[14]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][25]_srl3_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][26]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][27]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][28]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][29]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][30]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][31]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][32]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][33]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][34]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][35]_srl3_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[2][36]_srl3_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[2][37]_srl3_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[2][38]_srl3_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[34]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[2][39]_srl3_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][4]_srl3_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][5]_srl3_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][6]_srl3_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][7]_srl3_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][8]_srl3_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[2][9]_srl3_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  system_axi_datamover_0_0_axi_datamover_strb_gen2_71 I_STRT_STRB_GEN
       (.D({lsig_end_vect,lsig_start_vect}),
        .Q(sig_strbgen_addr_ireg2),
        .\sig_strbgen_bytes_ireg2_reg[0] (\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .\sig_strbgen_bytes_ireg2_reg[1] (\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .\sig_strbgen_bytes_ireg2_reg[2] (\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h000000000004FF04)) 
    \gc1.count_d1[3]_i_1 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_pushed),
        .I3(\gv.ram_valid_d1_reg_0 ),
        .I4(out),
        .I5(ram_empty_fb_i_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000040404FF)) 
    \gv.ram_valid_d1_i_1 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_pushed),
        .I3(hold_ff_q),
        .I4(\gv.ram_valid_d1_reg ),
        .I5(out),
        .O(ram_valid_i));
  LUT5 #(
    .INIT(32'h0000AA8A)) 
    hold_ff_q_i_1__4
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I1(sig_calc_error_pushed),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(\gv.ram_valid_d1_reg_0 ),
        .O(hold_ff_q_reg));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \mm2s_dbg_data[5]_INST_0 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_pushed),
        .I3(mm2s_dbg_sel),
        .O(mm2s_dbg_data));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_input_burst_type_reg_reg_0),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in_0),
        .I3(sig_pop_xfer_reg0_out),
        .O(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [34]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [37]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [36]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [35]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [34]),
        .I2(sig_input_burst_type_reg_reg_0),
        .O(\sig_addr_cntr_im0_msh[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [49]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [48]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [47]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [46]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [41]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [40]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [39]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [38]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [45]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [44]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [43]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [42]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_reset_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_reset_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_reset_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_reset_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_first_xfer_im0),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [18]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [28]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [29]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [30]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [31]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [32]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFF04040400)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(in[37]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(\gv.ram_valid_d1_reg ),
        .I4(hold_ff_q),
        .I5(sig_pop_xfer_reg0_out),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [33]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [19]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [20]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [21]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [22]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [23]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [24]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [25]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [26]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [27]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in_0),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [18]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [28]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [29]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [30]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [31]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [32]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [33]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [34]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [35]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [36]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [37]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [19]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [38]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [39]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [40]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [41]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [42]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [43]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [44]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [45]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [46]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [47]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [20]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [48]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [49]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [21]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [22]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [23]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [24]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [25]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [26]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [27]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_adjusted_addr_incr_im1[0]));
  LUT6 #(
    .INIT(64'h9A959595656A6A6A)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h556A6AAA)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hAA808000)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[4]));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr_im1[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(sel0[0]),
        .I2(sel0[9]),
        .I3(sel0[8]),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(sel0[9]),
        .I2(sel0[8]),
        .I3(sel0[0]),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT4 #(
    .INIT(16'h0002)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_3_n_0),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_brst_cnt_eq_zero_ireg1_i_3
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .O(sig_brst_cnt_eq_zero_ireg1_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_reset_reg));
  CARRY4 sig_btt_cntr_im00_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_im00_carry_n_0,sig_btt_cntr_im00_carry_n_1,sig_btt_cntr_im00_carry_n_2,sig_btt_cntr_im00_carry_n_3}),
        .CYINIT(1'b1),
        .DI({\sig_btt_cntr_im0_reg_n_0_[3] ,\sig_btt_cntr_im0_reg_n_0_[2] ,\sig_btt_cntr_im0_reg_n_0_[1] ,\sig_btt_cntr_im0_reg_n_0_[0] }),
        .O(sig_btt_cntr_im00[3:0]),
        .S({sig_btt_cntr_im00_carry_i_1_n_0,sig_btt_cntr_im00_carry_i_2_n_0,sig_btt_cntr_im00_carry_i_3_n_0,sig_btt_cntr_im00_carry_i_4_n_0}));
  CARRY4 sig_btt_cntr_im00_carry__0
       (.CI(sig_btt_cntr_im00_carry_n_0),
        .CO({sig_btt_cntr_im00_carry__0_n_0,sig_btt_cntr_im00_carry__0_n_1,sig_btt_cntr_im00_carry__0_n_2,sig_btt_cntr_im00_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sel0[1:0],\sig_btt_cntr_im0_reg_n_0_[5] ,\sig_btt_cntr_im0_reg_n_0_[4] }),
        .O(sig_btt_cntr_im00[7:4]),
        .S({sig_btt_cntr_im00_carry__0_i_1_n_0,sig_btt_cntr_im00_carry__0_i_2_n_0,sig_btt_cntr_im00_carry__0_i_3_n_0,sig_btt_cntr_im00_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__0_i_1
       (.I0(sel0[1]),
        .O(sig_btt_cntr_im00_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_2
       (.I0(sel0[0]),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(sig_btt_cntr_im00_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(sig_btt_cntr_im00_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(sig_btt_cntr_im00_carry__0_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__1
       (.CI(sig_btt_cntr_im00_carry__0_n_0),
        .CO({sig_btt_cntr_im00_carry__1_n_0,sig_btt_cntr_im00_carry__1_n_1,sig_btt_cntr_im00_carry__1_n_2,sig_btt_cntr_im00_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[5:2]),
        .O(sig_btt_cntr_im00[11:8]),
        .S({sig_btt_cntr_im00_carry__1_i_1_n_0,sig_btt_cntr_im00_carry__1_i_2_n_0,sig_btt_cntr_im00_carry__1_i_3_n_0,sig_btt_cntr_im00_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_1
       (.I0(sel0[5]),
        .O(sig_btt_cntr_im00_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_2
       (.I0(sel0[4]),
        .O(sig_btt_cntr_im00_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_3
       (.I0(sel0[3]),
        .O(sig_btt_cntr_im00_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_4
       (.I0(sel0[2]),
        .O(sig_btt_cntr_im00_carry__1_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__2
       (.CI(sig_btt_cntr_im00_carry__1_n_0),
        .CO({NLW_sig_btt_cntr_im00_carry__2_CO_UNCONNECTED[3],sig_btt_cntr_im00_carry__2_n_1,sig_btt_cntr_im00_carry__2_n_2,sig_btt_cntr_im00_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sel0[8:6]}),
        .O(sig_btt_cntr_im00[15:12]),
        .S({sig_btt_cntr_im00_carry__2_i_1_n_0,sig_btt_cntr_im00_carry__2_i_2_n_0,sig_btt_cntr_im00_carry__2_i_3_n_0,sig_btt_cntr_im00_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_1
       (.I0(sel0[9]),
        .O(sig_btt_cntr_im00_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_2
       (.I0(sel0[8]),
        .O(sig_btt_cntr_im00_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_3
       (.I0(sel0[7]),
        .O(sig_btt_cntr_im00_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_4
       (.I0(sel0[6]),
        .O(sig_btt_cntr_im00_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(sig_btt_cntr_im00_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(sig_btt_cntr_im00_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(sig_btt_cntr_im00_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(sig_btt_cntr_im00_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_btt_cntr_im00[0]),
        .O(\sig_btt_cntr_im0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[10]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [10]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_btt_cntr_im00[10]),
        .O(\sig_btt_cntr_im0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[11]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [11]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_btt_cntr_im00[11]),
        .O(\sig_btt_cntr_im0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[12]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [12]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_btt_cntr_im00[12]),
        .O(\sig_btt_cntr_im0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[13]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [13]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_btt_cntr_im00[13]),
        .O(\sig_btt_cntr_im0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[14]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [14]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_btt_cntr_im00[14]),
        .O(\sig_btt_cntr_im0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[15]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [15]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_btt_cntr_im00[15]),
        .O(\sig_btt_cntr_im0[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_btt_cntr_im00[1]),
        .O(\sig_btt_cntr_im0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_btt_cntr_im00[2]),
        .O(\sig_btt_cntr_im0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[3]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_btt_cntr_im00[3]),
        .O(\sig_btt_cntr_im0[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[4]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_btt_cntr_im00[4]),
        .O(\sig_btt_cntr_im0[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[5]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_btt_cntr_im00[5]),
        .O(\sig_btt_cntr_im0[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[6]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_btt_cntr_im00[6]),
        .O(\sig_btt_cntr_im0[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[7]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_btt_cntr_im00[7]),
        .O(\sig_btt_cntr_im0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[8]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_btt_cntr_im00[8]),
        .O(\sig_btt_cntr_im0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_btt_cntr_im0[9]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [9]),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_btt_cntr_im00[9]),
        .O(\sig_btt_cntr_im0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[0]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[10]_i_1_n_0 ),
        .Q(sel0[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[11]_i_1_n_0 ),
        .Q(sel0[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[12]_i_1_n_0 ),
        .Q(sel0[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[13]_i_1_n_0 ),
        .Q(sel0[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[14]_i_1_n_0 ),
        .Q(sel0[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[15]_i_1_n_0 ),
        .Q(sel0[9]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[1]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[2]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[3]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[4]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[5]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[6]_i_1_n_0 ),
        .Q(sel0[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[7]_i_1_n_0 ),
        .Q(sel0[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[8]_i_1_n_0 ),
        .Q(sel0[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[9]_i_1_n_0 ),
        .Q(sel0[3]),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I2(sig_addr_aligned_im0),
        .I3(sig_brst_cnt_eq_zero_im0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_reset_reg));
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_addr_aligned_im0,sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0}));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h00015554015557FC)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h145C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[37]),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg_0),
        .Q(in[37]),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo_0),
        .I5(sig_reset_reg),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo),
        .I5(sig_reset_reg),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F0FF8888)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(FIFO_Full_reg_0),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_mstr2sf_cmd_valid),
        .I5(sig_reset_reg),
        .O(sig_cmd2dre_valid_i_1_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    sig_cmd2dre_valid_i_2
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .O(sig_sm_ld_xfer_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_mstr2sf_cmd_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_input_burst_type_reg_reg_0),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_reset_reg),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_input_burst_type_reg_i_1
       (.I0(sig_calc_error_pushed),
        .I1(sig_sm_pop_input_reg),
        .I2(sig_reset_reg),
        .O(sig_input_cache_type_reg0));
  LUT5 #(
    .INIT(32'h00000E00)) 
    sig_input_burst_type_reg_i_2
       (.I0(hold_ff_q),
        .I1(\gv.ram_valid_d1_reg ),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(in[37]),
        .O(sig_input_burst_type_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [16]),
        .Q(in[36]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [17]),
        .Q(sig_mstr2sf_eof),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [50]),
        .Q(sig_next_cmd_cmplt_reg_reg[0]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [51]),
        .Q(sig_next_cmd_cmplt_reg_reg[1]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [52]),
        .Q(sig_next_cmd_cmplt_reg_reg[2]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_input_burst_type_reg_reg_0),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [53]),
        .Q(sig_next_cmd_cmplt_reg_reg[3]),
        .R(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h9)) 
    sig_last_addr_offset_im2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(sig_last_addr_offset_im2__0));
  LUT6 #(
    .INIT(64'h0000000000FF0202)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_xfer_reg_empty),
        .I4(sig_ld_xfer_reg),
        .I5(sig_reset_reg),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pop_xfer_reg0_out),
        .I5(sig_reset_reg),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_no_btt_residue_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h0000002E)) 
    sig_parent_done_i_1
       (.I0(sig_parent_done),
        .I1(sig_ld_xfer_reg_tmp),
        .I2(sig_next_cmd_cmplt_reg_reg[13]),
        .I3(sig_input_burst_type_reg_reg_0),
        .I4(sig_reset_reg),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(p_1_in_0),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(sig_reset_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_reset_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(sig_reset_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(sig_reset_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hA181)) 
    sig_sm_halt_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_calc_error_pushed),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0008000800083008)) 
    sig_sm_ld_calc1_reg_i_1
       (.I0(sig_input_burst_type_reg_reg_0),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_parent_done),
        .I5(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc1_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(sig_reset_reg));
  LUT3 #(
    .INIT(8'h02)) 
    sig_sm_ld_calc2_reg_i_1
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .O(sig_sm_ld_calc2_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_reset_reg));
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_ld_calc3_reg_i_1
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .O(sig_sm_ld_calc3_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc3_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc3_reg_i_1_n_0),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h00200000)) 
    sig_sm_pop_input_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_parent_done),
        .I3(sig_calc_error_pushed),
        .I4(sig_pcc_sm_state[1]),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I3(sig_strbgen_bytes_ireg2),
        .I4(sig_reset_reg),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I3(sig_strbgen_bytes_ireg2),
        .I4(sig_reset_reg),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sig_strbgen_bytes_ireg2[2]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000011110)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(sig_xfer_len_eq_0_im2));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_len_eq_0_im2),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hFF3A)) 
    sig_xfer_reg_empty_i_1
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_reset_reg),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00FC7FEC)) 
    \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(lsig_start_vect),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_strt_strb_ireg3[2]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(lsig_end_vect),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module system_axi_datamover_0_0_axi_datamover_pcc__parameterized0
   (sig_mmap_reset_reg,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_push_input_reg11_out,
    p_27_out,
    in,
    p_9_out,
    p_11_out,
    p_22_out,
    sig_calc_error_pushed,
    sig_next_sequential_reg_reg,
    s2mm_err,
    \sig_next_addr_reg_reg[31] ,
    s2mm_dbg_data,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    sig_init_done_reg_3,
    hold_ff_q_reg,
    m_axi_s2mm_aclk,
    sig_cmd2mstr_command,
    sig_stream_rst,
    sig_calc_error_reg_reg_0,
    hold_ff_q,
    \gv.ram_valid_d1_reg ,
    sig_s2mm_ld_nxt_len0,
    sig_wr_fifo,
    sig_wr_fifo_0,
    sig_data2all_tlast_error,
    s2mm_dbg_sel,
    sig_init_reg2,
    sig_init_done,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_cmd2mstr_cmd_valid);
  output sig_mmap_reset_reg;
  output sig_sm_halt_reg;
  output sig_input_reg_empty;
  output sig_push_input_reg11_out;
  output [0:0]p_27_out;
  output [18:0]in;
  output p_9_out;
  output p_11_out;
  output p_22_out;
  output sig_calc_error_pushed;
  output [16:0]sig_next_sequential_reg_reg;
  output s2mm_err;
  output [31:0]\sig_next_addr_reg_reg[31] ;
  output [5:0]s2mm_dbg_data;
  output sig_init_done_reg;
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output sig_init_done_reg_2;
  output sig_init_done_reg_3;
  output hold_ff_q_reg;
  input m_axi_s2mm_aclk;
  input [53:0]sig_cmd2mstr_command;
  input sig_stream_rst;
  input sig_calc_error_reg_reg_0;
  input hold_ff_q;
  input \gv.ram_valid_d1_reg ;
  input sig_s2mm_ld_nxt_len0;
  input sig_wr_fifo;
  input sig_wr_fifo_0;
  input sig_data2all_tlast_error;
  input [0:0]s2mm_dbg_sel;
  input sig_init_reg2;
  input sig_init_done;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_init_done_4;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_cmd2mstr_cmd_valid;

  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_pcc_sm_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[0]_i_2__0_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_2__0_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[2]_i_1__0_n_0 ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [18:0]in;
  wire [3:3]lsig_end_vect;
  wire [0:0]lsig_start_vect;
  wire m_axi_s2mm_aclk;
  wire p_11_out;
  wire [15:0]p_1_in;
  wire p_1_in__0;
  wire p_22_out;
  wire [0:0]p_27_out;
  wire p_9_out;
  wire [5:0]s2mm_dbg_data;
  wire \s2mm_dbg_data[25]_INST_0_i_1_n_0 ;
  wire [0:0]s2mm_dbg_sel;
  wire s2mm_err;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5__0_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_7 ;
  wire [6:0]sig_addr_cntr_incr_ireg2;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire sig_addr_incr_ge_bpdb_im1;
  wire [5:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0;
  wire [15:0]sig_btt_cntr_im00;
  wire sig_btt_cntr_im00_carry__0_i_1__0_n_0;
  wire sig_btt_cntr_im00_carry__0_i_2__0_n_0;
  wire sig_btt_cntr_im00_carry__0_i_3__0_n_0;
  wire sig_btt_cntr_im00_carry__0_i_4__0_n_0;
  wire sig_btt_cntr_im00_carry__0_n_0;
  wire sig_btt_cntr_im00_carry__0_n_1;
  wire sig_btt_cntr_im00_carry__0_n_2;
  wire sig_btt_cntr_im00_carry__0_n_3;
  wire sig_btt_cntr_im00_carry__1_i_1__0_n_0;
  wire sig_btt_cntr_im00_carry__1_i_2__0_n_0;
  wire sig_btt_cntr_im00_carry__1_i_3__0_n_0;
  wire sig_btt_cntr_im00_carry__1_i_4__0_n_0;
  wire sig_btt_cntr_im00_carry__1_n_0;
  wire sig_btt_cntr_im00_carry__1_n_1;
  wire sig_btt_cntr_im00_carry__1_n_2;
  wire sig_btt_cntr_im00_carry__1_n_3;
  wire sig_btt_cntr_im00_carry__2_i_1__0_n_0;
  wire sig_btt_cntr_im00_carry__2_i_2__0_n_0;
  wire sig_btt_cntr_im00_carry__2_i_3__0_n_0;
  wire sig_btt_cntr_im00_carry__2_i_4__0_n_0;
  wire sig_btt_cntr_im00_carry__2_n_1;
  wire sig_btt_cntr_im00_carry__2_n_2;
  wire sig_btt_cntr_im00_carry__2_n_3;
  wire sig_btt_cntr_im00_carry_i_1__0_n_0;
  wire sig_btt_cntr_im00_carry_i_2__0_n_0;
  wire sig_btt_cntr_im00_carry_i_3__0_n_0;
  wire sig_btt_cntr_im00_carry_i_4__0_n_0;
  wire sig_btt_cntr_im00_carry_n_0;
  wire sig_btt_cntr_im00_carry_n_1;
  wire sig_btt_cntr_im00_carry_n_2;
  wire sig_btt_cntr_im00_carry_n_3;
  wire \sig_btt_cntr_im0[0]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[10]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[12]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[13]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[14]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[1]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[2]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[4]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[5]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[6]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[8]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[9]_i_1__0_n_0 ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [6:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[2]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[6]_i_1_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1__0_n_0;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1__0_n_0;
  wire sig_cmd2data_valid_i_1__0_n_0;
  wire sig_cmd2dre_valid_i_1__0_n_0;
  wire sig_cmd2mstr_cmd_valid;
  wire [53:0]sig_cmd2mstr_command;
  wire sig_data2all_tlast_error;
  wire [1:0]sig_finish_addr_offset_im1;
  wire [1:0]sig_finish_addr_offset_ireg2;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1__0_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_init_done_reg_3;
  wire sig_init_reg2;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire [1:1]sig_last_addr_offset_im2__0;
  wire sig_last_xfer_valid_im1;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1__0_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1__0_n_0;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mmap_reset_reg;
  wire [31:0]\sig_next_addr_reg_reg[31] ;
  wire [16:0]sig_next_sequential_reg_reg;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire sig_parent_done_i_1__0_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_pcc_sm_state;
  wire sig_pop_xfer_reg0_out;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [14:0]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[11]_i_2__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_3__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_4__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_5__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_2__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_3__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_4__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_5__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire [15:15]sig_predict_addr_lsh_ireg3__0;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3 ;
  wire sig_push_input_reg11_out;
  wire sig_s2mm_ld_nxt_len0;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_ld_calc3_reg_i_1__0_n_0;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [1:0]sig_strbgen_addr_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_3_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire [3:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ;
  wire sig_xfer_len_eq_0_im2;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1__0_n_0;
  wire [3:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[1]_i_1__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[2]_i_1__0_n_0 ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]NLW_sig_btt_cntr_im00_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hDD3F00FFDD3F33FF)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_1__0 
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_pcc_sm_state[1]),
        .I2(\FSM_sequential_sig_pcc_sm_state[0]_i_2__0_n_0 ),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_pcc_sm_state[2]),
        .I5(sig_push_input_reg11_out),
        .O(\FSM_sequential_sig_pcc_sm_state[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_2__0 
       (.I0(sig_parent_done),
        .I1(sig_calc_error_pushed),
        .O(\FSM_sequential_sig_pcc_sm_state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A0A8A00AA000A0)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_1__0 
       (.I0(\FSM_sequential_sig_pcc_sm_state[1]_i_2__0_n_0 ),
        .I1(sig_pop_xfer_reg0_out),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_push_input_reg11_out),
        .I5(sig_pcc_sm_state[2]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_2__0 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[0]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hCF450000CF45CF44)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_3__0 
       (.I0(p_22_out),
        .I1(sig_s2mm_ld_nxt_len0),
        .I2(p_11_out),
        .I3(sig_wr_fifo),
        .I4(sig_wr_fifo_0),
        .I5(p_9_out),
        .O(sig_pop_xfer_reg0_out));
  LUT4 #(
    .INIT(16'hECAA)) 
    \FSM_sequential_sig_pcc_sm_state[2]_i_1__0 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[1]),
        .O(\FSM_sequential_sig_pcc_sm_state[2]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[0]_i_1__0_n_0 ),
        .Q(sig_pcc_sm_state[0]),
        .R(sig_mmap_reset_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[1]_i_1__0_n_0 ),
        .Q(sig_pcc_sm_state[1]),
        .R(sig_mmap_reset_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[2]_i_1__0_n_0 ),
        .Q(sig_pcc_sm_state[2]),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_lsh_kh[6]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(sig_addr_cntr_lsh_kh[7]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(sig_addr_cntr_lsh_kh[8]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(sig_addr_cntr_lsh_kh[9]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(sig_addr_cntr_lsh_kh[10]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_sequential_reg_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(sig_addr_cntr_lsh_kh[11]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_sequential_reg_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(sig_addr_cntr_lsh_kh[12]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_sequential_reg_reg[10]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(sig_addr_cntr_lsh_kh[13]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_sequential_reg_reg[11]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hBF80BFBF)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_xfer_len_eq_0_ireg3),
        .I2(sig_first_xfer_im0),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_last_xfer_valid_im1),
        .O(sig_next_sequential_reg_reg[12]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(sig_addr_cntr_lsh_kh[14]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [14]));
  LUT6 #(
    .INIT(64'h8F808F808F808080)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_2 
       (.I0(sig_addr_aligned_ireg1),
        .I1(sig_brst_cnt_eq_one_ireg1),
        .I2(sig_no_btt_residue_ireg1),
        .I3(sig_brst_cnt_eq_zero_ireg1),
        .I4(sig_btt_eq_b2mbaa_ireg1),
        .I5(sig_btt_lt_b2mbaa_ireg1),
        .O(sig_last_xfer_valid_im1));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hBF80BFBF)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_xfer_len_eq_0_ireg3),
        .I2(sig_first_xfer_im0),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_last_xfer_valid_im1),
        .O(sig_next_sequential_reg_reg[13]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0 
       (.I0(p_1_in__0),
        .I1(sig_addr_cntr_lsh_kh[15]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hBF80BFBF)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_xfer_len_eq_0_ireg3),
        .I2(sig_first_xfer_im0),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_last_xfer_valid_im1),
        .O(sig_next_sequential_reg_reg[14]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(sig_addr_cntr_lsh_kh[16]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hBF80BFBF)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_xfer_len_eq_0_ireg3),
        .I2(sig_first_xfer_im0),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_last_xfer_valid_im1),
        .O(sig_next_sequential_reg_reg[15]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(sig_addr_cntr_lsh_kh[17]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(sig_addr_cntr_lsh_kh[18]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(sig_addr_cntr_lsh_kh[19]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [19]));
  LUT6 #(
    .INIT(64'h001FFF1FFF1FFF1F)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_brst_cnt_eq_zero_ireg1),
        .I3(sig_no_btt_residue_ireg1),
        .I4(sig_brst_cnt_eq_one_ireg1),
        .I5(sig_addr_aligned_ireg1),
        .O(sig_next_sequential_reg_reg[16]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(sig_addr_cntr_lsh_kh[20]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(sig_last_xfer_valid_im1),
        .I1(in[18]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(sig_addr_cntr_lsh_kh[21]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(sig_addr_cntr_lsh_kh[22]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(sig_addr_cntr_lsh_kh[23]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(sig_addr_cntr_lsh_kh[24]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(sig_addr_cntr_lsh_kh[25]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(sig_addr_cntr_lsh_kh[26]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(sig_addr_cntr_lsh_kh[27]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(sig_addr_cntr_lsh_kh[28]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(sig_addr_cntr_lsh_kh[29]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(sig_addr_cntr_lsh_kh[30]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(sig_addr_cntr_lsh_kh[31]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_lsh_kh[0]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_lsh_kh[1]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_lsh_kh[2]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_lsh_kh[3]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_lsh_kh[4]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_lsh_kh[5]),
        .I2(p_27_out),
        .O(\sig_next_addr_reg_reg[31] [5]));
  system_axi_datamover_0_0_axi_datamover_strb_gen2 I_STRT_STRB_GEN
       (.D({lsig_end_vect,lsig_start_vect}),
        .Q(sig_strbgen_addr_ireg2),
        .\sig_strbgen_bytes_ireg2_reg[0] (\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .\sig_strbgen_bytes_ireg2_reg[1] (\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .\sig_strbgen_bytes_ireg2_reg[2] (\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  LUT5 #(
    .INIT(32'h0000FB00)) 
    hold_ff_q_i_1__0
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_pushed),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_stream_rst),
        .O(hold_ff_q_reg));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hA9FF)) 
    \s2mm_dbg_data[22]_INST_0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(s2mm_dbg_sel),
        .O(s2mm_dbg_data[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hAAA9FFFF)) 
    \s2mm_dbg_data[23]_INST_0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I4(s2mm_dbg_sel),
        .O(s2mm_dbg_data[2]));
  LUT6 #(
    .INIT(64'h8888888888888882)) 
    \s2mm_dbg_data[24]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(s2mm_dbg_data[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \s2mm_dbg_data[25]_INST_0 
       (.I0(\s2mm_dbg_data[25]_INST_0_i_1_n_0 ),
        .I1(s2mm_dbg_sel),
        .O(s2mm_dbg_data[4]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \s2mm_dbg_data[25]_INST_0_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(\s2mm_dbg_data[25]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s2mm_dbg_data[30]_INST_0 
       (.I0(p_11_out),
        .I1(s2mm_dbg_sel),
        .O(s2mm_dbg_data[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \s2mm_dbg_data[5]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(sig_calc_error_pushed),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(s2mm_dbg_data[0]));
  LUT2 #(
    .INIT(4'hE)) 
    s2mm_err_INST_0
       (.I0(in[18]),
        .I1(sig_data2all_tlast_error),
        .O(s2mm_err));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_addr_aligned_ireg1_i_1__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[4]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \sig_addr_cntr_im0_msh[0]_i_1__0 
       (.I0(sig_push_input_reg11_out),
        .I1(p_1_in__0),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_predict_addr_lsh_ireg3__0),
        .O(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_3__0 
       (.I0(sig_cmd2mstr_command[34]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_4__0 
       (.I0(sig_cmd2mstr_command[37]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_5__0 
       (.I0(sig_cmd2mstr_command[36]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_6__0 
       (.I0(sig_cmd2mstr_command[35]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_addr_cntr_im0_msh[0]_i_7__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(sig_cmd2mstr_command[34]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_im0_msh[0]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_2__0 
       (.I0(sig_cmd2mstr_command[49]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_3__0 
       (.I0(sig_cmd2mstr_command[48]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_4__0 
       (.I0(sig_cmd2mstr_command[47]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_5__0 
       (.I0(sig_cmd2mstr_command[46]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_2__0 
       (.I0(sig_cmd2mstr_command[41]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_3__0 
       (.I0(sig_cmd2mstr_command[40]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_4__0 
       (.I0(sig_cmd2mstr_command[39]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_5__0 
       (.I0(sig_cmd2mstr_command[38]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_2__0 
       (.I0(sig_cmd2mstr_command[45]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_3__0 
       (.I0(sig_cmd2mstr_command[44]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_4__0 
       (.I0(sig_cmd2mstr_command[43]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_5__0 
       (.I0(sig_cmd2mstr_command[42]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3__0_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5__0_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6__0_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1__0 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3__0_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1__0 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3__0_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1__0 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3__0_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1__0 
       (.I0(in[0]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1__0 
       (.I0(in[1]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1__0 
       (.I0(in[2]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1__0 
       (.I0(in[3]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1__0 
       (.I0(in[4]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1__0 
       (.I0(in[5]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1__0 
       (.I0(sig_first_xfer_im0),
        .I1(sig_bytes_to_mbaa_ireg1[6]),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[0]_i_1__0 
       (.I0(sig_cmd2mstr_command[18]),
        .I1(sig_predict_addr_lsh_ireg3[0]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[10]_i_1__0 
       (.I0(sig_cmd2mstr_command[28]),
        .I1(sig_predict_addr_lsh_ireg3[10]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[11]_i_1__0 
       (.I0(sig_cmd2mstr_command[29]),
        .I1(sig_predict_addr_lsh_ireg3[11]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[12]_i_1__0 
       (.I0(sig_cmd2mstr_command[30]),
        .I1(sig_predict_addr_lsh_ireg3[12]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[13]_i_1__0 
       (.I0(sig_cmd2mstr_command[31]),
        .I1(sig_predict_addr_lsh_ireg3[13]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[14]_i_1__0 
       (.I0(sig_cmd2mstr_command[32]),
        .I1(sig_predict_addr_lsh_ireg3[14]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[14]));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_addr_cntr_lsh_im0[15]_i_1__0 
       (.I0(sig_push_input_reg11_out),
        .I1(sig_pop_xfer_reg0_out),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[15]_i_2__0 
       (.I0(sig_cmd2mstr_command[33]),
        .I1(sig_predict_addr_lsh_ireg3__0),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[1]_i_1__0 
       (.I0(sig_cmd2mstr_command[19]),
        .I1(sig_predict_addr_lsh_ireg3[1]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[2]_i_1__0 
       (.I0(sig_cmd2mstr_command[20]),
        .I1(sig_predict_addr_lsh_ireg3[2]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[3]_i_1__0 
       (.I0(sig_cmd2mstr_command[21]),
        .I1(sig_predict_addr_lsh_ireg3[3]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[4]_i_1__0 
       (.I0(sig_cmd2mstr_command[22]),
        .I1(sig_predict_addr_lsh_ireg3[4]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[5]_i_1__0 
       (.I0(sig_cmd2mstr_command[23]),
        .I1(sig_predict_addr_lsh_ireg3[5]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[6]_i_1__0 
       (.I0(sig_cmd2mstr_command[24]),
        .I1(sig_predict_addr_lsh_ireg3[6]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[7]_i_1__0 
       (.I0(sig_cmd2mstr_command[25]),
        .I1(sig_predict_addr_lsh_ireg3[7]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[8]_i_1__0 
       (.I0(sig_cmd2mstr_command[26]),
        .I1(sig_predict_addr_lsh_ireg3[8]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_addr_cntr_lsh_im0[9]_i_1__0 
       (.I0(sig_cmd2mstr_command[27]),
        .I1(sig_predict_addr_lsh_ireg3[9]),
        .I2(sig_push_input_reg11_out),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[0]),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in__0),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[1]),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[2]),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[3]),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[4]),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[5]),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[18]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[28]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[29]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[30]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[31]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[32]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[33]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[34]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[35]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[36]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[37]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[19]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[38]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[39]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[40]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[41]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[42]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[43]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[44]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[45]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[46]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[47]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[20]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[48]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[49]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[21]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[22]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[23]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[24]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[25]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[26]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[27]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1__0 
       (.I0(sig_bytes_to_mbaa_ireg1[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(in[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_adjusted_addr_incr_im1[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1__0 
       (.I0(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .O(sig_adjusted_addr_incr_im1[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h077FF880)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .O(sig_adjusted_addr_incr_im1[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ),
        .I1(sig_bytes_to_mbaa_ireg1[3]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(in[3]),
        .O(sig_adjusted_addr_incr_im1[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hAA808000)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2__0 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0 ),
        .I1(sig_bytes_to_mbaa_ireg1[4]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(in[4]),
        .O(sig_adjusted_addr_incr_im1[4]));
  LUT6 #(
    .INIT(64'h7777788888887888)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0 ),
        .I1(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .I2(sig_bytes_to_mbaa_ireg1[5]),
        .I3(sig_first_xfer_im0),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(in[5]),
        .O(sig_adjusted_addr_incr_im1[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_2__0 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(in[3]),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    sig_brst_cnt_eq_one_ireg1_i_1__0
       (.I0(in[15]),
        .I1(in[14]),
        .I2(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0),
        .I3(in[6]),
        .I4(in[7]),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_1__0
       (.I0(in[15]),
        .I1(in[14]),
        .I2(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0),
        .I3(in[6]),
        .I4(in[7]),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_brst_cnt_eq_zero_ireg1_i_2__0
       (.I0(in[9]),
        .I1(in[8]),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_3__0
       (.I0(in[12]),
        .I1(in[13]),
        .I2(in[10]),
        .I3(in[11]),
        .O(sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_mmap_reset_reg));
  CARRY4 sig_btt_cntr_im00_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_im00_carry_n_0,sig_btt_cntr_im00_carry_n_1,sig_btt_cntr_im00_carry_n_2,sig_btt_cntr_im00_carry_n_3}),
        .CYINIT(1'b1),
        .DI(in[3:0]),
        .O(sig_btt_cntr_im00[3:0]),
        .S({sig_btt_cntr_im00_carry_i_1__0_n_0,sig_btt_cntr_im00_carry_i_2__0_n_0,sig_btt_cntr_im00_carry_i_3__0_n_0,sig_btt_cntr_im00_carry_i_4__0_n_0}));
  CARRY4 sig_btt_cntr_im00_carry__0
       (.CI(sig_btt_cntr_im00_carry_n_0),
        .CO({sig_btt_cntr_im00_carry__0_n_0,sig_btt_cntr_im00_carry__0_n_1,sig_btt_cntr_im00_carry__0_n_2,sig_btt_cntr_im00_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(in[7:4]),
        .O(sig_btt_cntr_im00[7:4]),
        .S({sig_btt_cntr_im00_carry__0_i_1__0_n_0,sig_btt_cntr_im00_carry__0_i_2__0_n_0,sig_btt_cntr_im00_carry__0_i_3__0_n_0,sig_btt_cntr_im00_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__0_i_1__0
       (.I0(in[7]),
        .O(sig_btt_cntr_im00_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_2__0
       (.I0(in[6]),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(sig_btt_cntr_im00_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_3__0
       (.I0(in[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(sig_btt_cntr_im00_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_4__0
       (.I0(in[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(sig_btt_cntr_im00_carry__0_i_4__0_n_0));
  CARRY4 sig_btt_cntr_im00_carry__1
       (.CI(sig_btt_cntr_im00_carry__0_n_0),
        .CO({sig_btt_cntr_im00_carry__1_n_0,sig_btt_cntr_im00_carry__1_n_1,sig_btt_cntr_im00_carry__1_n_2,sig_btt_cntr_im00_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(in[11:8]),
        .O(sig_btt_cntr_im00[11:8]),
        .S({sig_btt_cntr_im00_carry__1_i_1__0_n_0,sig_btt_cntr_im00_carry__1_i_2__0_n_0,sig_btt_cntr_im00_carry__1_i_3__0_n_0,sig_btt_cntr_im00_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_1__0
       (.I0(in[11]),
        .O(sig_btt_cntr_im00_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_2__0
       (.I0(in[10]),
        .O(sig_btt_cntr_im00_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_3__0
       (.I0(in[9]),
        .O(sig_btt_cntr_im00_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_4__0
       (.I0(in[8]),
        .O(sig_btt_cntr_im00_carry__1_i_4__0_n_0));
  CARRY4 sig_btt_cntr_im00_carry__2
       (.CI(sig_btt_cntr_im00_carry__1_n_0),
        .CO({NLW_sig_btt_cntr_im00_carry__2_CO_UNCONNECTED[3],sig_btt_cntr_im00_carry__2_n_1,sig_btt_cntr_im00_carry__2_n_2,sig_btt_cntr_im00_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,in[14:12]}),
        .O(sig_btt_cntr_im00[15:12]),
        .S({sig_btt_cntr_im00_carry__2_i_1__0_n_0,sig_btt_cntr_im00_carry__2_i_2__0_n_0,sig_btt_cntr_im00_carry__2_i_3__0_n_0,sig_btt_cntr_im00_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_1__0
       (.I0(in[15]),
        .O(sig_btt_cntr_im00_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_2__0
       (.I0(in[14]),
        .O(sig_btt_cntr_im00_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_3__0
       (.I0(in[13]),
        .O(sig_btt_cntr_im00_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_4__0
       (.I0(in[12]),
        .O(sig_btt_cntr_im00_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_1__0
       (.I0(in[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(sig_btt_cntr_im00_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_2__0
       (.I0(in[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(sig_btt_cntr_im00_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_3__0
       (.I0(in[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(sig_btt_cntr_im00_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_4__0
       (.I0(in[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(sig_btt_cntr_im00_carry_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[0]_i_1__0 
       (.I0(sig_cmd2mstr_command[0]),
        .I1(sig_btt_cntr_im00[0]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[10]_i_1__0 
       (.I0(sig_cmd2mstr_command[10]),
        .I1(sig_btt_cntr_im00[10]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[11]_i_1__0 
       (.I0(sig_cmd2mstr_command[11]),
        .I1(sig_btt_cntr_im00[11]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[12]_i_1__0 
       (.I0(sig_cmd2mstr_command[12]),
        .I1(sig_btt_cntr_im00[12]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[13]_i_1__0 
       (.I0(sig_cmd2mstr_command[13]),
        .I1(sig_btt_cntr_im00[13]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[14]_i_1__0 
       (.I0(sig_cmd2mstr_command[14]),
        .I1(sig_btt_cntr_im00[14]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[15]_i_1__0 
       (.I0(sig_cmd2mstr_command[15]),
        .I1(sig_btt_cntr_im00[15]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[1]_i_1__0 
       (.I0(sig_cmd2mstr_command[1]),
        .I1(sig_btt_cntr_im00[1]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[2]_i_1__0 
       (.I0(sig_cmd2mstr_command[2]),
        .I1(sig_btt_cntr_im00[2]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[3]_i_1__0 
       (.I0(sig_cmd2mstr_command[3]),
        .I1(sig_btt_cntr_im00[3]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[4]_i_1__0 
       (.I0(sig_cmd2mstr_command[4]),
        .I1(sig_btt_cntr_im00[4]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[5]_i_1__0 
       (.I0(sig_cmd2mstr_command[5]),
        .I1(sig_btt_cntr_im00[5]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[6]_i_1__0 
       (.I0(sig_cmd2mstr_command[6]),
        .I1(sig_btt_cntr_im00[6]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[7]_i_1__0 
       (.I0(sig_cmd2mstr_command[7]),
        .I1(sig_btt_cntr_im00[7]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[8]_i_1__0 
       (.I0(sig_cmd2mstr_command[8]),
        .I1(sig_btt_cntr_im00[8]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_btt_cntr_im0[9]_i_1__0 
       (.I0(sig_cmd2mstr_command[9]),
        .I1(sig_btt_cntr_im00[9]),
        .I2(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[0]_i_1__0_n_0 ),
        .Q(in[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[10]_i_1__0_n_0 ),
        .Q(in[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[11]_i_1__0_n_0 ),
        .Q(in[11]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[12]_i_1__0_n_0 ),
        .Q(in[12]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[13]_i_1__0_n_0 ),
        .Q(in[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[14]_i_1__0_n_0 ),
        .Q(in[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[15]_i_1__0_n_0 ),
        .Q(in[15]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[1]_i_1__0_n_0 ),
        .Q(in[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[2]_i_1__0_n_0 ),
        .Q(in[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[3]_i_1__0_n_0 ),
        .Q(in[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[4]_i_1__0_n_0 ),
        .Q(in[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[5]_i_1__0_n_0 ),
        .Q(in[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[6]_i_1__0_n_0 ),
        .Q(in[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[7]_i_1__0_n_0 ),
        .Q(in[7]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[8]_i_1__0_n_0 ),
        .Q(in[8]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[9]_i_1__0_n_0 ),
        .Q(in[9]),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1__0
       (.I0(\sig_bytes_to_mbaa_ireg1[6]_i_1_n_0 ),
        .I1(sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0),
        .I2(sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0),
        .I3(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT6 #(
    .INIT(64'h0210084020048001)) 
    sig_btt_eq_b2mbaa_ireg1_i_2__0
       (.I0(in[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(in[2]),
        .I5(in[1]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3__0
       (.I0(in[3]),
        .I1(\sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0 ),
        .I2(\sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ),
        .I3(in[5]),
        .I4(\sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ),
        .I5(in[4]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg));
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1__0
       (.I0(\sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ),
        .I1(in[4]),
        .I2(in[5]),
        .I3(\sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0101011337373770)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2__0
       (.I0(in[2]),
        .I1(in[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h1370)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3__0
       (.I0(in[0]),
        .I1(in[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5__0
       (.I0(\sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ),
        .I1(in[4]),
        .I2(\sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ),
        .I3(in[5]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h0001666866680001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6__0
       (.I0(in[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(in[3]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h1881)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7__0
       (.I0(in[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(in[1]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1__0
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\sig_bytes_to_mbaa_ireg1[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_bytes_to_mbaa_ireg1[6]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\sig_bytes_to_mbaa_ireg1[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[2]_i_1__0_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[6]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[6]),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1__0
       (.I0(in[18]),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1__0_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg_0),
        .Q(in[18]),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2addr_valid_i_1__0
       (.I0(p_22_out),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo),
        .I5(sig_mmap_reset_reg),
        .O(sig_cmd2addr_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1__0_n_0),
        .Q(p_22_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2data_valid_i_1__0
       (.I0(p_11_out),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_s2mm_ld_nxt_len0),
        .I5(sig_mmap_reset_reg),
        .O(sig_cmd2data_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1__0_n_0),
        .Q(p_11_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F808F8F8)) 
    sig_cmd2dre_valid_i_1__0
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(sig_first_xfer_im0),
        .I2(p_9_out),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_mmap_reset_reg),
        .O(sig_cmd2dre_valid_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    sig_cmd2dre_valid_i_2__0
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .O(sig_sm_ld_xfer_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1__0_n_0),
        .Q(p_9_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_finish_addr_offset_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(in[0]),
        .O(sig_finish_addr_offset_im1[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \sig_finish_addr_offset_ireg2[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_finish_addr_offset_im1[1]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[0]),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[1]),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1__0
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg11_out),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_mmap_reset_reg),
        .O(sig_first_xfer_im0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1__0_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    sig_init_done_i_1__5
       (.I0(sig_mmap_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done),
        .I3(sig_stream_rst),
        .O(sig_init_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    sig_init_done_i_1__6
       (.I0(sig_mmap_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done_1),
        .I3(sig_stream_rst),
        .O(sig_init_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    sig_init_done_i_1__7
       (.I0(sig_mmap_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done_2),
        .I3(sig_stream_rst),
        .O(sig_init_done_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    sig_init_done_i_1__8
       (.I0(sig_mmap_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done_3),
        .I3(sig_stream_rst),
        .O(sig_init_done_reg_2));
  LUT4 #(
    .INIT(16'h0008)) 
    sig_init_done_i_1__9
       (.I0(sig_mmap_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done_4),
        .I3(sig_stream_rst),
        .O(sig_init_done_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[16]),
        .Q(p_27_out),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[17]),
        .Q(in[16]),
        .R(sig_input_cache_type_reg0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_input_reg_empty_i_1
       (.I0(sig_calc_error_pushed),
        .I1(sig_mmap_reset_reg),
        .I2(sig_sm_pop_input_reg),
        .O(sig_input_cache_type_reg0));
  LUT5 #(
    .INIT(32'h04040400)) 
    sig_input_reg_empty_i_2
       (.I0(in[18]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(hold_ff_q),
        .I4(\gv.ram_valid_d1_reg ),
        .O(sig_push_input_reg11_out));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[50]),
        .Q(sig_next_sequential_reg_reg[0]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[51]),
        .Q(sig_next_sequential_reg_reg[1]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[52]),
        .Q(sig_next_sequential_reg_reg[2]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg11_out),
        .D(sig_cmd2mstr_command[53]),
        .Q(sig_next_sequential_reg_reg[3]),
        .R(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h9)) 
    sig_last_addr_offset_im2
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(sig_last_addr_offset_im2__0));
  LUT6 #(
    .INIT(64'h000000000002FF02)) 
    sig_ld_xfer_reg_i_1__0
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_ld_xfer_reg),
        .I4(sig_xfer_reg_empty),
        .I5(sig_mmap_reset_reg),
        .O(sig_ld_xfer_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1__0_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_ld_xfer_reg_tmp_i_1__0
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pop_xfer_reg0_out),
        .I5(sig_mmap_reset_reg),
        .O(sig_ld_xfer_reg_tmp_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1__0_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_mmap_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1__0
       (.I0(in[5]),
        .I1(in[4]),
        .I2(in[1]),
        .I3(in[0]),
        .I4(in[3]),
        .I5(in[2]),
        .O(sig_no_btt_residue_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_mmap_reset_reg));
  LUT5 #(
    .INIT(32'h000000E2)) 
    sig_parent_done_i_1__0
       (.I0(sig_parent_done),
        .I1(sig_ld_xfer_reg_tmp),
        .I2(sig_last_xfer_valid_im1),
        .I3(sig_push_input_reg11_out),
        .I4(sig_mmap_reset_reg),
        .O(sig_parent_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1__0_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_2__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_3__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_4__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_5__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_2__0 
       (.I0(p_1_in__0),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_3__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_4__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_5__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(sig_predict_addr_lsh_ireg3[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(sig_predict_addr_lsh_ireg3[10]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(sig_predict_addr_lsh_ireg3[11]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_predict_addr_lsh_ireg3[11]_i_2__0_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_3__0_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_4__0_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(sig_predict_addr_lsh_ireg3[12]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(sig_predict_addr_lsh_ireg3[13]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(sig_predict_addr_lsh_ireg3[14]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3__0),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({\sig_predict_addr_lsh_ireg3[15]_i_2__0_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_3__0_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_4__0_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(sig_predict_addr_lsh_ireg3[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(sig_predict_addr_lsh_ireg3[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(sig_predict_addr_lsh_ireg3[3]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(sig_predict_addr_lsh_ireg3[4]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(sig_predict_addr_lsh_ireg3[5]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(sig_predict_addr_lsh_ireg3[6]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(sig_predict_addr_lsh_ireg3[7]),
        .R(sig_mmap_reset_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2__0_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(sig_predict_addr_lsh_ireg3[8]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(sig_predict_addr_lsh_ireg3[9]),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \sig_s2mm_wr_len[0]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(sig_next_sequential_reg_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \sig_s2mm_wr_len[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(sig_next_sequential_reg_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \sig_s2mm_wr_len[2]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(sig_next_sequential_reg_reg[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \sig_s2mm_wr_len[3]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(sig_next_sequential_reg_reg[7]));
  LUT4 #(
    .INIT(16'hA181)) 
    sig_sm_halt_reg_i_1__0
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_calc_error_pushed),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'h0008000800083008)) 
    sig_sm_ld_calc1_reg_i_1__0
       (.I0(sig_push_input_reg11_out),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_parent_done),
        .I5(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc1_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(sig_mmap_reset_reg));
  LUT3 #(
    .INIT(8'h02)) 
    sig_sm_ld_calc2_reg_i_1__0
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .O(sig_sm_ld_calc2_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_mmap_reset_reg));
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_ld_calc3_reg_i_1__0
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .O(sig_sm_ld_calc3_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc3_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc3_reg_i_1__0_n_0),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_mmap_reset_reg));
  LUT5 #(
    .INIT(32'h00200000)) 
    sig_sm_pop_input_reg_i_1__0
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_parent_done),
        .I3(sig_calc_error_pushed),
        .I4(sig_pcc_sm_state[1]),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_mmap_reset_reg));
  LUT5 #(
    .INIT(32'h15100500)) 
    \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(sig_mmap_reset_reg),
        .I1(sig_addr_incr_ge_bpdb_im1),
        .I2(sig_sm_ld_calc2_reg),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h15100500)) 
    \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(sig_mmap_reset_reg),
        .I1(sig_addr_incr_ge_bpdb_im1),
        .I2(sig_sm_ld_calc2_reg),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBC8)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(sig_addr_incr_ge_bpdb_im1),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFDFDFDFDFD5DF)) 
    \sig_strbgen_bytes_ireg2[2]_i_2__0 
       (.I0(\sig_strbgen_bytes_ireg2[2]_i_3_n_0 ),
        .I1(in[5]),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[5]),
        .I5(sig_bytes_to_mbaa_ireg1[6]),
        .O(sig_addr_incr_ge_bpdb_im1));
  LUT6 #(
    .INIT(64'h0000000000004777)) 
    \sig_strbgen_bytes_ireg2[2]_i_3 
       (.I0(in[3]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .I4(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(sig_mmap_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[1]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_end_strb_ireg3[3]_i_1__0 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_mmap_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000011110)) 
    sig_xfer_len_eq_0_ireg3_i_1__0
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(sig_xfer_len_eq_0_im2));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_len_eq_0_im2),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_mmap_reset_reg));
  LUT4 #(
    .INIT(16'hFF2E)) 
    sig_xfer_reg_empty_i_1__0
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_mmap_reset_reg),
        .O(sig_xfer_reg_empty_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1__0_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1__0 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h00FC7FEC)) 
    \sig_xfer_strt_strb_ireg3[2]_i_1__0 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(lsig_start_vect),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_strt_strb_ireg3[1]_i_1__0_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_strt_strb_ireg3[2]_i_1__0_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_mmap_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(lsig_end_vect),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_mmap_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_sf" *) 
module system_axi_datamover_0_0_axi_datamover_rd_sf
   (p_2_out,
    DOBDO,
    out,
    ram_full_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_sf_allow_addr_req,
    \gc1.count_reg[6] ,
    FIFO_Full_reg,
    sig_slast_with_stop,
    sig_s_ready_out_reg,
    sig_ok_to_post_rd_addr0,
    \gc1.count_reg[6]_0 ,
    m_axi_mm2s_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    m_axi_mm2s_rdata,
    DIBDI,
    sig_init_reg2_reg,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    ram_full_i_reg_0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    sig_mstr2sf_cmd_valid,
    sig_sstrb_stop_mask,
    sig_s_ready_out_reg_0,
    sig_posted_to_axi_2_reg,
    sig_last_mmap_dbeat_reg_reg,
    ram_full_i_reg_1);
  output [31:0]p_2_out;
  output [4:0]DOBDO;
  output [0:0]out;
  output ram_full_i_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_sf_allow_addr_req;
  output \gc1.count_reg[6] ;
  output FIFO_Full_reg;
  output sig_slast_with_stop;
  output sig_s_ready_out_reg;
  output sig_ok_to_post_rd_addr0;
  output \gc1.count_reg[6]_0 ;
  input m_axi_mm2s_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input sig_init_reg2_reg;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input ram_full_i_reg_0;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  input sig_mstr2sf_cmd_valid;
  input [0:0]sig_sstrb_stop_mask;
  input sig_s_ready_out_reg_0;
  input sig_posted_to_axi_2_reg;
  input sig_last_mmap_dbeat_reg_reg;
  input [0:0]ram_full_i_reg_1;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [5:0]DIBDI;
  wire [4:0]DOBDO;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire I_DATA_FIFO_n_42;
  wire I_DATA_FIFO_n_45;
  wire I_DATA_FIFO_n_48;
  wire [0:0]SR;
  wire \gc1.count_reg[6] ;
  wire \gc1.count_reg[6]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [0:0]out;
  wire [31:0]p_2_out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [0:0]ram_full_i_reg_1;
  wire [37:37]sig_data_fifo_data_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg2_reg;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_mstr2sf_cmd_valid;
  wire sig_ok_to_post_rd_addr0;
  wire sig_ok_to_post_rd_addr_i_4_n_0;
  wire sig_posted_to_axi_2_reg;
  wire sig_rd_empty;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_sf_allow_addr_req;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr[0]_i_1_n_0 ;
  wire \sig_token_cntr[1]_i_1_n_0 ;
  wire \sig_token_cntr[2]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_2_n_0 ;
  wire [3:0]sig_token_cntr_reg__0;

  system_axi_datamover_0_0_axi_datamover_sfifo_autord I_DATA_FIFO
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .DIBDI(DIBDI),
        .DOBDO({sig_data_fifo_data_out,DOBDO}),
        .E(E),
        .FIFO_Full_reg(I_DATA_FIFO_n_45),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (I_DATA_FIFO_n_48),
        .Q(sig_rd_empty),
        .SR(SR),
        .empty_fwft_fb_o_i_reg(I_DATA_FIFO_n_42),
        .\gc1.count_reg[6] (\gc1.count_reg[6] ),
        .\gc1.count_reg[6]_0 (\gc1.count_reg[6]_0 ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out(p_2_out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .ram_full_i_reg_1(ram_full_i_reg_1),
        .sig_ok_to_post_rd_addr0(sig_ok_to_post_rd_addr0),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_token_cntr_reg[0] (sig_ok_to_post_rd_addr_i_4_n_0),
        .\sig_token_cntr_reg[3] (sig_token_cntr_reg__0));
  system_axi_datamover_0_0_axi_datamover_fifo__parameterized3 \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO 
       (.DOBDO(sig_data_fifo_data_out),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (I_DATA_FIFO_n_45),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 (I_DATA_FIFO_n_42),
        .Q(sig_rd_empty),
        .SR(SR),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_init_done(sig_init_done),
        .sig_init_reg2_reg(sig_init_reg2_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  FDRE #(
    .INIT(1'b0)) 
    \OMIT_UNPACKING.lsig_cmd_loaded_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_48),
        .Q(lsig_cmd_loaded),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_ok_to_post_rd_addr_i_4
       (.I0(sig_token_cntr_reg__0[0]),
        .I1(sig_token_cntr_reg__0[1]),
        .O(sig_ok_to_post_rd_addr_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_rd_addr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .Q(sig_sf_allow_addr_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_token_cntr[0]_i_1 
       (.I0(sig_token_cntr_reg__0[0]),
        .O(\sig_token_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF55005500B8FF)) 
    \sig_token_cntr[1]_i_1 
       (.I0(sig_posted_to_axi_2_reg),
        .I1(sig_token_cntr_reg__0[2]),
        .I2(sig_token_cntr_reg__0[3]),
        .I3(sig_last_mmap_dbeat_reg_reg),
        .I4(sig_token_cntr_reg__0[1]),
        .I5(sig_token_cntr_reg__0[0]),
        .O(\sig_token_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h99CCCCCCCCCC7433)) 
    \sig_token_cntr[2]_i_1 
       (.I0(sig_posted_to_axi_2_reg),
        .I1(sig_token_cntr_reg__0[2]),
        .I2(sig_token_cntr_reg__0[3]),
        .I3(sig_last_mmap_dbeat_reg_reg),
        .I4(sig_token_cntr_reg__0[1]),
        .I5(sig_token_cntr_reg__0[0]),
        .O(\sig_token_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55565557AAAAAAA8)) 
    \sig_token_cntr[3]_i_1 
       (.I0(sig_posted_to_axi_2_reg),
        .I1(sig_token_cntr_reg__0[1]),
        .I2(sig_token_cntr_reg__0[0]),
        .I3(sig_token_cntr_reg__0[2]),
        .I4(sig_token_cntr_reg__0[3]),
        .I5(sig_last_mmap_dbeat_reg_reg),
        .O(\sig_token_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00EE017F80EE01)) 
    \sig_token_cntr[3]_i_2 
       (.I0(sig_token_cntr_reg__0[0]),
        .I1(sig_token_cntr_reg__0[1]),
        .I2(sig_last_mmap_dbeat_reg_reg),
        .I3(sig_token_cntr_reg__0[3]),
        .I4(sig_token_cntr_reg__0[2]),
        .I5(sig_posted_to_axi_2_reg),
        .O(\sig_token_cntr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[0]_i_1_n_0 ),
        .Q(sig_token_cntr_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[1]_i_1_n_0 ),
        .Q(sig_token_cntr_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[2]_i_1_n_0 ),
        .Q(sig_token_cntr_reg__0[2]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[3]_i_2_n_0 ),
        .Q(sig_token_cntr_reg__0[3]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_status_cntl" *) 
module system_axi_datamover_0_0_axi_datamover_rd_status_cntl
   (sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rsc2stat_status,
    mm2s_dbg_data,
    SR,
    sig_push_rd_sts_reg,
    sig_rd_sts_reg_full0,
    m_axi_mm2s_aclk,
    sig_coelsc_reg_full_reg,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_rd_sts_okay_reg0,
    sig_data2rsc_decerr,
    mm2s_dbg_sel,
    D);
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [7:0]sig_rsc2stat_status;
  output [9:0]mm2s_dbg_data;
  input [0:0]SR;
  input sig_push_rd_sts_reg;
  input sig_rd_sts_reg_full0;
  input m_axi_mm2s_aclk;
  input sig_coelsc_reg_full_reg;
  input sig_rd_sts_interr_reg0;
  input sig_rd_sts_slverr_reg0;
  input sig_rd_sts_okay_reg0;
  input sig_data2rsc_decerr;
  input [0:0]mm2s_dbg_sel;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [9:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire sig_coelsc_reg_full_reg;
  wire sig_data2rsc_decerr;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

  LUT2 #(
    .INIT(4'hB)) 
    \mm2s_dbg_data[12]_INST_0 
       (.I0(sig_rsc2stat_status[0]),
        .I1(mm2s_dbg_sel),
        .O(mm2s_dbg_data[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mm2s_dbg_data[13]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(sig_rsc2stat_status[1]),
        .O(mm2s_dbg_data[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mm2s_dbg_data[14]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(sig_rsc2stat_status[2]),
        .O(mm2s_dbg_data[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mm2s_dbg_data[15]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(sig_rsc2stat_status[3]),
        .O(mm2s_dbg_data[4]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mm2s_dbg_data[16]_INST_0 
       (.I0(sig_rsc2stat_status[4]),
        .I1(mm2s_dbg_sel),
        .O(mm2s_dbg_data[5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mm2s_dbg_data[17]_INST_0 
       (.I0(sig_rsc2stat_status[5]),
        .I1(mm2s_dbg_sel),
        .O(mm2s_dbg_data[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mm2s_dbg_data[18]_INST_0 
       (.I0(sig_rsc2stat_status[6]),
        .I1(mm2s_dbg_sel),
        .O(mm2s_dbg_data[7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mm2s_dbg_data[19]_INST_0 
       (.I0(sig_rsc2stat_status[7]),
        .I1(mm2s_dbg_sel),
        .O(mm2s_dbg_data[8]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mm2s_dbg_data[21]_INST_0 
       (.I0(sig_rsc2stat_status_valid),
        .I1(mm2s_dbg_sel),
        .O(mm2s_dbg_data[9]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mm2s_dbg_data[7]_INST_0 
       (.I0(sig_rsc2stat_status_valid),
        .I1(mm2s_dbg_sel),
        .O(mm2s_dbg_data[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_rsc2stat_status[5]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rsc2stat_status[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(sig_rsc2stat_status[4]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_okay_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_okay_reg0),
        .Q(sig_rsc2stat_status[7]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_coelsc_reg_full_reg),
        .Q(sig_rsc2data_ready),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_reg_full0),
        .Q(sig_rsc2stat_status_valid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rsc2stat_status[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[0]),
        .Q(sig_rsc2stat_status[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[1]),
        .Q(sig_rsc2stat_status[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[2]),
        .Q(sig_rsc2stat_status[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[3]),
        .Q(sig_rsc2stat_status[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rddata_cntl" *) 
module system_axi_datamover_0_0_axi_datamover_rddata_cntl
   (sig_push_dqual_reg,
    \sig_addr_posted_cntr_reg[0]_0 ,
    sig_data2addr_stop_req,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_data2rsc_decerr,
    sig_init_done,
    sig_ld_new_cmd_reg,
    sig_wr_fifo,
    \sig_next_tag_reg_reg[3]_0 ,
    sig_rd_sts_reg_full0,
    sig_rd_sts_reg_empty_reg,
    sig_rd_sts_okay_reg0,
    sig_rd_sts_slverr_reg0,
    sig_rd_sts_interr_reg0,
    DIBDI,
    \count_reg[0] ,
    E,
    ram_full_i_reg,
    m_axi_mm2s_rready,
    sig_push_rd_sts_reg,
    mm2s_dbg_data,
    Q,
    sig_halt_cmplt_reg,
    \sig_sstrb_stop_mask_reg[3] ,
    SR,
    m_axi_mm2s_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    sig_init_reg2_reg,
    sig_s_h_halt_reg_reg,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    sig_rsc2data_ready,
    sig_mstr2data_cmd_valid,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    sig_rsc2stat_status_valid,
    sig_rsc2stat_status,
    m_axi_mm2s_rlast,
    ram_empty_fb_i_reg,
    m_axi_mm2s_rvalid,
    ram_full_i_reg_0,
    ram_full_fb_i_reg,
    m_axi_mm2s_rresp,
    mm2s_dbg_sel,
    sig_calc_error_reg_reg,
    mm2s_halt_cmplt,
    sig_sstrb_stop_mask,
    in,
    sig_posted_to_axi_reg);
  output sig_push_dqual_reg;
  output \sig_addr_posted_cntr_reg[0]_0 ;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output sig_data2rsc_decerr;
  output sig_init_done;
  output sig_ld_new_cmd_reg;
  output sig_wr_fifo;
  output \sig_next_tag_reg_reg[3]_0 ;
  output sig_rd_sts_reg_full0;
  output sig_rd_sts_reg_empty_reg;
  output sig_rd_sts_okay_reg0;
  output sig_rd_sts_slverr_reg0;
  output sig_rd_sts_interr_reg0;
  output [5:0]DIBDI;
  output [0:0]\count_reg[0] ;
  output [0:0]E;
  output ram_full_i_reg;
  output m_axi_mm2s_rready;
  output sig_push_rd_sts_reg;
  output [3:0]mm2s_dbg_data;
  output [3:0]Q;
  output sig_halt_cmplt_reg;
  output \sig_sstrb_stop_mask_reg[3] ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input sig_init_reg2_reg;
  input sig_s_h_halt_reg_reg;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  input sig_rsc2data_ready;
  input sig_mstr2data_cmd_valid;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input sig_rsc2stat_status_valid;
  input [2:0]sig_rsc2stat_status;
  input m_axi_mm2s_rlast;
  input ram_empty_fb_i_reg;
  input m_axi_mm2s_rvalid;
  input ram_full_i_reg_0;
  input ram_full_fb_i_reg;
  input [1:0]m_axi_mm2s_rresp;
  input [0:0]mm2s_dbg_sel;
  input sig_calc_error_reg_reg;
  input mm2s_halt_cmplt;
  input [0:0]sig_sstrb_stop_mask;
  input [19:0]in;
  input sig_posted_to_axi_reg;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_11_n_0 ;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]\count_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire [19:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire m_axi_mm2s_rready_INST_0_i_1_n_0;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire [3:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire mm2s_halt_cmplt;
  wire [3:0]p_0_in;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_i_4_n_0;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[0]_0 ;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_cmplt_last_dbeat;
  wire [26:0]sig_cmd_fifo_data_out;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_okay_reg_i_1_n_0;
  wire sig_coelsc_slverr_reg0;
  wire sig_coelsc_tag_reg0;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg_n_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_init_done;
  wire sig_init_reg2_reg;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire [3:0]sig_next_tag_reg;
  wire \sig_next_tag_reg_reg[3]_0 ;
  wire sig_posted_to_axi_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_empty_reg;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [2:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_s_h_halt_reg_reg;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_sstrb_stop_mask_reg[3] ;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h4040404040404000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_11 
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .I2(sig_data2addr_stop_req),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .I5(sig_addr_posted_cntr[1]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h000000F2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__0 
       (.I0(m_axi_mm2s_rvalid),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_11_n_0 ),
        .I3(ram_full_i_reg_0),
        .I4(ram_full_fb_i_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4 
       (.I0(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_cmd_cmplt_reg),
        .I5(m_axi_mm2s_rlast),
        .O(DIBDI[5]));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_5 
       (.I0(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_eof_reg),
        .I5(m_axi_mm2s_rlast),
        .O(DIBDI[4]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_6 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[3]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[3]),
        .I4(sig_data2addr_stop_req),
        .O(DIBDI[3]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_7 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[2]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_data2addr_stop_req),
        .O(DIBDI[2]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[1]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_data2addr_stop_req),
        .O(DIBDI[1]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_9 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[0]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_data2addr_stop_req),
        .O(DIBDI[0]));
  system_axi_datamover_0_0_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ,p_0_in}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ),
        .E(sig_push_dqual_reg),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .Q(sig_dbeat_cntr_reg__0),
        .SR(SR),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out({sig_cmd_fifo_data_out[26:23],sig_cmd_fifo_data_out[21:14],sig_cmd_fifo_data_out[3:0]}),
        .ram_full_i_reg(ram_full_i_reg_0),
        .sel(sig_wr_fifo),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .\sig_dbeat_cntr_reg[0]_0 (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .\sig_dbeat_cntr_reg[3] (sig_last_dbeat_i_3_n_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[7]_i_3_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_n_0),
        .sig_halt_reg_reg(sig_data2addr_stop_req),
        .sig_init_done(sig_init_done),
        .sig_init_reg2_reg(sig_init_reg2_reg),
        .sig_last_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3]_0 ),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  LUT2 #(
    .INIT(4'h6)) 
    \count[6]_i_1 
       (.I0(E),
        .I1(ram_empty_fb_i_reg),
        .O(\count_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000D00)) 
    m_axi_mm2s_rready_INST_0
       (.I0(ram_full_i_reg_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_data2rsc_valid),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .I5(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .O(m_axi_mm2s_rready));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_mm2s_rready_INST_0_i_1
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .O(m_axi_mm2s_rready_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mm2s_dbg_data[10]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(Q[2]),
        .O(mm2s_dbg_data[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mm2s_dbg_data[11]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(Q[3]),
        .O(mm2s_dbg_data[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mm2s_dbg_data[8]_INST_0 
       (.I0(Q[0]),
        .I1(mm2s_dbg_sel),
        .O(mm2s_dbg_data[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mm2s_dbg_data[9]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(Q[1]),
        .O(mm2s_dbg_data[1]));
  LUT6 #(
    .INIT(64'h0010001100100010)) 
    ram_full_fb_i_i_2
       (.I0(ram_full_i_reg_0),
        .I1(ram_full_fb_i_i_4_n_0),
        .I2(sig_data2addr_stop_req),
        .I3(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I4(sig_data2rsc_valid),
        .I5(m_axi_mm2s_rvalid),
        .O(ram_full_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_full_fb_i_i_4
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .O(ram_full_fb_i_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hB9996662)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_posted_to_axi_reg),
        .I1(\sig_addr_posted_cntr_reg[0]_0 ),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hAADAA4AA)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(\sig_addr_posted_cntr_reg[0]_0 ),
        .I4(sig_posted_to_axi_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hCCECC8CC)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(\sig_addr_posted_cntr_reg[0]_0 ),
        .I4(sig_posted_to_axi_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h15)) 
    sig_coelsc_okay_reg_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(m_axi_mm2s_rresp[1]),
        .I2(m_axi_mm2s_rvalid),
        .O(sig_coelsc_okay_reg_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    sig_coelsc_okay_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_okay_reg_i_1_n_0),
        .Q(sig_data2rsc_okay),
        .S(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_reg_full_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_mm2s_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_mm2s_rresp[0]),
        .I2(m_axi_mm2s_rvalid),
        .I3(m_axi_mm2s_rresp[1]),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_tag_reg0));
  LUT5 #(
    .INIT(32'h55D5D5D5)) 
    \sig_coelsc_tag_reg[3]_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .I1(sig_data2rsc_valid),
        .I2(sig_rsc2data_ready),
        .I3(sig_ld_new_cmd_reg),
        .I4(sig_next_calc_error_reg),
        .O(sig_coelsc_tag_reg0));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_coelsc_tag_reg[3]_i_2 
       (.I0(\sig_next_tag_reg_reg[3]_0 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[0]),
        .Q(Q[0]),
        .R(sig_coelsc_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[1]),
        .Q(Q[1]),
        .R(sig_coelsc_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[2]),
        .Q(Q[2]),
        .R(sig_coelsc_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[3]),
        .Q(Q[3]),
        .R(sig_coelsc_tag_reg0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(\sig_next_tag_reg_reg[3]_0 ),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .I4(sig_dbeat_cntr_reg__0[6]),
        .I5(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr_reg__0[0]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .D(p_0_in[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .D(p_0_in[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444445)) 
    sig_halt_cmplt_i_2
       (.I0(sig_calc_error_reg_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(mm2s_halt_cmplt),
        .O(sig_halt_cmplt_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg),
        .Q(sig_data2addr_stop_req),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    sig_last_dbeat_i_3
       (.I0(\sig_next_tag_reg_reg[3]_0 ),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .I5(sig_last_dbeat_i_4_n_0),
        .O(sig_last_dbeat_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_4
       (.I0(sig_dbeat_cntr_reg__0[5]),
        .I1(sig_dbeat_cntr_reg__0[4]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(sig_dbeat_cntr_reg__0[6]),
        .O(sig_last_dbeat_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(\sig_next_tag_reg_reg[3]_0 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(\sig_addr_posted_cntr_reg[0]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_eof_reg),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_last_strb_reg[0]),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_last_strb_reg[1]),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_last_strb_reg[2]),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_last_strb_reg[3]),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[14]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[15]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[16]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[0]),
        .Q(sig_next_tag_reg[0]),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[1]),
        .Q(sig_next_tag_reg[1]),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[2]),
        .Q(sig_next_tag_reg[2]),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[3]),
        .Q(sig_next_tag_reg[3]),
        .R(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_rsc2stat_status[0]),
        .O(sig_rd_sts_interr_reg0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    sig_rd_sts_okay_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_rsc2stat_status[0]),
        .I2(sig_data2rsc_okay),
        .I3(sig_rd_sts_slverr_reg0),
        .I4(sig_rsc2stat_status[1]),
        .I5(sig_data2rsc_decerr),
        .O(sig_rd_sts_okay_reg0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_rd_sts_reg_empty_i_1
       (.I0(sig_data2rsc_valid),
        .I1(sig_data2rsc_calc_err),
        .O(sig_rd_sts_reg_empty_reg));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_reg_full_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_reg_full_i_3
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_full0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(sig_rsc2stat_status[2]),
        .O(sig_rd_sts_slverr_reg0));
  LUT3 #(
    .INIT(8'hF2)) 
    \sig_sstrb_stop_mask[3]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask),
        .O(\sig_sstrb_stop_mask_reg[3] ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module system_axi_datamover_0_0_axi_datamover_reset
   (sig_init_reg_reg,
    s2mm_halt_cmplt,
    sig_stream_rst,
    s2mm_dbg_data,
    scndry_out,
    sig_fifo_ainit,
    sig_fifo_ainit_0,
    sig_cmd_stat_rst_user,
    SR,
    \sig_btt_cntr_dup_reg[0] ,
    sig_eop_sent_reg0,
    sig_init_reg2_reg,
    sig_halt_reg_reg,
    m_axi_s2mm_aresetn,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_aresetn,
    m_axis_s2mm_cmdsts_awclk,
    sig_addr_reg_empty_reg,
    s2mm_dbg_sel,
    sig_mvalid_stop,
    sig_eop_sent,
    sig_eop_sent_reg,
    sig_init_reg,
    sig_halt_reg,
    s2mm_halt);
  output sig_init_reg_reg;
  output s2mm_halt_cmplt;
  output sig_stream_rst;
  output [1:0]s2mm_dbg_data;
  output scndry_out;
  output sig_fifo_ainit;
  output sig_fifo_ainit_0;
  output sig_cmd_stat_rst_user;
  output [0:0]SR;
  output [0:0]\sig_btt_cntr_dup_reg[0] ;
  output sig_eop_sent_reg0;
  output sig_init_reg2_reg;
  output sig_halt_reg_reg;
  input m_axi_s2mm_aresetn;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_aresetn;
  input m_axis_s2mm_cmdsts_awclk;
  input sig_addr_reg_empty_reg;
  input [0:0]s2mm_dbg_sel;
  input sig_mvalid_stop;
  input sig_eop_sent;
  input sig_eop_sent_reg;
  input sig_init_reg;
  input sig_halt_reg;
  input s2mm_halt;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1__0_n_0 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1__0_n_0 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_aresetn;
  wire m_axis_s2mm_cmdsts_aresetn;
  wire m_axis_s2mm_cmdsts_awclk;
  wire p_0_out;
  wire p_2_out;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire scndry_out;
  wire sig_addr_reg_empty_reg;
  wire [0:0]\sig_btt_cntr_dup_reg[0] ;
  wire sig_cmd_stat_rst_user;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_n_0;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_fifo_ainit;
  wire sig_fifo_ainit_0;
  wire sig_halt_reg;
  wire sig_halt_reg_reg;
  wire sig_init_reg;
  wire sig_init_reg2_reg;
  wire sig_init_reg_reg;
  wire sig_mvalid_stop;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_i_1__0_n_0;
  wire sig_sec_neg_edge_plus_delay;
  wire sig_secondary_dly1;
  wire sig_stream_rst;

  system_axi_datamover_0_0_cdc_sync \GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_in(sig_sec_neg_edge_plus_delay),
        .scndry_out(p_2_out));
  system_axi_datamover_0_0_cdc_sync_0 \GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (p_2_out),
        .\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (sig_init_reg_reg),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_in(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_n_0),
        .s2mm_dbg_data(s2mm_dbg_data[1]),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .scndry_out(scndry_out),
        .\sig_btt_cntr_dup_reg[0] (\sig_btt_cntr_dup_reg[0] ),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_halt_cmplt_reg(sig_stream_rst),
        .sig_mvalid_stop(sig_mvalid_stop));
  system_axi_datamover_0_0_cdc_sync_1 \GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (sig_init_reg_reg),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .prmry_in(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_n_0),
        .s2mm_dbg_data(s2mm_dbg_data[0]),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .scndry_out(scndry_out),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_stream_rst),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2_reg(sig_init_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_i_1__0 
       (.I0(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ),
        .I1(sig_init_reg_reg),
        .I2(m_axis_s2mm_cmdsts_aresetn),
        .I3(sig_secondary_dly1),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(sig_sec_neg_edge_plus_delay),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(m_axis_s2mm_cmdsts_aresetn),
        .Q(sig_init_reg_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1__0 
       (.I0(sig_secondary_dly1),
        .I1(sig_init_reg_reg),
        .I2(m_axis_s2mm_cmdsts_aresetn),
        .I3(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ),
        .O(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1__0_n_0 ),
        .Q(sig_secondary_dly1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h2022)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1__0 
       (.I0(sig_secondary_dly1),
        .I1(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ),
        .I2(m_axis_s2mm_cmdsts_aresetn),
        .I3(sig_init_reg_reg),
        .O(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1__0_n_0 ),
        .Q(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(m_axi_s2mm_aresetn),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_addr_reg_empty_reg),
        .Q(s2mm_halt_cmplt),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1__0
       (.I0(sig_rst2all_stop_request),
        .I1(sig_halt_reg),
        .O(sig_halt_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_s_h_halt_reg_i_1__0
       (.I0(s2mm_halt),
        .I1(sig_rst2all_stop_request),
        .O(sig_s_h_halt_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_i_1__0_n_0),
        .Q(sig_rst2all_stop_request),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module system_axi_datamover_0_0_axi_datamover_reset_66
   (hold_ff_q_reg,
    mm2s_halt_cmplt,
    SR,
    sig_fifo_ainit,
    scndry_out,
    sig_cmd_stat_rst_user,
    mm2s_dbg_data,
    sig_s_ready_out_reg,
    sig_next_addr_reg0,
    \sig_data_reg_out_reg[31] ,
    sig_last_dbeat_reg,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_ld_new_cmd_reg_reg,
    sig_init_done_reg_2,
    sig_ok_to_post_rd_addr_reg,
    sig_halt_reg_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_next_eof_reg_reg,
    sig_posted_to_axi_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    hold_ff_q_reg_0,
    m_axi_mm2s_aresetn,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aresetn,
    m_axis_mm2s_cmdsts_aclk,
    sig_next_calc_error_reg_reg,
    mm2s_dbg_sel,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_sstrb_stop_mask,
    sig_addr_reg_full,
    m_axi_mm2s_arready,
    sig_addr2rsc_calc_error,
    sig_mvalid_stop,
    sig_init_reg2,
    sig_reset_reg,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_push_dqual_reg,
    sig_ld_new_cmd_reg,
    sig_init_done_2,
    sig_ok_to_post_rd_addr0,
    out,
    sig_data2addr_stop_req,
    mm2s_halt,
    ram_empty_fb_i_reg,
    m_axi_mm2s_rlast,
    ram_full_i_reg,
    sig_push_addr_reg1_out,
    sig_s_ready_out_reg_0,
    \gpregsm1.curr_fwft_state_reg[1] ,
    m_axis_mm2s_sts_tready,
    hold_ff_q,
    \gv.ram_valid_d1_reg );
  output hold_ff_q_reg;
  output mm2s_halt_cmplt;
  output [0:0]SR;
  output sig_fifo_ainit;
  output scndry_out;
  output sig_cmd_stat_rst_user;
  output [1:0]mm2s_dbg_data;
  output sig_s_ready_out_reg;
  output sig_next_addr_reg0;
  output [0:0]\sig_data_reg_out_reg[31] ;
  output sig_last_dbeat_reg;
  output sig_init_done_reg;
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output sig_ld_new_cmd_reg_reg;
  output sig_init_done_reg_2;
  output sig_ok_to_post_rd_addr_reg;
  output sig_halt_reg_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [0:0]sig_next_eof_reg_reg;
  output sig_posted_to_axi_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  output hold_ff_q_reg_0;
  input m_axi_mm2s_aresetn;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aresetn;
  input m_axis_mm2s_cmdsts_aclk;
  input sig_next_calc_error_reg_reg;
  input [0:0]mm2s_dbg_sel;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input [0:0]sig_sstrb_stop_mask;
  input sig_addr_reg_full;
  input m_axi_mm2s_arready;
  input sig_addr2rsc_calc_error;
  input sig_mvalid_stop;
  input sig_init_reg2;
  input sig_reset_reg;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_push_dqual_reg;
  input sig_ld_new_cmd_reg;
  input sig_init_done_2;
  input sig_ok_to_post_rd_addr0;
  input out;
  input sig_data2addr_stop_req;
  input mm2s_halt;
  input ram_empty_fb_i_reg;
  input m_axi_mm2s_rlast;
  input ram_full_i_reg;
  input sig_push_addr_reg1_out;
  input sig_s_ready_out_reg_0;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input m_axis_mm2s_sts_tready;
  input hold_ff_q;
  input \gv.ram_valid_d1_reg ;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1_n_0 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1_n_0 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ;
  wire [0:0]SR;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_aresetn;
  wire m_axi_mm2s_arready;
  wire m_axi_mm2s_rlast;
  wire m_axis_mm2s_cmdsts_aclk;
  wire m_axis_mm2s_cmdsts_aresetn;
  wire m_axis_mm2s_sts_tready;
  wire [1:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire p_0_out;
  wire p_1_out;
  wire p_2_out;
  wire ram_empty_fb_i_reg;
  wire ram_full_i_reg;
  wire scndry_out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_full;
  wire sig_cmd_stat_rst_user;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_n_0;
  wire sig_data2addr_stop_req;
  wire [0:0]\sig_data_reg_out_reg[31] ;
  wire sig_fifo_ainit;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_init_reg2;
  wire sig_last_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mvalid_stop;
  wire sig_next_addr_reg0;
  wire sig_next_calc_error_reg_reg;
  wire [0:0]sig_next_eof_reg_reg;
  wire sig_ok_to_post_rd_addr0;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_addr_reg1_out;
  wire sig_push_dqual_reg;
  wire sig_reset_reg;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_i_1_n_0;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_sec_neg_edge_plus_delay;
  wire sig_secondary_dly1;
  wire [0:0]sig_sstrb_stop_mask;

  system_axi_datamover_0_0_cdc_sync_67 \GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (p_1_out),
        .SR(SR),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .mm2s_dbg_data(mm2s_dbg_data[1]),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .prmry_in(sig_sec_neg_edge_plus_delay),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .scndry_out(p_2_out),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_full(sig_addr_reg_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_n_0),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_next_addr_reg0(sig_next_addr_reg0),
        .sig_next_eof_reg_reg(sig_next_eof_reg_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask));
  system_axi_datamover_0_0_cdc_sync_68 \GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (p_2_out),
        .\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (hold_ff_q_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .scndry_out(p_1_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_n_0),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_reg(sig_init_done_reg),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_init_done_reg_1(sig_init_done_reg_1),
        .sig_init_done_reg_2(sig_init_done_reg_2),
        .sig_init_reg2(sig_init_reg2),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_ok_to_post_rd_addr0(sig_ok_to_post_rd_addr0),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_reset_reg(sig_reset_reg));
  system_axi_datamover_0_0_cdc_sync_69 \GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (p_2_out),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (p_1_out),
        .\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (hold_ff_q_reg),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg_0),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_dbg_data(mm2s_dbg_data[0]),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .scndry_out(scndry_out),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_n_0),
        .sig_fifo_ainit(sig_fifo_ainit));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_i_1 
       (.I0(m_axis_mm2s_cmdsts_aresetn),
        .I1(hold_ff_q_reg),
        .I2(sig_secondary_dly1),
        .I3(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(sig_sec_neg_edge_plus_delay),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_cmdsts_aresetn),
        .Q(hold_ff_q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1 
       (.I0(sig_secondary_dly1),
        .I1(hold_ff_q_reg),
        .I2(m_axis_mm2s_cmdsts_aresetn),
        .I3(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ),
        .O(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1_n_0 ),
        .Q(sig_secondary_dly1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h2022)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1 
       (.I0(sig_secondary_dly1),
        .I1(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ),
        .I2(m_axis_mm2s_cmdsts_aresetn),
        .I3(hold_ff_q_reg),
        .O(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1_n_0 ),
        .Q(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(m_axi_mm2s_aresetn),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_next_calc_error_reg_reg),
        .Q(mm2s_halt_cmplt),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_s_h_halt_reg_i_1
       (.I0(mm2s_halt),
        .I1(sig_rst2all_stop_request),
        .O(sig_s_h_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_i_1_n_0),
        .Q(sig_rst2all_stop_request),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_full_wrap" *) 
module system_axi_datamover_0_0_axi_datamover_s2mm_full_wrap
   (m_axis_s2mm_sts_tdata,
    out,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    s2mm_wr_xfer_cmplt,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    s_axis_s2mm_tready,
    s2mm_halt_cmplt,
    s2mm_dbg_data,
    m_axis_s2mm_sts_tvalid,
    m_axi_s2mm_bready,
    s2mm_err,
    s_axis_s2mm_cmd_tready,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    s2mm_wr_len,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    m_axi_s2mm_aresetn,
    m_axis_s2mm_cmdsts_aresetn,
    s2mm_dbg_sel,
    m_axis_s2mm_sts_tready,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_wready,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tlast,
    m_axi_s2mm_awready,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tdata,
    s2mm_halt,
    s_axis_s2mm_cmd_tvalid,
    s2mm_allow_addr_req,
    m_axi_s2mm_bresp);
  output [7:0]m_axis_s2mm_sts_tdata;
  output out;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output s2mm_wr_xfer_cmplt;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output s_axis_s2mm_tready;
  output s2mm_halt_cmplt;
  output [24:0]s2mm_dbg_data;
  output m_axis_s2mm_sts_tvalid;
  output m_axi_s2mm_bready;
  output s2mm_err;
  output s_axis_s2mm_cmd_tready;
  output [31:0]m_axi_s2mm_awaddr;
  output [3:0]m_axi_s2mm_awlen;
  output [3:0]s2mm_wr_len;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input m_axi_s2mm_aresetn;
  input m_axis_s2mm_cmdsts_aresetn;
  input [0:0]s2mm_dbg_sel;
  input m_axis_s2mm_sts_tready;
  input m_axi_s2mm_bvalid;
  input m_axi_s2mm_wready;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tlast;
  input m_axi_s2mm_awready;
  input [3:0]s_axis_s2mm_tkeep;
  input [31:0]s_axis_s2mm_tdata;
  input s2mm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input s2mm_allow_addr_req;
  input [1:0]m_axi_s2mm_bresp;

  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_11 ;
  wire \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_6 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_33 ;
  wire \GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_34 ;
  wire \GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_37 ;
  wire \GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_38 ;
  wire \GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_39 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_33 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_34 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_35 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_36 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_84 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_85 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_86 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_87 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_88 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_89 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_10 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_13 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_9 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr0 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0 ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_fifo_ainit ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire I_ADDR_CNTL_n_8;
  wire I_ADDR_CNTL_n_9;
  wire \I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ;
  wire \I_CMD_FIFO/sig_fifo_ainit ;
  wire \I_CMD_FIFO/sig_init_reg ;
  wire I_CMD_STATUS_n_62;
  wire I_CMD_STATUS_n_72;
  wire I_CMD_STATUS_n_74;
  wire \I_DATA_FIFO/hold_ff_q ;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire \I_DRE_CNTL_FIFO/sig_wr_fifo ;
  wire I_RESET_n_12;
  wire I_RESET_n_13;
  wire \I_WRESP_STATUS_FIFO/sig_init_done ;
  wire I_WR_DATA_CNTL_n_35;
  wire I_WR_DATA_CNTL_n_36;
  wire I_WR_STATUS_CNTLR_n_0;
  wire I_WR_STATUS_CNTLR_n_26;
  wire dre2skid_wready;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_aresetn;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_cmdsts_aresetn;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire out;
  wire p_0_in;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire p_0_out;
  wire p_11_out;
  wire p_14_out;
  wire [3:0]p_17_out;
  wire [3:0]p_19_out;
  wire p_1_out;
  wire [1:1]p_20_out;
  wire p_22_out;
  wire [0:0]p_27_out;
  wire p_2_out;
  wire [31:3]p_30_out;
  wire p_3_out;
  wire [15:0]p_5_out;
  wire p_5_out_0;
  wire p_6_out;
  wire [3:0]p_8_out;
  wire p_9_out;
  wire s2mm_allow_addr_req;
  wire [24:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire s2mm_err;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire [3:0]s2mm_wr_len;
  wire s2mm_wr_xfer_cmplt;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire [67:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user;
  wire sig_data2addr_stop_req;
  wire sig_data2all_tlast_error;
  wire sig_data2rst_stop_cmplt;
  wire sig_data2skid_wlast;
  wire [3:0]sig_data2skid_wstrb;
  wire sig_data2skid_wvalid;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire [3:0]sig_data2wsc_tag;
  wire sig_data_reg_out0;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast;
  wire sig_halt_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_ibtt2wdc_error;
  wire [31:0]sig_ibtt2wdc_tdata;
  wire sig_ibtt2wdc_tvalid;
  wire sig_input_reg_empty;
  wire [0:0]sig_len_fifo_data_out;
  wire sig_len_fifo_empty;
  wire sig_len_fifo_full;
  wire sig_mmap_reset_reg;
  wire sig_mvalid_stop;
  wire sig_ok_to_post_wr_addr;
  wire sig_prim2sec_rst_reg2_n;
  wire sig_push_input_reg11_out;
  wire sig_push_to_wsc;
  wire sig_realign2wdc_eop_error;
  wire sig_s2mm_ld_nxt_len0;
  wire sig_skid2data_wready;
  wire sig_sm_halt_reg;
  wire sig_stop_request;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_uncom_wrcnt11_out;
  wire sig_wdc2ibtt_tready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2rst_stop_cmplt;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [31:0]skid2dre_wdata;
  wire skid2dre_wlast;
  wire [3:0]skid2dre_wstrb;
  wire skid2dre_wvalid;

  system_axi_datamover_0_0_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF 
       (.E(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18 ),
        .Q(skid2dre_wstrb),
        .SR(sig_data_reg_out0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in2_in),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .\sig_data_skid_reg_reg[31]_0 (skid2dre_wdata),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_dly3_reg(I_WR_DATA_CNTL_n_35),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .\sig_mssa_index_reg_out_reg[0] (\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_11 ),
        .\sig_mssa_index_reg_out_reg[1] (\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_6 ),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_s_ready_dup4_reg(skid2dre_wvalid),
        .sig_s_ready_out_reg_0(dre2skid_wready),
        .sig_stop_request(sig_stop_request),
        .sig_stream_rst(sig_stream_rst),
        .skid2dre_wlast(skid2dre_wlast));
  system_axi_datamover_0_0_axi_datamover_wr_sf \GEN_INCLUDE_GP_SF.I_S2MM_GP_SF 
       (.D(sig_ibtt2wdc_tdata),
        .DI(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_10 ),
        .DIBDI({sig_realign2wdc_eop_error,sig_dre2ibtt_tlast}),
        .DOBDO(sig_ibtt2wdc_error),
        .E(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_9 ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_len_fifo_empty),
        .Q(sig_dre2ibtt_tdata),
        .S(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12 ),
        .hold_ff_q(\I_DATA_FIFO/hold_ff_q ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_33 ),
        .ram_full_i_reg(\GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_34 ),
        .ram_full_i_reg_0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17 ),
        .ram_full_i_reg_1(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_13 ),
        .s2mm_wr_len(s2mm_wr_len),
        .sel(I_WR_DATA_CNTL_n_36),
        .sig_cmd_empty_reg(p_0_in),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_ok_to_post_wr_addr_reg_0({\GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_37 ,\GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_38 ,\GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_39 }),
        .sig_posted_to_axi_2_reg(out),
        .sig_posted_to_axi_2_reg_0(I_ADDR_CNTL_n_9),
        .sig_s2mm_ld_nxt_len_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_uncom_wrcnt11_out(sig_uncom_wrcnt11_out),
        .\sig_uncom_wrcnt_reg[3]_0 (sig_len_fifo_data_out),
        .\sig_uncom_wrcnt_reg[7]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16 }),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready));
  system_axi_datamover_0_0_axi_datamover_pcc__parameterized0 \GEN_INCLUDE_PCC.I_MSTR_PCC 
       (.FIFO_Full_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1 ),
        .\gv.ram_valid_d1_reg (I_CMD_STATUS_n_62),
        .hold_ff_q(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ),
        .hold_ff_q_reg(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_89 ),
        .in({p_1_out,p_2_out,p_3_out,p_5_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_11_out(p_11_out),
        .p_22_out(p_22_out),
        .p_27_out(p_27_out),
        .p_9_out(p_9_out),
        .s2mm_dbg_data({s2mm_dbg_data[23:19],s2mm_dbg_data[3]}),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s2mm_err(s2mm_err),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg_0(I_CMD_STATUS_n_72),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd2mstr_command({sig_cmd2mstr_command[67:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_2(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_3(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_4(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_84 ),
        .sig_init_done_reg_0(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_85 ),
        .sig_init_done_reg_1(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_86 ),
        .sig_init_done_reg_2(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_87 ),
        .sig_init_done_reg_3(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_88 ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .\sig_next_addr_reg_reg[31] ({p_30_out,p_0_out,p_20_out,p_6_out}),
        .sig_next_sequential_reg_reg({p_14_out,p_17_out,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_33 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_34 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_35 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_36 ,p_19_out,p_8_out}),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_s2mm_ld_nxt_len0(sig_s2mm_ld_nxt_len0),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_0(\I_DRE_CNTL_FIFO/sig_wr_fifo ));
  system_axi_datamover_0_0_axi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.D(skid2dre_wdata),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17 ),
        .DI(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_10 ),
        .DIBDI({sig_realign2wdc_eop_error,sig_dre2ibtt_tlast}),
        .E(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_9 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1 ),
        .Q(sig_dre2ibtt_tdata),
        .S(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12 ),
        .SR(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr0 ),
        .in({p_1_out,p_2_out,p_3_out,p_5_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(dre2skid_wready),
        .p_9_out(p_9_out),
        .ram_full_fb_i_reg(\GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_34 ),
        .ram_full_i_reg(p_0_in),
        .sig_eop_sent(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent ),
        .sig_eop_sent_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg ),
        .sig_eop_sent_reg0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0 ),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_last_reg_out_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18 ),
        .sig_m_valid_dup_reg(p_0_in2_in),
        .sig_m_valid_out_reg(skid2dre_wvalid),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_posted_to_axi_2_reg(out),
        .\sig_s2mm_wr_len_reg[0] (sig_len_fifo_data_out),
        .\sig_strb_reg_out_reg[1] (\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_6 ),
        .\sig_strb_reg_out_reg[2] (\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_11 ),
        .\sig_strb_reg_out_reg[3] (skid2dre_wstrb),
        .sig_stream_rst(sig_stream_rst),
        .sig_uncom_wrcnt11_out(sig_uncom_wrcnt11_out),
        .\sig_uncom_wrcnt_reg[7] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_13 ),
        .\sig_uncom_wrcnt_reg[7]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16 }),
        .\sig_uncom_wrcnt_reg[7]_1 ({\GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_37 ,\GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_38 ,\GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_39 }),
        .sig_wr_fifo(\I_DRE_CNTL_FIFO/sig_wr_fifo ),
        .skid2dre_wlast(skid2dre_wlast));
  system_axi_datamover_0_0_axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.\INFERRED_GEN.cnt_i_reg[2] (I_ADDR_CNTL_n_9),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_len_fifo_empty),
        .in({p_1_out,p_27_out,p_19_out,p_30_out,p_0_out,p_20_out,p_6_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .out(out),
        .p_22_out(p_22_out),
        .s2mm_allow_addr_req(s2mm_allow_addr_req),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .\sig_addr_posted_cntr_reg[3] (sig_addr2data_addr_posted),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_halt_cmplt_reg(I_ADDR_CNTL_n_8),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_mmap_reset_reg_reg(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_87 ),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ),
        .sig_wsc2rst_stop_cmplt(sig_wsc2rst_stop_cmplt));
  system_axi_datamover_0_0_axi_datamover_cmd_status I_CMD_STATUS
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .\gv.ram_valid_d1_reg (I_CMD_STATUS_n_62),
        .hold_ff_q(\I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/hold_ff_q ),
        .in(p_1_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .p_5_out(p_5_out_0),
        .s2mm_dbg_data({s2mm_dbg_data[17],s2mm_dbg_data[4],s2mm_dbg_data[2]}),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .scndry_out(sig_prim2sec_rst_reg2_n),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(I_CMD_STATUS_n_72),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_dqual_reg_empty_reg(I_CMD_STATUS_n_74),
        .sig_fifo_ainit(\I_CMD_FIFO/sig_fifo_ainit ),
        .sig_fifo_ainit_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_fifo_ainit ),
        .sig_init_done(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_reg(\I_CMD_FIFO/sig_init_reg ),
        .sig_init_reg_reg(I_RESET_n_12),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_input_tag_reg_reg[3] ({sig_cmd2mstr_command[67:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .sig_mmap_reset_reg_reg(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_84 ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_sm_halt_reg_reg(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_89 ),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  system_axi_datamover_0_0_axi_datamover_reset I_RESET
       (.SR(sig_data_reg_out0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_aresetn(m_axi_s2mm_aresetn),
        .m_axis_s2mm_cmdsts_aresetn(m_axis_s2mm_cmdsts_aresetn),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .s2mm_dbg_data(s2mm_dbg_data[1:0]),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .scndry_out(sig_prim2sec_rst_reg2_n),
        .sig_addr_reg_empty_reg(I_ADDR_CNTL_n_8),
        .\sig_btt_cntr_dup_reg[0] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr0 ),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_eop_sent(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent ),
        .sig_eop_sent_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg ),
        .sig_eop_sent_reg0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0 ),
        .sig_fifo_ainit(\I_CMD_FIFO/sig_fifo_ainit ),
        .sig_fifo_ainit_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_fifo_ainit ),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg(I_RESET_n_13),
        .sig_init_reg(\I_CMD_FIFO/sig_init_reg ),
        .sig_init_reg2_reg(I_RESET_n_12),
        .sig_init_reg_reg(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_stream_rst(sig_stream_rst));
  system_axi_datamover_0_0_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D(sig_ibtt2wdc_tdata),
        .Q(sig_strb_skid_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(p_0_in3_in),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2skid_wvalid(sig_data2skid_wvalid),
        .\sig_dbeat_cntr_reg[7] (sig_skid2data_wready),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .\sig_next_strt_strb_reg_reg[3] (sig_data2skid_wstrb),
        .\sig_next_strt_strb_reg_reg[3]_0 (sig_strb_skid_mux_out),
        .sig_stream_rst(sig_stream_rst));
  system_axi_datamover_0_0_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.DOBDO(sig_ibtt2wdc_error),
        .FIFO_Full_reg(I_WR_STATUS_CNTLR_n_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(sig_strb_skid_reg),
        .hold_ff_q(\I_DATA_FIFO/hold_ff_q ),
        .in({sig_data2wsc_tag[3],sig_data2wsc_tag[2],sig_data2wsc_tag[1],sig_data2wsc_tag[0],sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_33 ),
        .p_11_out(p_11_out),
        .s2mm_dbg_data({s2mm_dbg_data[24],s2mm_dbg_data[9:6]}),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s2mm_wr_len(s2mm_wr_len),
        .s2mm_wr_xfer_cmplt(s2mm_wr_xfer_cmplt),
        .sel(I_WR_DATA_CNTL_n_36),
        .sig_calc_error_reg_reg({p_1_out,p_2_out,p_14_out,p_17_out,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_33 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_34 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_35 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_36 ,p_19_out,p_8_out}),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2skid_wvalid(sig_data2skid_wvalid),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg(I_WR_STATUS_CNTLR_n_26),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_74),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_mmap_reset_reg_reg(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_88 ),
        .sig_posted_to_axi_reg(sig_addr2data_addr_posted),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_s2mm_ld_nxt_len0(sig_s2mm_ld_nxt_len0),
        .sig_s_ready_dup_reg(p_0_in3_in),
        .sig_s_ready_out_reg(sig_skid2data_wready),
        .sig_sready_stop_reg_reg(I_WR_DATA_CNTL_n_35),
        .sig_stop_request(sig_stop_request),
        .\sig_strb_reg_out_reg[3] (sig_strb_skid_mux_out),
        .\sig_strb_skid_reg_reg[3] (sig_data2skid_wstrb),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  system_axi_datamover_0_0_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.DOBDO(sig_ibtt2wdc_error),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (I_WR_STATUS_CNTLR_n_26),
        .\INFERRED_GEN.cnt_i_reg[0] (I_WR_STATUS_CNTLR_n_0),
        .in({sig_data2wsc_tag[3],sig_data2wsc_tag[2],sig_data2wsc_tag[1],sig_data2wsc_tag[0],sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .p_5_out(p_5_out_0),
        .s2mm_dbg_data({s2mm_dbg_data[18],s2mm_dbg_data[16:10],s2mm_dbg_data[5]}),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_mmap_reset_reg_reg(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_85 ),
        .sig_mmap_reset_reg_reg_0(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_86 ),
        .sig_posted_to_axi_reg(sig_addr2data_addr_posted),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_s_h_halt_reg_reg(I_RESET_n_13),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2rst_stop_cmplt(sig_wsc2rst_stop_cmplt),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_realign" *) 
module system_axi_datamover_0_0_axi_datamover_s2mm_realign
   (out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_eop_sent_reg,
    sig_eop_sent,
    sig_init_reg2,
    sig_inhibit_rdy_n,
    DIBDI,
    sig_wr_fifo,
    E,
    DI,
    sig_uncom_wrcnt11_out,
    S,
    \sig_uncom_wrcnt_reg[7] ,
    \sig_uncom_wrcnt_reg[7]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    sig_last_reg_out_reg,
    Q,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    skid2dre_wlast,
    sig_eop_sent_reg0,
    sig_mmap_reset_reg,
    p_9_out,
    sig_m_valid_out_reg,
    ram_full_i_reg,
    sig_posted_to_axi_2_reg,
    SR,
    \sig_s2mm_wr_len_reg[0] ,
    \sig_uncom_wrcnt_reg[7]_1 ,
    ram_full_fb_i_reg,
    sig_m_valid_dup_reg,
    in,
    D,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[1] ,
    \sig_strb_reg_out_reg[2] );
  output out;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_eop_sent_reg;
  output sig_eop_sent;
  output sig_init_reg2;
  output sig_inhibit_rdy_n;
  output [1:0]DIBDI;
  output sig_wr_fifo;
  output [0:0]E;
  output [0:0]DI;
  output sig_uncom_wrcnt11_out;
  output [0:0]S;
  output \sig_uncom_wrcnt_reg[7] ;
  output [2:0]\sig_uncom_wrcnt_reg[7]_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]sig_last_reg_out_reg;
  output [31:0]Q;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input skid2dre_wlast;
  input sig_eop_sent_reg0;
  input sig_mmap_reset_reg;
  input p_9_out;
  input sig_m_valid_out_reg;
  input ram_full_i_reg;
  input sig_posted_to_axi_2_reg;
  input [0:0]SR;
  input [0:0]\sig_s2mm_wr_len_reg[0] ;
  input [2:0]\sig_uncom_wrcnt_reg[7]_1 ;
  input ram_full_fb_i_reg;
  input sig_m_valid_dup_reg;
  input [18:0]in;
  input [31:0]D;
  input [3:0]\sig_strb_reg_out_reg[3] ;
  input \sig_strb_reg_out_reg[1] ;
  input \sig_strb_reg_out_reg[2] ;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]DI;
  wire [1:0]DIBDI;
  wire [0:0]E;
  wire \FSM_sequential_sig_cmdcntl_sm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_sig_cmdcntl_sm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_sig_cmdcntl_sm_state[2]_i_1_n_0 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_16 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire I_DRE_CNTL_FIFO_n_5;
  wire [31:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [18:0]in;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_7_out;
  wire p_9_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire [25:6]sig_cmd_fifo_data_out;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_cmdcntl_sm_state;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire [0:0]sig_last_reg_out_reg;
  wire sig_m_valid_dup_reg;
  wire sig_m_valid_out_reg;
  wire sig_mmap_reset_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_rd_empty;
  wire [0:0]\sig_s2mm_wr_len_reg[0] ;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire \sig_strb_reg_out_reg[1] ;
  wire \sig_strb_reg_out_reg[2] ;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire sig_stream_rst;
  wire sig_uncom_wrcnt11_out;
  wire \sig_uncom_wrcnt_reg[7] ;
  wire [2:0]\sig_uncom_wrcnt_reg[7]_0 ;
  wire [2:0]\sig_uncom_wrcnt_reg[7]_1 ;
  wire sig_wr_fifo;
  wire skid2dre_wlast;

  LUT5 #(
    .INIT(32'h00000040)) 
    \/i_ 
       (.I0(sig_cmdcntl_sm_state[2]),
        .I1(sig_cmdcntl_sm_state[0]),
        .I2(p_7_out),
        .I3(sig_rd_empty),
        .I4(sig_cmd_fifo_data_out[25]),
        .O(sig_sm_ld_dre_cmd_ns));
  LUT5 #(
    .INIT(32'h50515555)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_1 
       (.I0(sig_cmdcntl_sm_state[2]),
        .I1(p_7_out),
        .I2(sig_rd_empty),
        .I3(sig_cmd_fifo_data_out[25]),
        .I4(sig_cmdcntl_sm_state[0]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000455044404)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_1 
       (.I0(sig_cmdcntl_sm_state[2]),
        .I1(sig_cmdcntl_sm_state[1]),
        .I2(sig_cmd_fifo_data_out[24]),
        .I3(sig_cmdcntl_sm_state[0]),
        .I4(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_16 ),
        .I5(I_DRE_CNTL_FIFO_n_5),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400F40)) 
    \FSM_sequential_sig_cmdcntl_sm_state[2]_i_1 
       (.I0(sig_rd_empty),
        .I1(sig_cmd_fifo_data_out[25]),
        .I2(sig_cmdcntl_sm_state[0]),
        .I3(sig_cmdcntl_sm_state[2]),
        .I4(sig_cmdcntl_sm_state[1]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_cmdcntl_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_cmdcntl_sm_state[0]_i_1_n_0 ),
        .Q(sig_cmdcntl_sm_state[0]),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_cmdcntl_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_1_n_0 ),
        .Q(sig_cmdcntl_sm_state[1]),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_cmdcntl_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_cmdcntl_sm_state[2]_i_1_n_0 ),
        .Q(sig_cmdcntl_sm_state[2]),
        .R(sig_stream_rst));
  system_axi_datamover_0_0_axi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (Q),
        .DI(DI),
        .DIBDI(DIBDI),
        .E(E),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_16 ),
        .Q(sig_rd_empty),
        .S(S),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_eop_sent_reg_reg_0(sig_eop_sent),
        .sig_init_reg_reg(sig_eop_sent_reg),
        .sig_input_eof_reg_reg({sig_cmd_fifo_data_out[23],sig_cmd_fifo_data_out[21:6]}),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .sig_m_valid_dup_reg(sig_m_valid_dup_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .\sig_s2mm_wr_len_reg[0] (\sig_s2mm_wr_len_reg[0] ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[2] (\sig_strb_reg_out_reg[2] ),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_uncom_wrcnt11_out(sig_uncom_wrcnt11_out),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7] ),
        .\sig_uncom_wrcnt_reg[7]_0 (\sig_uncom_wrcnt_reg[7]_0 ),
        .\sig_uncom_wrcnt_reg[7]_1 (\sig_uncom_wrcnt_reg[7]_1 ),
        .skid2dre_wlast(skid2dre_wlast));
  system_axi_datamover_0_0_axi_datamover_fifo__parameterized6 I_DRE_CNTL_FIFO
       (.\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (I_DRE_CNTL_FIFO_n_5),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .Q(sig_rd_empty),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[25:23],sig_cmd_fifo_data_out[21:6]}),
        .p_9_out(p_9_out),
        .sel(sig_wr_fifo),
        .sig_init_reg2(sig_init_reg2),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_dre_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_scatter" *) 
module system_axi_datamover_0_0_axi_datamover_s2mm_scatter
   (out,
    sig_init_reg_reg,
    sig_eop_sent_reg_reg_0,
    p_7_out,
    DIBDI,
    E,
    DI,
    sig_uncom_wrcnt11_out,
    S,
    \sig_uncom_wrcnt_reg[7] ,
    \sig_uncom_wrcnt_reg[7]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    sig_last_reg_out_reg,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    skid2dre_wlast,
    sig_eop_sent_reg0,
    sig_input_eof_reg_reg,
    sig_mmap_reset_reg,
    sig_m_valid_out_reg,
    ram_full_i_reg,
    sig_sm_ld_dre_cmd,
    sig_posted_to_axi_2_reg,
    SR,
    \sig_s2mm_wr_len_reg[0] ,
    \sig_uncom_wrcnt_reg[7]_1 ,
    ram_full_fb_i_reg,
    sig_m_valid_dup_reg,
    Q,
    D,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[1] ,
    \sig_strb_reg_out_reg[2] );
  output out;
  output sig_init_reg_reg;
  output sig_eop_sent_reg_reg_0;
  output p_7_out;
  output [1:0]DIBDI;
  output [0:0]E;
  output [0:0]DI;
  output sig_uncom_wrcnt11_out;
  output [0:0]S;
  output \sig_uncom_wrcnt_reg[7] ;
  output [2:0]\sig_uncom_wrcnt_reg[7]_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [0:0]sig_last_reg_out_reg;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  output [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input skid2dre_wlast;
  input sig_eop_sent_reg0;
  input [16:0]sig_input_eof_reg_reg;
  input sig_mmap_reset_reg;
  input sig_m_valid_out_reg;
  input ram_full_i_reg;
  input sig_sm_ld_dre_cmd;
  input sig_posted_to_axi_2_reg;
  input [0:0]SR;
  input [0:0]\sig_s2mm_wr_len_reg[0] ;
  input [2:0]\sig_uncom_wrcnt_reg[7]_1 ;
  input ram_full_fb_i_reg;
  input sig_m_valid_dup_reg;
  input [0:0]Q;
  input [31:0]D;
  input [3:0]\sig_strb_reg_out_reg[3] ;
  input \sig_strb_reg_out_reg[1] ;
  input \sig_strb_reg_out_reg[2] ;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]DI;
  wire [1:0]DIBDI;
  wire [0:0]E;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire I_MSSAI_SKID_BUF_n_5;
  wire I_MSSAI_SKID_BUF_n_6;
  wire I_TSTRB_FIFO_n_0;
  wire I_TSTRB_FIFO_n_12;
  wire I_TSTRB_FIFO_n_13;
  wire I_TSTRB_FIFO_n_14;
  wire I_TSTRB_FIFO_n_15;
  wire [0:0]Q;
  wire [0:0]S;
  wire SLICE_INSERTION_n_10;
  wire SLICE_INSERTION_n_11;
  wire SLICE_INSERTION_n_12;
  wire SLICE_INSERTION_n_13;
  wire SLICE_INSERTION_n_14;
  wire SLICE_INSERTION_n_15;
  wire SLICE_INSERTION_n_16;
  wire SLICE_INSERTION_n_3;
  wire SLICE_INSERTION_n_4;
  wire SLICE_INSERTION_n_5;
  wire SLICE_INSERTION_n_6;
  wire SLICE_INSERTION_n_7;
  wire SLICE_INSERTION_n_8;
  wire SLICE_INSERTION_n_9;
  wire [0:0]SR;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_1_in2_in;
  wire p_7_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire [15:0]sel0;
  wire [1:0]sig_btt_cntr;
  wire sig_btt_cntr02_out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [15:0]sig_btt_cntr_dup;
  wire [15:0]sig_btt_cntr_prv0;
  wire sig_btt_cntr_prv0_carry__0_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_1;
  wire sig_btt_cntr_prv0_carry__0_n_2;
  wire sig_btt_cntr_prv0_carry__0_n_3;
  wire sig_btt_cntr_prv0_carry__1_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_1;
  wire sig_btt_cntr_prv0_carry__1_n_2;
  wire sig_btt_cntr_prv0_carry__1_n_3;
  wire sig_btt_cntr_prv0_carry__2_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__2_n_1;
  wire sig_btt_cntr_prv0_carry__2_n_2;
  wire sig_btt_cntr_prv0_carry__2_n_3;
  wire sig_btt_cntr_prv0_carry_i_1_n_0;
  wire sig_btt_cntr_prv0_carry_i_2_n_0;
  wire sig_btt_cntr_prv0_carry_i_3_n_0;
  wire sig_btt_cntr_prv0_carry_i_4_n_0;
  wire sig_btt_cntr_prv0_carry_n_0;
  wire sig_btt_cntr_prv0_carry_n_1;
  wire sig_btt_cntr_prv0_carry_n_2;
  wire sig_btt_cntr_prv0_carry_n_3;
  wire \sig_btt_cntr_reg_n_0_[10] ;
  wire \sig_btt_cntr_reg_n_0_[11] ;
  wire \sig_btt_cntr_reg_n_0_[12] ;
  wire \sig_btt_cntr_reg_n_0_[13] ;
  wire \sig_btt_cntr_reg_n_0_[14] ;
  wire \sig_btt_cntr_reg_n_0_[15] ;
  wire \sig_btt_cntr_reg_n_0_[2] ;
  wire \sig_btt_cntr_reg_n_0_[3] ;
  wire \sig_btt_cntr_reg_n_0_[4] ;
  wire \sig_btt_cntr_reg_n_0_[5] ;
  wire \sig_btt_cntr_reg_n_0_[6] ;
  wire \sig_btt_cntr_reg_n_0_[7] ;
  wire \sig_btt_cntr_reg_n_0_[8] ;
  wire \sig_btt_cntr_reg_n_0_[9] ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_i_2_n_0;
  wire sig_btt_eq_0_i_3_n_0;
  wire sig_btt_eq_0_i_4_n_0;
  wire sig_btt_eq_0_i_5_n_0;
  wire sig_btt_eq_0_i_6_n_0;
  wire sig_btt_lteq_max_first_incr;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_1;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_2;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_3;
  wire sig_btt_lteq_max_first_incr0_carry_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_1;
  wire sig_btt_lteq_max_first_incr0_carry_n_2;
  wire sig_btt_lteq_max_first_incr0_carry_n_3;
  wire sig_cmd_full;
  wire sig_curr_eof_reg;
  wire sig_curr_eof_reg_i_1_n_0;
  wire [1:0]sig_curr_strt_offset;
  wire \sig_curr_strt_offset[0]_i_1_n_0 ;
  wire \sig_curr_strt_offset[1]_i_1_n_0 ;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg0;
  wire sig_eop_sent_reg_reg_0;
  wire sig_err_underflow_reg;
  wire [1:0]sig_fifo_mssai;
  wire \sig_fifo_mssai[0]_i_1_n_0 ;
  wire \sig_fifo_mssai[1]_i_1_n_0 ;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg_reg;
  wire [16:0]sig_input_eof_reg_reg;
  wire [0:0]sig_last_reg_out_reg;
  wire sig_m_valid_dup_reg;
  wire sig_m_valid_out_reg;
  wire \sig_max_first_increment[0]_i_1_n_0 ;
  wire \sig_max_first_increment[1]_i_1_n_0 ;
  wire \sig_max_first_increment[2]_i_1_n_0 ;
  wire \sig_max_first_increment_reg_n_0_[0] ;
  wire \sig_max_first_increment_reg_n_0_[1] ;
  wire \sig_max_first_increment_reg_n_0_[2] ;
  wire sig_mmap_reset_reg;
  wire \sig_next_strt_offset[0]_i_1_n_0 ;
  wire \sig_next_strt_offset[1]_i_1_n_0 ;
  wire [1:0]sig_next_strt_offset_reg__0;
  wire sig_posted_to_axi_2_reg;
  wire sig_rd_empty;
  wire [0:0]\sig_s2mm_wr_len_reg[0] ;
  wire sig_sm_ld_dre_cmd;
  wire \sig_strb_reg_out_reg[1] ;
  wire \sig_strb_reg_out_reg[2] ;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire sig_stream_rst;
  wire sig_strm_tready;
  wire sig_strm_tvalid;
  wire sig_tlast_error_reg;
  wire [7:4]sig_tstrb_fifo_data_out;
  wire sig_uncom_wrcnt11_out;
  wire \sig_uncom_wrcnt_reg[7] ;
  wire [2:0]\sig_uncom_wrcnt_reg[7]_0 ;
  wire [2:0]\sig_uncom_wrcnt_reg[7]_1 ;
  wire sig_valid_fifo_ld9_out;
  wire skid2dre_wlast;
  wire [8:4]slice_insert_data;
  wire slice_insert_valid;
  wire [3:3]NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2 
       (.I0(p_7_out),
        .I1(Q),
        .O(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_5),
        .Q(sig_err_underflow_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(DIBDI[1]),
        .Q(sig_tlast_error_reg),
        .R(sig_stream_rst));
  system_axi_datamover_0_0_axi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (sig_strm_tvalid),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .DI(DI),
        .DIBDI(DIBDI[1]),
        .\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg (I_MSSAI_SKID_BUF_n_5),
        .\INFERRED_GEN.cnt_i_reg[1] (I_MSSAI_SKID_BUF_n_6),
        .Q(sig_rd_empty),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_1_in2_in),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(I_TSTRB_FIFO_n_15),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_err_underflow_reg(sig_err_underflow_reg),
        .sig_last_reg_out_reg_0(out),
        .sig_last_reg_out_reg_1(sig_last_reg_out_reg),
        .sig_m_valid_dup_reg_0(sig_m_valid_dup_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .sig_mmap_reset_reg(sig_mmap_reset_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[2] (\sig_strb_reg_out_reg[2] ),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tready(sig_strm_tready),
        .sig_tlast_error_reg(sig_tlast_error_reg),
        .skid2dre_wlast(skid2dre_wlast),
        .\storage_data_reg[7] (sig_tstrb_fifo_data_out));
  system_axi_datamover_0_0_axi_datamover_fifo__parameterized7 I_TSTRB_FIFO
       (.CO(sig_btt_lteq_max_first_incr),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .DIBDI(DIBDI[0]),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[1] (I_TSTRB_FIFO_n_0),
        .Q(sig_rd_empty),
        .S(S),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(I_TSTRB_FIFO_n_12),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_tstrb_fifo_data_out),
        .p_7_out(p_7_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(I_MSSAI_SKID_BUF_n_6),
        .ram_full_i_reg_0(ram_full_i_reg),
        .sig_cmd_empty_reg(I_TSTRB_FIFO_n_14),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_full_reg(I_TSTRB_FIFO_n_13),
        .\sig_data_reg_out_reg[0] (I_TSTRB_FIFO_n_15),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg_0),
        .sig_eop_sent_reg_reg_0(sig_init_reg_reg),
        .sig_err_underflow_reg(sig_err_underflow_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_m_valid_dup_reg(p_1_in2_in),
        .sig_m_valid_out_reg(sig_strm_tvalid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .\sig_s2mm_wr_len_reg[0] (\sig_s2mm_wr_len_reg[0] ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_reg(sig_curr_eof_reg_i_1_n_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tready(sig_strm_tready),
        .sig_uncom_wrcnt11_out(sig_uncom_wrcnt11_out),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7] ),
        .\sig_uncom_wrcnt_reg[7]_0 (\sig_uncom_wrcnt_reg[7]_0 ),
        .\sig_uncom_wrcnt_reg[7]_1 (\sig_uncom_wrcnt_reg[7]_1 ),
        .sig_valid_fifo_ld9_out(sig_valid_fifo_ld9_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8] (slice_insert_data));
  system_axi_datamover_0_0_axi_datamover_slice SLICE_INSERTION
       (.CO(sig_btt_lteq_max_first_incr),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (slice_insert_data),
        .DI({SLICE_INSERTION_n_7,SLICE_INSERTION_n_8}),
        .E(sig_btt_cntr02_out),
        .FIFO_Full_reg(I_TSTRB_FIFO_n_0),
        .Q({\sig_btt_cntr_reg_n_0_[15] ,\sig_btt_cntr_reg_n_0_[14] ,\sig_btt_cntr_reg_n_0_[13] ,\sig_btt_cntr_reg_n_0_[12] ,\sig_btt_cntr_reg_n_0_[11] ,\sig_btt_cntr_reg_n_0_[10] ,\sig_btt_cntr_reg_n_0_[9] ,\sig_btt_cntr_reg_n_0_[8] ,\sig_btt_cntr_reg_n_0_[7] ,\sig_btt_cntr_reg_n_0_[6] ,\sig_btt_cntr_reg_n_0_[5] ,\sig_btt_cntr_reg_n_0_[4] ,\sig_btt_cntr_reg_n_0_[3] ,\sig_btt_cntr_reg_n_0_[2] ,sig_btt_cntr}),
        .S({SLICE_INSERTION_n_3,SLICE_INSERTION_n_4,SLICE_INSERTION_n_5,SLICE_INSERTION_n_6}),
        .SR(SR),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg2_reg(SLICE_INSERTION_n_11),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .ld_btt_cntr_reg3_reg(SLICE_INSERTION_n_10),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_btt_cntr_dup),
        .ram_full_i_reg(sig_eop_sent_reg_reg_0),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_eq_0_reg(SLICE_INSERTION_n_9),
        .sig_cmd_full(sig_cmd_full),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_halt_xfer_reg(SLICE_INSERTION_n_12),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_max_first_increment_reg[0] (\sig_max_first_increment_reg_n_0_[0] ),
        .\sig_max_first_increment_reg[1] (\sig_max_first_increment_reg_n_0_[1] ),
        .\sig_max_first_increment_reg[2] (\sig_max_first_increment_reg_n_0_[2] ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_reg(sig_btt_eq_0_i_2_n_0),
        .sig_sm_ld_dre_cmd_reg_0(sig_btt_eq_0_i_3_n_0),
        .sig_sm_ld_dre_cmd_reg_1(sig_btt_eq_0_i_4_n_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_fifo_ld9_out(sig_valid_fifo_ld9_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8]_0 ({SLICE_INSERTION_n_13,SLICE_INSERTION_n_14,SLICE_INSERTION_n_15,SLICE_INSERTION_n_16}));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_TSTRB_FIFO_n_12),
        .Q(ld_btt_cntr_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_11),
        .Q(ld_btt_cntr_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_10),
        .Q(ld_btt_cntr_reg3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[0]_i_1 
       (.I0(sig_input_eof_reg_reg[0]),
        .I1(sig_btt_cntr_prv0[0]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(sel0[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[10]_i_1 
       (.I0(sig_input_eof_reg_reg[10]),
        .I1(sig_btt_cntr_prv0[10]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(sel0[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[11]_i_1 
       (.I0(sig_input_eof_reg_reg[11]),
        .I1(sig_btt_cntr_prv0[11]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(sel0[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[12]_i_1 
       (.I0(sig_input_eof_reg_reg[12]),
        .I1(sig_btt_cntr_prv0[12]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(sel0[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[13]_i_1 
       (.I0(sig_input_eof_reg_reg[13]),
        .I1(sig_btt_cntr_prv0[13]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(sel0[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[14]_i_1 
       (.I0(sig_input_eof_reg_reg[14]),
        .I1(sig_btt_cntr_prv0[14]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(sel0[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[15]_i_3 
       (.I0(sig_input_eof_reg_reg[15]),
        .I1(sig_btt_cntr_prv0[15]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(sel0[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[1]_i_1 
       (.I0(sig_input_eof_reg_reg[1]),
        .I1(sig_btt_cntr_prv0[1]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(sel0[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[2]_i_1 
       (.I0(sig_input_eof_reg_reg[2]),
        .I1(sig_btt_cntr_prv0[2]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(sel0[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[3]_i_1 
       (.I0(sig_input_eof_reg_reg[3]),
        .I1(sig_btt_cntr_prv0[3]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(sel0[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[4]_i_1 
       (.I0(sig_input_eof_reg_reg[4]),
        .I1(sig_btt_cntr_prv0[4]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(sel0[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[5]_i_1 
       (.I0(sig_input_eof_reg_reg[5]),
        .I1(sig_btt_cntr_prv0[5]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(sel0[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[6]_i_1 
       (.I0(sig_input_eof_reg_reg[6]),
        .I1(sig_btt_cntr_prv0[6]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(sel0[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[7]_i_1 
       (.I0(sig_input_eof_reg_reg[7]),
        .I1(sig_btt_cntr_prv0[7]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(sel0[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[8]_i_1 
       (.I0(sig_input_eof_reg_reg[8]),
        .I1(sig_btt_cntr_prv0[8]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(sel0[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[9]_i_1 
       (.I0(sig_input_eof_reg_reg[9]),
        .I1(sig_btt_cntr_prv0[9]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(sel0[9]));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(sig_btt_cntr_dup[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(sig_btt_cntr_dup[10]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(sig_btt_cntr_dup[11]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(sig_btt_cntr_dup[12]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(sig_btt_cntr_dup[13]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[14]),
        .Q(sig_btt_cntr_dup[14]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[15]),
        .Q(sig_btt_cntr_dup[15]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(sig_btt_cntr_dup[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(sig_btt_cntr_dup[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(sig_btt_cntr_dup[3]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(sig_btt_cntr_dup[4]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(sig_btt_cntr_dup[5]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(sig_btt_cntr_dup[6]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(sig_btt_cntr_dup[7]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(sig_btt_cntr_dup[8]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(sig_btt_cntr_dup[9]),
        .R(SR));
  CARRY4 sig_btt_cntr_prv0_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_prv0_carry_n_0,sig_btt_cntr_prv0_carry_n_1,sig_btt_cntr_prv0_carry_n_2,sig_btt_cntr_prv0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sig_btt_cntr_dup[3:0]),
        .O(sig_btt_cntr_prv0[3:0]),
        .S({sig_btt_cntr_prv0_carry_i_1_n_0,sig_btt_cntr_prv0_carry_i_2_n_0,sig_btt_cntr_prv0_carry_i_3_n_0,sig_btt_cntr_prv0_carry_i_4_n_0}));
  CARRY4 sig_btt_cntr_prv0_carry__0
       (.CI(sig_btt_cntr_prv0_carry_n_0),
        .CO({sig_btt_cntr_prv0_carry__0_n_0,sig_btt_cntr_prv0_carry__0_n_1,sig_btt_cntr_prv0_carry__0_n_2,sig_btt_cntr_prv0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[7:4]),
        .O(sig_btt_cntr_prv0[7:4]),
        .S({sig_btt_cntr_prv0_carry__0_i_1_n_0,sig_btt_cntr_prv0_carry__0_i_2_n_0,sig_btt_cntr_prv0_carry__0_i_3_n_0,sig_btt_cntr_prv0_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_1
       (.I0(sig_btt_cntr_dup[7]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[7] ),
        .O(sig_btt_cntr_prv0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_2
       (.I0(sig_btt_cntr_dup[6]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[6] ),
        .O(sig_btt_cntr_prv0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_3
       (.I0(sig_btt_cntr_dup[5]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[5] ),
        .O(sig_btt_cntr_prv0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[4] ),
        .O(sig_btt_cntr_prv0_carry__0_i_4_n_0));
  CARRY4 sig_btt_cntr_prv0_carry__1
       (.CI(sig_btt_cntr_prv0_carry__0_n_0),
        .CO({sig_btt_cntr_prv0_carry__1_n_0,sig_btt_cntr_prv0_carry__1_n_1,sig_btt_cntr_prv0_carry__1_n_2,sig_btt_cntr_prv0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[11:8]),
        .O(sig_btt_cntr_prv0[11:8]),
        .S({sig_btt_cntr_prv0_carry__1_i_1_n_0,sig_btt_cntr_prv0_carry__1_i_2_n_0,sig_btt_cntr_prv0_carry__1_i_3_n_0,sig_btt_cntr_prv0_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_1
       (.I0(sig_btt_cntr_dup[11]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[11] ),
        .O(sig_btt_cntr_prv0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_2
       (.I0(sig_btt_cntr_dup[10]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[10] ),
        .O(sig_btt_cntr_prv0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_3
       (.I0(sig_btt_cntr_dup[9]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[9] ),
        .O(sig_btt_cntr_prv0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_4
       (.I0(sig_btt_cntr_dup[8]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[8] ),
        .O(sig_btt_cntr_prv0_carry__1_i_4_n_0));
  CARRY4 sig_btt_cntr_prv0_carry__2
       (.CI(sig_btt_cntr_prv0_carry__1_n_0),
        .CO({NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED[3],sig_btt_cntr_prv0_carry__2_n_1,sig_btt_cntr_prv0_carry__2_n_2,sig_btt_cntr_prv0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sig_btt_cntr_dup[14:12]}),
        .O(sig_btt_cntr_prv0[15:12]),
        .S({sig_btt_cntr_prv0_carry__2_i_1_n_0,sig_btt_cntr_prv0_carry__2_i_2_n_0,sig_btt_cntr_prv0_carry__2_i_3_n_0,sig_btt_cntr_prv0_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_1
       (.I0(sig_btt_cntr_dup[15]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[15] ),
        .O(sig_btt_cntr_prv0_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_2
       (.I0(sig_btt_cntr_dup[14]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[14] ),
        .O(sig_btt_cntr_prv0_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_3
       (.I0(sig_btt_cntr_dup[13]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[13] ),
        .O(sig_btt_cntr_prv0_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_4
       (.I0(sig_btt_cntr_dup[12]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[12] ),
        .O(sig_btt_cntr_prv0_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_1
       (.I0(sig_btt_cntr_dup[3]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[3] ),
        .O(sig_btt_cntr_prv0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    sig_btt_cntr_prv0_carry_i_2
       (.I0(sig_btt_cntr_dup[2]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_max_first_increment_reg_n_0_[2] ),
        .I3(\sig_btt_cntr_reg_n_0_[2] ),
        .O(sig_btt_cntr_prv0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    sig_btt_cntr_prv0_carry_i_3
       (.I0(sig_btt_cntr_dup[1]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_max_first_increment_reg_n_0_[1] ),
        .I3(sig_btt_cntr[1]),
        .O(sig_btt_cntr_prv0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    sig_btt_cntr_prv0_carry_i_4
       (.I0(sig_btt_cntr_dup[0]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_max_first_increment_reg_n_0_[0] ),
        .I3(sig_btt_cntr[0]),
        .O(sig_btt_cntr_prv0_carry_i_4_n_0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(sig_btt_cntr[0]),
        .R(SR));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(\sig_btt_cntr_reg_n_0_[10] ),
        .R(SR));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(\sig_btt_cntr_reg_n_0_[11] ),
        .R(SR));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(\sig_btt_cntr_reg_n_0_[12] ),
        .R(SR));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(\sig_btt_cntr_reg_n_0_[13] ),
        .R(SR));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[14]),
        .Q(\sig_btt_cntr_reg_n_0_[14] ),
        .R(SR));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[15]),
        .Q(\sig_btt_cntr_reg_n_0_[15] ),
        .R(SR));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(sig_btt_cntr[1]),
        .R(SR));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(\sig_btt_cntr_reg_n_0_[2] ),
        .R(SR));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(\sig_btt_cntr_reg_n_0_[3] ),
        .R(SR));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(\sig_btt_cntr_reg_n_0_[4] ),
        .R(SR));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(\sig_btt_cntr_reg_n_0_[5] ),
        .R(SR));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(\sig_btt_cntr_reg_n_0_[6] ),
        .R(SR));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(\sig_btt_cntr_reg_n_0_[7] ),
        .R(SR));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(\sig_btt_cntr_reg_n_0_[8] ),
        .R(SR));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(\sig_btt_cntr_reg_n_0_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_eq_0_i_2
       (.I0(sel0[5]),
        .I1(sel0[4]),
        .I2(sel0[7]),
        .I3(sel0[6]),
        .I4(sig_btt_eq_0_i_5_n_0),
        .I5(sig_btt_eq_0_i_6_n_0),
        .O(sig_btt_eq_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    sig_btt_eq_0_i_3
       (.I0(sel0[15]),
        .I1(sig_input_eof_reg_reg[14]),
        .I2(sig_btt_cntr_prv0[14]),
        .I3(sig_curr_eof_reg_i_1_n_0),
        .I4(sel0[12]),
        .I5(sel0[13]),
        .O(sig_btt_eq_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    sig_btt_eq_0_i_4
       (.I0(sel0[10]),
        .I1(sig_input_eof_reg_reg[11]),
        .I2(sig_btt_cntr_prv0[11]),
        .I3(sig_curr_eof_reg_i_1_n_0),
        .I4(sel0[8]),
        .I5(sel0[9]),
        .O(sig_btt_eq_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    sig_btt_eq_0_i_5
       (.I0(sig_btt_cntr_prv0[1]),
        .I1(sig_input_eof_reg_reg[1]),
        .I2(sig_cmd_full),
        .I3(sig_sm_ld_dre_cmd),
        .I4(sig_btt_cntr_prv0[0]),
        .I5(sig_input_eof_reg_reg[0]),
        .O(sig_btt_eq_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    sig_btt_eq_0_i_6
       (.I0(sig_btt_cntr_prv0[3]),
        .I1(sig_input_eof_reg_reg[3]),
        .I2(sig_cmd_full),
        .I3(sig_sm_ld_dre_cmd),
        .I4(sig_btt_cntr_prv0[2]),
        .I5(sig_input_eof_reg_reg[2]),
        .O(sig_btt_eq_0_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_9),
        .Q(sig_btt_eq_0),
        .R(1'b0));
  CARRY4 sig_btt_lteq_max_first_incr0_carry
       (.CI(1'b0),
        .CO({sig_btt_lteq_max_first_incr0_carry_n_0,sig_btt_lteq_max_first_incr0_carry_n_1,sig_btt_lteq_max_first_incr0_carry_n_2,sig_btt_lteq_max_first_incr0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,SLICE_INSERTION_n_7,SLICE_INSERTION_n_8}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED[3:0]),
        .S({SLICE_INSERTION_n_3,SLICE_INSERTION_n_4,SLICE_INSERTION_n_5,SLICE_INSERTION_n_6}));
  CARRY4 sig_btt_lteq_max_first_incr0_carry__0
       (.CI(sig_btt_lteq_max_first_incr0_carry_n_0),
        .CO({sig_btt_lteq_max_first_incr,sig_btt_lteq_max_first_incr0_carry__0_n_1,sig_btt_lteq_max_first_incr0_carry__0_n_2,sig_btt_lteq_max_first_incr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED[3:0]),
        .S({SLICE_INSERTION_n_13,SLICE_INSERTION_n_14,SLICE_INSERTION_n_15,SLICE_INSERTION_n_16}));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_TSTRB_FIFO_n_14),
        .Q(p_7_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_TSTRB_FIFO_n_13),
        .Q(sig_cmd_full),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_curr_eof_reg_i_1
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .O(sig_curr_eof_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_curr_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_curr_eof_reg_i_1_n_0),
        .D(sig_input_eof_reg_reg[16]),
        .Q(sig_curr_eof_reg),
        .R(sig_eop_sent_reg0));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \sig_curr_strt_offset[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_curr_eof_reg_i_1_n_0),
        .I2(sig_next_strt_offset_reg__0[0]),
        .I3(sig_valid_fifo_ld9_out),
        .I4(sig_stream_rst),
        .I5(sig_init_reg_reg),
        .O(\sig_curr_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \sig_curr_strt_offset[1]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(sig_curr_eof_reg_i_1_n_0),
        .I2(sig_next_strt_offset_reg__0[1]),
        .I3(sig_valid_fifo_ld9_out),
        .I4(sig_stream_rst),
        .I5(sig_init_reg_reg),
        .O(\sig_curr_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[0]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[1]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_halt_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_12),
        .Q(sig_eop_halt_xfer),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_sent_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent_reg_reg_0),
        .Q(sig_init_reg_reg),
        .R(sig_eop_sent_reg0));
  LUT4 #(
    .INIT(16'hF704)) 
    \sig_fifo_mssai[0]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(ld_btt_cntr_reg1),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_fifo_mssai[0]),
        .O(\sig_fifo_mssai[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF9F0090)) 
    \sig_fifo_mssai[1]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(sig_next_strt_offset_reg__0[1]),
        .I2(ld_btt_cntr_reg1),
        .I3(ld_btt_cntr_reg2),
        .I4(sig_fifo_mssai[1]),
        .O(\sig_fifo_mssai[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[0]_i_1_n_0 ),
        .Q(sig_fifo_mssai[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[1]_i_1_n_0 ),
        .Q(sig_fifo_mssai[1]),
        .R(sig_eop_sent_reg0));
  LUT6 #(
    .INIT(64'h0000000000C0AACA)) 
    \sig_max_first_increment[0]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[0] ),
        .I1(sig_next_strt_offset_reg__0[0]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .I4(sig_valid_fifo_ld9_out),
        .I5(sig_stream_rst),
        .O(\sig_max_first_increment[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000003C003CAA)) 
    \sig_max_first_increment[1]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[1] ),
        .I1(sig_next_strt_offset_reg__0[0]),
        .I2(sig_next_strt_offset_reg__0[1]),
        .I3(sig_curr_eof_reg_i_1_n_0),
        .I4(sig_valid_fifo_ld9_out),
        .I5(sig_stream_rst),
        .O(\sig_max_first_increment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF1FFF1FFF1F0010)) 
    \sig_max_first_increment[2]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(sig_next_strt_offset_reg__0[1]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .I4(sig_valid_fifo_ld9_out),
        .I5(\sig_max_first_increment_reg_n_0_[2] ),
        .O(\sig_max_first_increment[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[0]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[1]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[2]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[2] ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \sig_next_strt_offset[0]_i_1 
       (.I0(sig_input_eof_reg_reg[0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_next_strt_offset_reg__0[0]),
        .O(\sig_next_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF87FF00007800)) 
    \sig_next_strt_offset[1]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(sig_input_eof_reg_reg[0]),
        .I2(sig_input_eof_reg_reg[1]),
        .I3(sig_sm_ld_dre_cmd),
        .I4(sig_cmd_full),
        .I5(sig_next_strt_offset_reg__0[1]),
        .O(\sig_next_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[0]_i_1_n_0 ),
        .Q(sig_next_strt_offset_reg__0[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[1]_i_1_n_0 ),
        .Q(sig_next_strt_offset_reg__0[1]),
        .R(sig_eop_sent_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module system_axi_datamover_0_0_axi_datamover_sfifo_autord
   (p_2_out,
    DOBDO,
    out,
    ram_full_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \gc1.count_reg[6] ,
    empty_fwft_fb_o_i_reg,
    sig_slast_with_stop,
    lsig_ld_cmd,
    FIFO_Full_reg,
    sig_s_ready_out_reg,
    sig_ok_to_post_rd_addr0,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    \gc1.count_reg[6]_0 ,
    m_axi_mm2s_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    m_axi_mm2s_rdata,
    DIBDI,
    ram_full_i_reg_0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sig_sstrb_stop_mask,
    lsig_cmd_loaded,
    sig_s_ready_out_reg_0,
    Q,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg,
    ram_full_i_reg_1);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output [0:0]out;
  output ram_full_i_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [0:0]\gc1.count_reg[6] ;
  output empty_fwft_fb_o_i_reg;
  output sig_slast_with_stop;
  output lsig_ld_cmd;
  output FIFO_Full_reg;
  output sig_s_ready_out_reg;
  output sig_ok_to_post_rd_addr0;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output \gc1.count_reg[6]_0 ;
  input m_axi_mm2s_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input ram_full_i_reg_0;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input [0:0]sig_sstrb_stop_mask;
  input lsig_cmd_loaded;
  input sig_s_ready_out_reg_0;
  input [0:0]Q;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg;
  input [0:0]ram_full_i_reg_1;

  wire \BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_49 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire empty_fwft_fb_o_i_reg;
  wire [0:0]\gc1.count_reg[6] ;
  wire \gc1.count_reg[6]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [0:0]out;
  wire [31:0]p_2_out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [0:0]ram_full_i_reg_1;
  wire sig_ok_to_post_rd_addr0;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  system_axi_datamover_0_0_sync_fifo_fg \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .SR(SR),
        .empty_fwft_fb_o_i_reg(empty_fwft_fb_o_i_reg),
        .\gc1.count_reg[6] (\gc1.count_reg[6] ),
        .\gc1.count_reg[6]_0 (\gc1.count_reg[6]_0 ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(\BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_49 ),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out(p_2_out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .ram_full_i_reg_1(ram_full_i_reg_1),
        .sig_ok_to_post_rd_addr0(sig_ok_to_post_rd_addr0),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    hold_ff_q_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_49 ),
        .Q(hold_ff_q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module system_axi_datamover_0_0_axi_datamover_sfifo_autord__parameterized0
   (D,
    DOBDO,
    out,
    ram_full_i_reg,
    sig_cmd_empty_reg,
    hold_ff_q_reg_0,
    sig_ibtt2wdc_tvalid,
    m_axi_s2mm_aclk,
    ram_full_i_reg_0,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_wdc2ibtt_tready);
  output [31:0]D;
  output [0:0]DOBDO;
  output out;
  output ram_full_i_reg;
  output sig_cmd_empty_reg;
  output hold_ff_q_reg_0;
  output sig_ibtt2wdc_tvalid;
  input m_axi_s2mm_aclk;
  input ram_full_i_reg_0;
  input sig_stream_rst;
  input [31:0]Q;
  input [1:0]DIBDI;
  input sig_wdc2ibtt_tready;

  wire \BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_37 ;
  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire [31:0]Q;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_cmd_empty_reg;
  wire sig_ibtt2wdc_tvalid;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;

  system_axi_datamover_0_0_sync_fifo_fg__parameterized0 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Q(Q),
        .hold_ff_q_reg(\BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_37 ),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready));
  FDRE #(
    .INIT(1'b0)) 
    hold_ff_q_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_37 ),
        .Q(hold_ff_q_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid2mm_buf" *) 
module system_axi_datamover_0_0_axi_datamover_skid2mm_buf
   (out,
    \sig_dbeat_cntr_reg[7] ,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wdata,
    Q,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_data2skid_wlast,
    sig_mmap_reset_reg,
    sig_data2skid_wvalid,
    m_axi_s2mm_wready,
    D,
    \sig_next_strt_strb_reg_reg[3] ,
    \sig_next_strt_strb_reg_reg[3]_0 );
  output out;
  output \sig_dbeat_cntr_reg[7] ;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]Q;
  output [3:0]m_axi_s2mm_wstrb;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_data2skid_wlast;
  input sig_mmap_reset_reg;
  input sig_data2skid_wvalid;
  input m_axi_s2mm_wready;
  input [31:0]D;
  input [3:0]\sig_next_strt_strb_reg_reg[3] ;
  input [3:0]\sig_next_strt_strb_reg_reg[3]_0 ;

  wire [31:0]D;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire sig_data2skid_wlast;
  wire sig_data2skid_wvalid;
  wire \sig_data_reg_out[31]_i_1__2_n_0 ;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_mmap_reset_reg;
  wire [3:0]\sig_next_strt_strb_reg_reg[3] ;
  wire [3:0]\sig_next_strt_strb_reg_reg[3]_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_stream_rst;

  assign m_axi_s2mm_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_dup;
  assign \sig_dbeat_cntr_reg[7]  = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1__0 
       (.I0(sig_data_skid_reg[0]),
        .I1(D[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1__0 
       (.I0(sig_data_skid_reg[10]),
        .I1(D[10]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1__0 
       (.I0(sig_data_skid_reg[11]),
        .I1(D[11]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1__0 
       (.I0(sig_data_skid_reg[12]),
        .I1(D[12]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1__0 
       (.I0(sig_data_skid_reg[13]),
        .I1(D[13]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1__0 
       (.I0(sig_data_skid_reg[14]),
        .I1(D[14]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1__0 
       (.I0(sig_data_skid_reg[15]),
        .I1(D[15]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1__0 
       (.I0(sig_data_skid_reg[16]),
        .I1(D[16]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1__0 
       (.I0(sig_data_skid_reg[17]),
        .I1(D[17]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1__0 
       (.I0(sig_data_skid_reg[18]),
        .I1(D[18]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1__0 
       (.I0(sig_data_skid_reg[19]),
        .I1(D[19]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1__0 
       (.I0(sig_data_skid_reg[1]),
        .I1(D[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1__0 
       (.I0(sig_data_skid_reg[20]),
        .I1(D[20]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1__0 
       (.I0(sig_data_skid_reg[21]),
        .I1(D[21]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1__0 
       (.I0(sig_data_skid_reg[22]),
        .I1(D[22]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1__0 
       (.I0(sig_data_skid_reg[23]),
        .I1(D[23]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1__0 
       (.I0(sig_data_skid_reg[24]),
        .I1(D[24]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1__0 
       (.I0(sig_data_skid_reg[25]),
        .I1(D[25]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1__0 
       (.I0(sig_data_skid_reg[26]),
        .I1(D[26]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1__0 
       (.I0(sig_data_skid_reg[27]),
        .I1(D[27]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1__0 
       (.I0(sig_data_skid_reg[28]),
        .I1(D[28]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1__0 
       (.I0(sig_data_skid_reg[29]),
        .I1(D[29]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1__0 
       (.I0(sig_data_skid_reg[2]),
        .I1(D[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1__0 
       (.I0(sig_data_skid_reg[30]),
        .I1(D[30]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1__2 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(\sig_data_reg_out[31]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_2__0 
       (.I0(sig_data_skid_reg[31]),
        .I1(D[31]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1__0 
       (.I0(sig_data_skid_reg[3]),
        .I1(D[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1__0 
       (.I0(sig_data_skid_reg[4]),
        .I1(D[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1__0 
       (.I0(sig_data_skid_reg[5]),
        .I1(D[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1__0 
       (.I0(sig_data_skid_reg[6]),
        .I1(D[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1__0 
       (.I0(sig_data_skid_reg[7]),
        .I1(D[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1__0 
       (.I0(sig_data_skid_reg[8]),
        .I1(D[8]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1__0 
       (.I0(sig_data_skid_reg[9]),
        .I1(D[9]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_s2mm_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_s2mm_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_s2mm_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_s2mm_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_s2mm_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_s2mm_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_s2mm_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_s2mm_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_s2mm_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_s2mm_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_s2mm_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_s2mm_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_s2mm_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_s2mm_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_s2mm_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_s2mm_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_s2mm_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_s2mm_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_s2mm_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_s2mm_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_s2mm_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_s2mm_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_s2mm_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_s2mm_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_s2mm_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_s2mm_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_s2mm_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_s2mm_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_s2mm_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_s2mm_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_s2mm_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_s2mm_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__0
       (.I0(sig_data2skid_wlast),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_s2mm_wlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h1111111100101010)) 
    sig_m_valid_dup_i_1__0
       (.I0(sig_stream_rst),
        .I1(sig_mmap_reset_reg),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup),
        .I4(m_axi_s2mm_wready),
        .I5(sig_data2skid_wvalid),
        .O(sig_m_valid_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFAEEE)) 
    sig_s_ready_dup_i_1__0
       (.I0(sig_mmap_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(sig_data2skid_wvalid),
        .I4(m_axi_s2mm_wready),
        .O(sig_s_ready_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_next_strt_strb_reg_reg[3]_0 [0]),
        .Q(m_axi_s2mm_wstrb[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_next_strt_strb_reg_reg[3]_0 [1]),
        .Q(m_axi_s2mm_wstrb[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_next_strt_strb_reg_reg[3]_0 [2]),
        .Q(m_axi_s2mm_wstrb[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_next_strt_strb_reg_reg[3]_0 [3]),
        .Q(m_axi_s2mm_wstrb[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[3] [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[3] [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[3] [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[3] [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module system_axi_datamover_0_0_axi_datamover_skid_buf
   (out,
    s_axis_s2mm_tready,
    sig_s_ready_dup4_reg,
    skid2dre_wlast,
    sig_mvalid_stop,
    sig_stop_request,
    \sig_mssa_index_reg_out_reg[1] ,
    Q,
    \sig_mssa_index_reg_out_reg[0] ,
    \sig_data_skid_reg_reg[31]_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    SR,
    E,
    sig_halt_reg_dly3_reg,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_mmap_reset_reg,
    s_axis_s2mm_tvalid,
    sig_s_ready_out_reg_0,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tdata);
  output out;
  output s_axis_s2mm_tready;
  output sig_s_ready_dup4_reg;
  output skid2dre_wlast;
  output sig_mvalid_stop;
  output sig_stop_request;
  output \sig_mssa_index_reg_out_reg[1] ;
  output [3:0]Q;
  output \sig_mssa_index_reg_out_reg[0] ;
  output [31:0]\sig_data_skid_reg_reg[31]_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [0:0]SR;
  input [0:0]E;
  input sig_halt_reg_dly3_reg;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input sig_mmap_reset_reg;
  input s_axis_s2mm_tvalid;
  input sig_s_ready_out_reg_0;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tkeep;
  input [31:0]s_axis_s2mm_tdata;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tvalid;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire [31:0]\sig_data_skid_reg_reg[31]_0 ;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_dly3_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__2_n_0;
  wire sig_m_valid_dup_i_3__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_mmap_reset_reg;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_reg_i_1__0_n_0;
  wire sig_mvalid_stop_set;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__1_n_0;
  wire sig_s_ready_dup_i_2__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [3:0]sig_sstrb_with_stop;
  wire sig_stop_request;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire skid2dre_wlast;

  assign out = sig_m_valid_dup;
  assign s_axis_s2mm_tready = sig_s_ready_out;
  assign sig_s_ready_dup4_reg = sig_m_valid_out;
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1__1 
       (.I0(sig_data_skid_reg[0]),
        .I1(s_axis_s2mm_tdata[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1__1 
       (.I0(sig_data_skid_reg[10]),
        .I1(s_axis_s2mm_tdata[10]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1__1 
       (.I0(sig_data_skid_reg[11]),
        .I1(s_axis_s2mm_tdata[11]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1__1 
       (.I0(sig_data_skid_reg[12]),
        .I1(s_axis_s2mm_tdata[12]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1__1 
       (.I0(sig_data_skid_reg[13]),
        .I1(s_axis_s2mm_tdata[13]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1__1 
       (.I0(sig_data_skid_reg[14]),
        .I1(s_axis_s2mm_tdata[14]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1__1 
       (.I0(sig_data_skid_reg[15]),
        .I1(s_axis_s2mm_tdata[15]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1__1 
       (.I0(sig_data_skid_reg[16]),
        .I1(s_axis_s2mm_tdata[16]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1__1 
       (.I0(sig_data_skid_reg[17]),
        .I1(s_axis_s2mm_tdata[17]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1__1 
       (.I0(sig_data_skid_reg[18]),
        .I1(s_axis_s2mm_tdata[18]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1__1 
       (.I0(sig_data_skid_reg[19]),
        .I1(s_axis_s2mm_tdata[19]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1__1 
       (.I0(sig_data_skid_reg[1]),
        .I1(s_axis_s2mm_tdata[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1__1 
       (.I0(sig_data_skid_reg[20]),
        .I1(s_axis_s2mm_tdata[20]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1__1 
       (.I0(sig_data_skid_reg[21]),
        .I1(s_axis_s2mm_tdata[21]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1__1 
       (.I0(sig_data_skid_reg[22]),
        .I1(s_axis_s2mm_tdata[22]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1__1 
       (.I0(sig_data_skid_reg[23]),
        .I1(s_axis_s2mm_tdata[23]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1__1 
       (.I0(sig_data_skid_reg[24]),
        .I1(s_axis_s2mm_tdata[24]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1__1 
       (.I0(sig_data_skid_reg[25]),
        .I1(s_axis_s2mm_tdata[25]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1__1 
       (.I0(sig_data_skid_reg[26]),
        .I1(s_axis_s2mm_tdata[26]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1__1 
       (.I0(sig_data_skid_reg[27]),
        .I1(s_axis_s2mm_tdata[27]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1__1 
       (.I0(sig_data_skid_reg[28]),
        .I1(s_axis_s2mm_tdata[28]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1__1 
       (.I0(sig_data_skid_reg[29]),
        .I1(s_axis_s2mm_tdata[29]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1__1 
       (.I0(sig_data_skid_reg[2]),
        .I1(s_axis_s2mm_tdata[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1__1 
       (.I0(sig_data_skid_reg[30]),
        .I1(s_axis_s2mm_tdata[30]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_3__0 
       (.I0(sig_data_skid_reg[31]),
        .I1(s_axis_s2mm_tdata[31]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1__1 
       (.I0(sig_data_skid_reg[3]),
        .I1(s_axis_s2mm_tdata[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1__1 
       (.I0(sig_data_skid_reg[4]),
        .I1(s_axis_s2mm_tdata[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1__1 
       (.I0(sig_data_skid_reg[5]),
        .I1(s_axis_s2mm_tdata[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1__1 
       (.I0(sig_data_skid_reg[6]),
        .I1(s_axis_s2mm_tdata[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1__1 
       (.I0(sig_data_skid_reg[7]),
        .I1(s_axis_s2mm_tdata[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1__1 
       (.I0(sig_data_skid_reg[8]),
        .I1(s_axis_s2mm_tdata[8]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1__1 
       (.I0(sig_data_skid_reg[9]),
        .I1(s_axis_s2mm_tdata[9]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_data_skid_reg_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_data_skid_reg_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_data_skid_reg_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_data_skid_reg_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_data_skid_reg_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_data_skid_reg_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_data_skid_reg_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_data_skid_reg_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_data_skid_reg_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_data_skid_reg_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_data_skid_reg_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_data_skid_reg_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_data_skid_reg_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_data_skid_reg_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_data_skid_reg_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_data_skid_reg_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(\sig_data_skid_reg_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(\sig_data_skid_reg_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(\sig_data_skid_reg_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(\sig_data_skid_reg_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(\sig_data_skid_reg_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(\sig_data_skid_reg_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_data_skid_reg_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(\sig_data_skid_reg_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(\sig_data_skid_reg_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_data_skid_reg_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_data_skid_reg_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_data_skid_reg_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_data_skid_reg_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_data_skid_reg_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_data_skid_reg_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_data_skid_reg_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[24]),
        .Q(sig_data_skid_reg[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[25]),
        .Q(sig_data_skid_reg[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[26]),
        .Q(sig_data_skid_reg[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[27]),
        .Q(sig_data_skid_reg[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[28]),
        .Q(sig_data_skid_reg[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[29]),
        .Q(sig_data_skid_reg[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[30]),
        .Q(sig_data_skid_reg[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[31]),
        .Q(sig_data_skid_reg[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hEFE0)) 
    sig_last_reg_out_i_1__1
       (.I0(s_axis_s2mm_tlast),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(skid2dre_wlast),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_last_skid_reg_i_1__1
       (.I0(s_axis_s2mm_tlast),
        .I1(sig_stop_request),
        .O(sig_slast_with_stop));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h00010000)) 
    sig_m_valid_dup_i_1__2
       (.I0(sig_mvalid_stop_set),
        .I1(sig_stream_rst),
        .I2(sig_mmap_reset_reg),
        .I3(sig_mvalid_stop),
        .I4(sig_m_valid_dup_i_3__0_n_0),
        .O(sig_m_valid_dup_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h88A8CCCC)) 
    sig_m_valid_dup_i_2__2
       (.I0(sig_s_ready_out_reg_0),
        .I1(sig_stop_request),
        .I2(sig_halt_reg_dly2),
        .I3(sig_halt_reg_dly3),
        .I4(sig_m_valid_dup),
        .O(sig_mvalid_stop_set));
  LUT4 #(
    .INIT(16'hBFAA)) 
    sig_m_valid_dup_i_3__0
       (.I0(s_axis_s2mm_tvalid),
        .I1(sig_s_ready_out_reg_0),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .O(sig_m_valid_dup_i_3__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h84B4)) 
    \sig_mssa_index_reg_out[0]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(\sig_mssa_index_reg_out_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hA0F4)) 
    \sig_mssa_index_reg_out[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\sig_mssa_index_reg_out_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF205500)) 
    sig_mvalid_stop_reg_i_1__0
       (.I0(sig_m_valid_dup),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_reg_dly2),
        .I3(sig_stop_request),
        .I4(sig_s_ready_out_reg_0),
        .I5(sig_mvalid_stop),
        .O(sig_mvalid_stop_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mvalid_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mvalid_stop_reg_i_1__0_n_0),
        .Q(sig_mvalid_stop),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h10100010)) 
    sig_s_ready_dup_i_1__1
       (.I0(sig_stream_rst),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup_i_2__0_n_0),
        .I3(sig_halt_reg_dly2),
        .I4(sig_halt_reg_dly3),
        .O(sig_s_ready_dup_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFAEEE)) 
    sig_s_ready_dup_i_2__0
       (.I0(sig_mmap_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(s_axis_s2mm_tvalid),
        .I4(sig_s_ready_out_reg_0),
        .O(sig_s_ready_dup_i_2__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sready_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly3_reg),
        .Q(sig_stop_request),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[0]_i_1__1 
       (.I0(s_axis_s2mm_tkeep[0]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[1]_i_1__1 
       (.I0(s_axis_s2mm_tkeep[1]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[2]_i_1__1 
       (.I0(s_axis_s2mm_tkeep[2]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[3]_i_1__1 
       (.I0(s_axis_s2mm_tkeep[3]),
        .I1(sig_stop_request),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(Q[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[0]_i_1__1 
       (.I0(s_axis_s2mm_tkeep[0]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[1]_i_1__1 
       (.I0(s_axis_s2mm_tkeep[1]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[2]_i_1__1 
       (.I0(s_axis_s2mm_tkeep[2]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[3]_i_1__1 
       (.I0(s_axis_s2mm_tkeep[3]),
        .I1(sig_stop_request),
        .O(sig_sstrb_with_stop[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module system_axi_datamover_0_0_axi_datamover_skid_buf_64
   (out,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    sig_mvalid_stop,
    sig_sstrb_stop_mask,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_aclk,
    SR,
    sig_slast_with_stop,
    sig_mvalid_stop_reg_reg_0,
    sig_halt_reg_dly2_reg,
    sig_reset_reg,
    m_axis_mm2s_tready,
    hold_ff_q_reg,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    sig_halt_reg_dly3,
    sig_halt_reg_dly2,
    DOBDO,
    D);
  output out;
  output m_axis_mm2s_tvalid;
  output m_axis_mm2s_tlast;
  output sig_mvalid_stop;
  output [0:0]sig_sstrb_stop_mask;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input sig_slast_with_stop;
  input [0:0]sig_mvalid_stop_reg_reg_0;
  input sig_halt_reg_dly2_reg;
  input sig_reset_reg;
  input m_axis_mm2s_tready;
  input hold_ff_q_reg;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input sig_halt_reg_dly3;
  input sig_halt_reg_dly2;
  input [16:0]DOBDO;
  input [19:0]D;

  wire [19:0]D;
  wire [16:0]DOBDO;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]SR;
  wire hold_ff_q_reg;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire sig_data_reg_out_en;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly2_reg;
  wire sig_halt_reg_dly3;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  wire sig_m_valid_dup_i_2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_reg_i_1_n_0;
  wire [0:0]sig_mvalid_stop_reg_reg_0;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire [3:0]sig_sstrb_with_stop;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;

  assign m_axis_mm2s_tvalid = sig_m_valid_out;
  assign out = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(DOBDO[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(DOBDO[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(DOBDO[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(DOBDO[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(DOBDO[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(DOBDO[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(DOBDO[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(DOBDO[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(DOBDO[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(DOBDO[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(DOBDO[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_3 
       (.I0(DOBDO[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axis_mm2s_tdata[0]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axis_mm2s_tdata[10]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axis_mm2s_tdata[11]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axis_mm2s_tdata[12]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axis_mm2s_tdata[13]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axis_mm2s_tdata[14]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axis_mm2s_tdata[15]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axis_mm2s_tdata[16]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axis_mm2s_tdata[17]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axis_mm2s_tdata[18]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axis_mm2s_tdata[19]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axis_mm2s_tdata[1]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axis_mm2s_tdata[20]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axis_mm2s_tdata[21]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axis_mm2s_tdata[22]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axis_mm2s_tdata[23]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axis_mm2s_tdata[24]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axis_mm2s_tdata[25]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axis_mm2s_tdata[26]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axis_mm2s_tdata[27]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axis_mm2s_tdata[28]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axis_mm2s_tdata[29]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axis_mm2s_tdata[2]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axis_mm2s_tdata[30]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axis_mm2s_tdata[31]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axis_mm2s_tdata[3]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axis_mm2s_tdata[4]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axis_mm2s_tdata[5]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axis_mm2s_tdata[6]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axis_mm2s_tdata[7]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axis_mm2s_tdata[8]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axis_mm2s_tdata[9]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[0]),
        .Q(sig_data_skid_reg[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[1]),
        .Q(sig_data_skid_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[2]),
        .Q(sig_data_skid_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[3]),
        .Q(sig_data_skid_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[4]),
        .Q(sig_data_skid_reg[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[5]),
        .Q(sig_data_skid_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[6]),
        .Q(sig_data_skid_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[7]),
        .Q(sig_data_skid_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[8]),
        .Q(sig_data_skid_reg[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[9]),
        .Q(sig_data_skid_reg[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[10]),
        .Q(sig_data_skid_reg[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(DOBDO[11]),
        .Q(sig_data_skid_reg[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    sig_last_reg_out_i_1
       (.I0(sig_sstrb_stop_mask),
        .I1(hold_ff_q_reg),
        .I2(DOBDO[16]),
        .I3(sig_s_ready_dup),
        .I4(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_mm2s_tlast),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000015005555)) 
    sig_m_valid_dup_i_1
       (.I0(sig_reset_reg),
        .I1(m_axis_mm2s_tready),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(hold_ff_q_reg),
        .I5(sig_m_valid_dup_i_2_n_0),
        .O(sig_m_valid_dup_i_1_n_0));
  LUT6 #(
    .INIT(64'hEFEEAAAAEEEEEEEE)) 
    sig_m_valid_dup_i_2
       (.I0(sig_mvalid_stop_reg_reg_0),
        .I1(sig_sstrb_stop_mask),
        .I2(sig_halt_reg_dly3),
        .I3(sig_halt_reg_dly2),
        .I4(m_axis_mm2s_tready),
        .I5(sig_m_valid_dup),
        .O(sig_m_valid_dup_i_2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA00AAAA)) 
    sig_mvalid_stop_reg_i_1
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_reg_dly2),
        .I3(m_axis_mm2s_tready),
        .I4(sig_m_valid_dup),
        .I5(sig_mvalid_stop),
        .O(sig_mvalid_stop_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mvalid_stop_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_mvalid_stop_reg_i_1_n_0),
        .Q(sig_mvalid_stop),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
    sig_s_ready_dup_i_1
       (.I0(sig_reset_reg),
        .I1(m_axis_mm2s_tready),
        .I2(sig_s_ready_dup),
        .I3(hold_ff_q_reg),
        .I4(sig_m_valid_dup),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sstrb_stop_mask_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2_reg),
        .Q(sig_sstrb_stop_mask),
        .R(SR));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(DOBDO[12]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(DOBDO[13]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(DOBDO[14]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(DOBDO[15]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(m_axis_mm2s_tkeep[0]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(m_axis_mm2s_tkeep[1]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(m_axis_mm2s_tkeep[2]),
        .R(sig_mvalid_stop_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(m_axis_mm2s_tkeep[3]),
        .R(sig_mvalid_stop_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(DOBDO[12]),
        .O(sig_sstrb_with_stop[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(DOBDO[13]),
        .O(sig_sstrb_with_stop[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(DOBDO[14]),
        .O(sig_sstrb_with_stop[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(DOBDO[15]),
        .O(sig_sstrb_with_stop[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_slice" *) 
module system_axi_datamover_0_0_axi_datamover_slice
   (slice_insert_valid,
    sig_valid_fifo_ld9_out,
    E,
    S,
    DI,
    sig_btt_eq_0_reg,
    ld_btt_cntr_reg3_reg,
    ld_btt_cntr_reg2_reg,
    sig_eop_halt_xfer_reg,
    \storage_data_reg[8]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    m_axi_s2mm_aclk,
    sig_curr_eof_reg,
    sig_curr_strt_offset,
    Q,
    sig_stream_rst,
    CO,
    ram_full_i_reg,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    sig_btt_eq_0,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg2,
    \sig_max_first_increment_reg[0] ,
    out,
    \sig_max_first_increment_reg[1] ,
    sig_inhibit_rdy_n,
    FIFO_Full_reg,
    sig_sm_ld_dre_cmd_reg,
    sig_sm_ld_dre_cmd_reg_0,
    sig_sm_ld_dre_cmd_reg_1,
    SR,
    ld_btt_cntr_reg1,
    sig_eop_halt_xfer,
    \sig_max_first_increment_reg[2] ,
    sig_fifo_mssai);
  output slice_insert_valid;
  output sig_valid_fifo_ld9_out;
  output [0:0]E;
  output [3:0]S;
  output [1:0]DI;
  output sig_btt_eq_0_reg;
  output ld_btt_cntr_reg3_reg;
  output ld_btt_cntr_reg2_reg;
  output sig_eop_halt_xfer_reg;
  output [3:0]\storage_data_reg[8]_0 ;
  output [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input m_axi_s2mm_aclk;
  input sig_curr_eof_reg;
  input [1:0]sig_curr_strt_offset;
  input [15:0]Q;
  input sig_stream_rst;
  input [0:0]CO;
  input ram_full_i_reg;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input sig_btt_eq_0;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg2;
  input \sig_max_first_increment_reg[0] ;
  input [15:0]out;
  input \sig_max_first_increment_reg[1] ;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg;
  input sig_sm_ld_dre_cmd_reg;
  input sig_sm_ld_dre_cmd_reg_0;
  input sig_sm_ld_dre_cmd_reg_1;
  input [0:0]SR;
  input ld_btt_cntr_reg1;
  input sig_eop_halt_xfer;
  input \sig_max_first_increment_reg[2] ;
  input [1:0]sig_fifo_mssai;

  wire [0:0]CO;
  wire [4:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [1:0]DI;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [15:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \areset_d_reg_n_0_[0] ;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg10;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg2_reg;
  wire ld_btt_cntr_reg3;
  wire ld_btt_cntr_reg3_reg;
  wire m_axi_s2mm_aclk;
  wire m_valid_i_i_1_n_0;
  wire [15:0]out;
  wire p_1_in;
  wire ram_full_i_reg;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_reg;
  wire sig_btt_gteq_max_incr;
  wire sig_cmd_full;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire sig_eop_halt_xfer;
  wire sig_eop_halt_xfer_reg;
  wire [1:0]sig_fifo_mssai;
  wire sig_inhibit_rdy_n;
  wire \sig_max_first_increment_reg[0] ;
  wire \sig_max_first_increment_reg[1] ;
  wire \sig_max_first_increment_reg[2] ;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_sm_ld_dre_cmd_reg_0;
  wire sig_sm_ld_dre_cmd_reg_1;
  wire sig_stream_rst;
  wire [7:6]sig_tstrb_fifo_data_in;
  wire sig_tstrb_fifo_rdy;
  wire sig_tstrb_fifo_valid;
  wire sig_valid_fifo_ld9_out;
  wire slice_insert_valid;
  wire \storage_data[4]_i_1_n_0 ;
  wire \storage_data[5]_i_1_n_0 ;
  wire \storage_data[6]_i_2_n_0 ;
  wire \storage_data[6]_i_4_n_0 ;
  wire \storage_data[6]_i_5_n_0 ;
  wire \storage_data[6]_i_6_n_0 ;
  wire [3:0]\storage_data_reg[8]_0 ;

  FDRE \areset_d_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(\areset_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \areset_d_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\areset_d_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    ld_btt_cntr_reg2_i_1
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg1),
        .I3(ld_btt_cntr_reg10),
        .O(ld_btt_cntr_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    ld_btt_cntr_reg2_i_2
       (.I0(sig_stream_rst),
        .I1(CO),
        .I2(sig_valid_fifo_ld9_out),
        .I3(ram_full_i_reg),
        .O(ld_btt_cntr_reg10));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    ld_btt_cntr_reg3_i_1
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg2),
        .I3(ld_btt_cntr_reg10),
        .O(ld_btt_cntr_reg3_reg));
  LUT5 #(
    .INIT(32'h0000FFA2)) 
    m_valid_i_i_1
       (.I0(slice_insert_valid),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg),
        .I3(sig_tstrb_fifo_valid),
        .I4(p_1_in),
        .O(m_valid_i_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    m_valid_i_i_2
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg3),
        .O(sig_tstrb_fifo_valid));
  FDRE m_valid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(slice_insert_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \sig_btt_cntr[15]_i_2 
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_btt_eq_0),
        .I3(sig_valid_fifo_ld9_out),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFF2222222E)) 
    sig_btt_eq_0_i_1
       (.I0(sig_btt_eq_0),
        .I1(E),
        .I2(sig_sm_ld_dre_cmd_reg),
        .I3(sig_sm_ld_dre_cmd_reg_0),
        .I4(sig_sm_ld_dre_cmd_reg_1),
        .I5(SR),
        .O(sig_btt_eq_0_reg));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_1
       (.I0(out[14]),
        .I1(out[15]),
        .O(\storage_data_reg[8]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_2
       (.I0(out[12]),
        .I1(out[13]),
        .O(\storage_data_reg[8]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_3
       (.I0(out[10]),
        .I1(out[11]),
        .O(\storage_data_reg[8]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_4
       (.I0(out[8]),
        .I1(out[9]),
        .O(\storage_data_reg[8]_0 [0]));
  LUT3 #(
    .INIT(8'h04)) 
    sig_btt_lteq_max_first_incr0_carry_i_1
       (.I0(out[2]),
        .I1(\sig_max_first_increment_reg[2] ),
        .I2(out[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    sig_btt_lteq_max_first_incr0_carry_i_2
       (.I0(\sig_max_first_increment_reg[0] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\sig_max_first_increment_reg[1] ),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_3
       (.I0(out[6]),
        .I1(out[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_4
       (.I0(out[4]),
        .I1(out[5]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h09)) 
    sig_btt_lteq_max_first_incr0_carry_i_5
       (.I0(\sig_max_first_increment_reg[2] ),
        .I1(out[2]),
        .I2(out[3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_6
       (.I0(\sig_max_first_increment_reg[0] ),
        .I1(out[0]),
        .I2(\sig_max_first_increment_reg[1] ),
        .I3(out[1]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_eop_halt_xfer_i_1
       (.I0(sig_valid_fifo_ld9_out),
        .I1(sig_eop_halt_xfer),
        .I2(SR),
        .O(sig_eop_halt_xfer_reg));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[4]_i_1 
       (.I0(sig_fifo_mssai[0]),
        .I1(CO),
        .O(\storage_data[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[5]_i_1 
       (.I0(sig_fifo_mssai[1]),
        .I1(CO),
        .O(\storage_data[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data[6]_i_1 
       (.I0(sig_valid_fifo_ld9_out),
        .I1(\storage_data[6]_i_2_n_0 ),
        .O(sig_tstrb_fifo_data_in[6]));
  LUT6 #(
    .INIT(64'h0001001100150015)) 
    \storage_data[6]_i_2 
       (.I0(sig_curr_eof_reg),
        .I1(sig_curr_strt_offset[1]),
        .I2(Q[1]),
        .I3(sig_btt_gteq_max_incr),
        .I4(Q[0]),
        .I5(sig_curr_strt_offset[0]),
        .O(\storage_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \storage_data[6]_i_3 
       (.I0(\storage_data[6]_i_4_n_0 ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(\storage_data[6]_i_5_n_0 ),
        .I5(\storage_data[6]_i_6_n_0 ),
        .O(sig_btt_gteq_max_incr));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \storage_data[6]_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(\storage_data[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \storage_data[6]_i_5 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[12]),
        .I3(Q[11]),
        .O(\storage_data[6]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \storage_data[6]_i_6 
       (.I0(Q[15]),
        .I1(Q[13]),
        .I2(Q[14]),
        .O(\storage_data[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data[7]_i_1 
       (.I0(CO),
        .I1(sig_curr_eof_reg),
        .O(sig_tstrb_fifo_data_in[7]));
  LUT4 #(
    .INIT(16'hF200)) 
    \storage_data[8]_i_1 
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_tstrb_fifo_rdy),
        .O(sig_valid_fifo_ld9_out));
  LUT5 #(
    .INIT(32'h0000005D)) 
    \storage_data[8]_i_2 
       (.I0(slice_insert_valid),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg),
        .I3(\areset_d_reg_n_0_[0] ),
        .I4(p_1_in),
        .O(sig_tstrb_fifo_rdy));
  FDRE \storage_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld9_out),
        .D(\storage_data[4]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(1'b0));
  FDRE \storage_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld9_out),
        .D(\storage_data[5]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(1'b0));
  FDRE \storage_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld9_out),
        .D(sig_tstrb_fifo_data_in[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(1'b0));
  FDRE \storage_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld9_out),
        .D(sig_tstrb_fifo_data_in[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(1'b0));
  FDRE \storage_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld9_out),
        .D(CO),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module system_axi_datamover_0_0_axi_datamover_strb_gen2
   (D,
    Q,
    \sig_strbgen_bytes_ireg2_reg[0] ,
    \sig_strbgen_bytes_ireg2_reg[2] ,
    \sig_strbgen_bytes_ireg2_reg[1] );
  output [1:0]D;
  input [1:0]Q;
  input \sig_strbgen_bytes_ireg2_reg[0] ;
  input \sig_strbgen_bytes_ireg2_reg[2] ;
  input \sig_strbgen_bytes_ireg2_reg[1] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire \sig_strbgen_bytes_ireg2_reg[0] ;
  wire \sig_strbgen_bytes_ireg2_reg[1] ;
  wire \sig_strbgen_bytes_ireg2_reg[2] ;

  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h1FFAF8F0)) 
    lsig_end_vect
       (.I0(Q[0]),
        .I1(\sig_strbgen_bytes_ireg2_reg[0] ),
        .I2(\sig_strbgen_bytes_ireg2_reg[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg[1] ),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h1)) 
    lsig_start_vect
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module system_axi_datamover_0_0_axi_datamover_strb_gen2_71
   (D,
    Q,
    \sig_strbgen_bytes_ireg2_reg[0] ,
    \sig_strbgen_bytes_ireg2_reg[2] ,
    \sig_strbgen_bytes_ireg2_reg[1] );
  output [1:0]D;
  input [1:0]Q;
  input \sig_strbgen_bytes_ireg2_reg[0] ;
  input \sig_strbgen_bytes_ireg2_reg[2] ;
  input \sig_strbgen_bytes_ireg2_reg[1] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire \sig_strbgen_bytes_ireg2_reg[0] ;
  wire \sig_strbgen_bytes_ireg2_reg[1] ;
  wire \sig_strbgen_bytes_ireg2_reg[2] ;

  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h1FFAF8F0)) 
    lsig_end_vect
       (.I0(Q[0]),
        .I1(\sig_strbgen_bytes_ireg2_reg[0] ),
        .I2(\sig_strbgen_bytes_ireg2_reg[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg[1] ),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h1)) 
    lsig_start_vect
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wr_sf" *) 
module system_axi_datamover_0_0_axi_datamover_wr_sf
   (D,
    DOBDO,
    out,
    ram_full_i_reg,
    sig_cmd_empty_reg,
    sig_len_fifo_full,
    sig_ok_to_post_wr_addr_reg_0,
    hold_ff_q,
    sig_ok_to_post_wr_addr,
    sig_ibtt2wdc_tvalid,
    \sig_uncom_wrcnt_reg[3]_0 ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_s2mm_aclk,
    ram_full_i_reg_0,
    sig_stream_rst,
    Q,
    DIBDI,
    DI,
    S,
    \sig_uncom_wrcnt_reg[7]_0 ,
    sig_uncom_wrcnt11_out,
    sig_wdc2ibtt_tready,
    sig_posted_to_axi_2_reg,
    sel,
    sig_s2mm_ld_nxt_len_reg,
    sig_posted_to_axi_2_reg_0,
    ram_full_i_reg_1,
    s2mm_wr_len,
    E);
  output [31:0]D;
  output [0:0]DOBDO;
  output out;
  output ram_full_i_reg;
  output sig_cmd_empty_reg;
  output sig_len_fifo_full;
  output [2:0]sig_ok_to_post_wr_addr_reg_0;
  output hold_ff_q;
  output sig_ok_to_post_wr_addr;
  output sig_ibtt2wdc_tvalid;
  output [0:0]\sig_uncom_wrcnt_reg[3]_0 ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_s2mm_aclk;
  input ram_full_i_reg_0;
  input sig_stream_rst;
  input [31:0]Q;
  input [1:0]DIBDI;
  input [0:0]DI;
  input [0:0]S;
  input [2:0]\sig_uncom_wrcnt_reg[7]_0 ;
  input sig_uncom_wrcnt11_out;
  input sig_wdc2ibtt_tready;
  input sig_posted_to_axi_2_reg;
  input sel;
  input sig_s2mm_ld_nxt_len_reg;
  input sig_posted_to_axi_2_reg_0;
  input ram_full_i_reg_1;
  input [3:0]s2mm_wr_len;
  input [0:0]E;

  wire [31:0]D;
  wire [0:0]DI;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire [0:0]E;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire I_WR_LEN_FIFO_n_1;
  wire I_WR_LEN_FIFO_n_10;
  wire I_WR_LEN_FIFO_n_11;
  wire I_WR_LEN_FIFO_n_13;
  wire I_WR_LEN_FIFO_n_14;
  wire I_WR_LEN_FIFO_n_15;
  wire I_WR_LEN_FIFO_n_16;
  wire I_WR_LEN_FIFO_n_17;
  wire I_WR_LEN_FIFO_n_2;
  wire I_WR_LEN_FIFO_n_3;
  wire I_WR_LEN_FIFO_n_5;
  wire I_WR_LEN_FIFO_n_6;
  wire I_WR_LEN_FIFO_n_7;
  wire I_WR_LEN_FIFO_n_8;
  wire I_WR_LEN_FIFO_n_9;
  wire [31:0]Q;
  wire [0:0]S;
  wire hold_ff_q;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [7:0]p_1_in;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  wire [3:0]s2mm_wr_len;
  wire sel;
  wire sig_cmd_empty_reg;
  wire sig_enough_dbeats_rcvd;
  wire sig_enough_dbeats_rcvd0_carry_i_1_n_0;
  wire sig_enough_dbeats_rcvd0_carry_i_5_n_0;
  wire sig_enough_dbeats_rcvd0_carry_n_1;
  wire sig_enough_dbeats_rcvd0_carry_n_2;
  wire sig_enough_dbeats_rcvd0_carry_n_3;
  wire sig_ibtt2wdc_tvalid;
  wire sig_len_fifo_full;
  wire sig_ok_to_post_wr_addr;
  wire [2:0]sig_ok_to_post_wr_addr_reg_0;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_stream_rst;
  wire [7:0]sig_uncom_wrcnt;
  wire [7:0]sig_uncom_wrcnt0;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry__0_n_1 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry__0_n_2 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry__0_n_3 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry_n_0 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry_n_1 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry_n_2 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry_n_3 ;
  wire \sig_uncom_wrcnt0_inferred__1/i__carry__0_n_1 ;
  wire \sig_uncom_wrcnt0_inferred__1/i__carry__0_n_2 ;
  wire \sig_uncom_wrcnt0_inferred__1/i__carry__0_n_3 ;
  wire \sig_uncom_wrcnt0_inferred__1/i__carry_n_0 ;
  wire \sig_uncom_wrcnt0_inferred__1/i__carry_n_1 ;
  wire \sig_uncom_wrcnt0_inferred__1/i__carry_n_2 ;
  wire \sig_uncom_wrcnt0_inferred__1/i__carry_n_3 ;
  wire sig_uncom_wrcnt11_out;
  wire [0:0]\sig_uncom_wrcnt_reg[3]_0 ;
  wire [2:0]\sig_uncom_wrcnt_reg[7]_0 ;
  wire \sig_uncom_wrcnt_reg_n_0_[0] ;
  wire \sig_uncom_wrcnt_reg_n_0_[1] ;
  wire \sig_uncom_wrcnt_reg_n_0_[2] ;
  wire \sig_uncom_wrcnt_reg_n_0_[3] ;
  wire \sig_uncom_wrcnt_reg_n_0_[4] ;
  wire sig_wdc2ibtt_tready;
  wire [3:0]NLW_sig_enough_dbeats_rcvd0_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_uncom_wrcnt0_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_uncom_wrcnt0_inferred__1/i__carry__0_CO_UNCONNECTED ;

  system_axi_datamover_0_0_axi_datamover_sfifo_autord__parameterized0 I_DATA_FIFO
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Q(Q),
        .hold_ff_q_reg_0(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready));
  system_axi_datamover_0_0_srl_fifo_f__parameterized6 I_WR_LEN_FIFO
       (.CO(sig_enough_dbeats_rcvd),
        .DI({I_WR_LEN_FIFO_n_1,I_WR_LEN_FIFO_n_2,I_WR_LEN_FIFO_n_3}),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_len_fifo_full),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({sig_ok_to_post_wr_addr_reg_0[0],\sig_uncom_wrcnt_reg_n_0_[4] ,\sig_uncom_wrcnt_reg_n_0_[3] ,\sig_uncom_wrcnt_reg_n_0_[2] ,\sig_uncom_wrcnt_reg_n_0_[1] ,\sig_uncom_wrcnt_reg_n_0_[0] }),
        .S({I_WR_LEN_FIFO_n_5,I_WR_LEN_FIFO_n_6,I_WR_LEN_FIFO_n_7}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\sig_uncom_wrcnt_reg[3]_0 ),
        .ram_full_i_reg(ram_full_i_reg_1),
        .s2mm_wr_len(s2mm_wr_len),
        .sel(sel),
        .sig_ok_to_post_wr_addr_reg(I_WR_LEN_FIFO_n_17),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .sig_s2mm_ld_nxt_len_reg(sig_s2mm_ld_nxt_len_reg),
        .sig_stream_rst(sig_stream_rst),
        .\sig_uncom_wrcnt_reg[3] ({I_WR_LEN_FIFO_n_8,I_WR_LEN_FIFO_n_9,I_WR_LEN_FIFO_n_10,I_WR_LEN_FIFO_n_11}),
        .\sig_uncom_wrcnt_reg[3]_0 ({I_WR_LEN_FIFO_n_13,I_WR_LEN_FIFO_n_14,I_WR_LEN_FIFO_n_15}),
        .\sig_uncom_wrcnt_reg[7] (I_WR_LEN_FIFO_n_16));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(sig_ok_to_post_wr_addr_reg_0[2]),
        .O(i__carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(sig_ok_to_post_wr_addr_reg_0[1]),
        .O(i__carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(sig_ok_to_post_wr_addr_reg_0[0]),
        .O(i__carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(\sig_uncom_wrcnt_reg_n_0_[4] ),
        .O(i__carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_enough_dbeats_rcvd0_carry
       (.CI(1'b0),
        .CO({sig_enough_dbeats_rcvd,sig_enough_dbeats_rcvd0_carry_n_1,sig_enough_dbeats_rcvd0_carry_n_2,sig_enough_dbeats_rcvd0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({sig_enough_dbeats_rcvd0_carry_i_1_n_0,I_WR_LEN_FIFO_n_1,I_WR_LEN_FIFO_n_2,I_WR_LEN_FIFO_n_3}),
        .O(NLW_sig_enough_dbeats_rcvd0_carry_O_UNCONNECTED[3:0]),
        .S({sig_enough_dbeats_rcvd0_carry_i_5_n_0,I_WR_LEN_FIFO_n_5,I_WR_LEN_FIFO_n_6,I_WR_LEN_FIFO_n_7}));
  LUT2 #(
    .INIT(4'hE)) 
    sig_enough_dbeats_rcvd0_carry_i_1
       (.I0(sig_ok_to_post_wr_addr_reg_0[1]),
        .I1(sig_ok_to_post_wr_addr_reg_0[2]),
        .O(sig_enough_dbeats_rcvd0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_enough_dbeats_rcvd0_carry_i_5
       (.I0(sig_ok_to_post_wr_addr_reg_0[1]),
        .I1(sig_ok_to_post_wr_addr_reg_0[2]),
        .O(sig_enough_dbeats_rcvd0_carry_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_wr_addr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_WR_LEN_FIFO_n_17),
        .Q(sig_ok_to_post_wr_addr),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_uncom_wrcnt0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\sig_uncom_wrcnt0_inferred__0/i__carry_n_0 ,\sig_uncom_wrcnt0_inferred__0/i__carry_n_1 ,\sig_uncom_wrcnt0_inferred__0/i__carry_n_2 ,\sig_uncom_wrcnt0_inferred__0/i__carry_n_3 }),
        .CYINIT(\sig_uncom_wrcnt_reg_n_0_[0] ),
        .DI({\sig_uncom_wrcnt_reg_n_0_[3] ,\sig_uncom_wrcnt_reg_n_0_[2] ,\sig_uncom_wrcnt_reg_n_0_[1] ,DI}),
        .O(sig_uncom_wrcnt[3:0]),
        .S({I_WR_LEN_FIFO_n_13,I_WR_LEN_FIFO_n_14,I_WR_LEN_FIFO_n_15,S}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_uncom_wrcnt0_inferred__0/i__carry__0 
       (.CI(\sig_uncom_wrcnt0_inferred__0/i__carry_n_0 ),
        .CO({\NLW_sig_uncom_wrcnt0_inferred__0/i__carry__0_CO_UNCONNECTED [3],\sig_uncom_wrcnt0_inferred__0/i__carry__0_n_1 ,\sig_uncom_wrcnt0_inferred__0/i__carry__0_n_2 ,\sig_uncom_wrcnt0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,sig_ok_to_post_wr_addr_reg_0[1:0],\sig_uncom_wrcnt_reg_n_0_[4] }),
        .O(sig_uncom_wrcnt[7:4]),
        .S({\sig_uncom_wrcnt_reg[7]_0 ,I_WR_LEN_FIFO_n_16}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_uncom_wrcnt0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\sig_uncom_wrcnt0_inferred__1/i__carry_n_0 ,\sig_uncom_wrcnt0_inferred__1/i__carry_n_1 ,\sig_uncom_wrcnt0_inferred__1/i__carry_n_2 ,\sig_uncom_wrcnt0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\sig_uncom_wrcnt_reg_n_0_[3] ,\sig_uncom_wrcnt_reg_n_0_[2] ,\sig_uncom_wrcnt_reg_n_0_[1] ,\sig_uncom_wrcnt_reg_n_0_[0] }),
        .O(sig_uncom_wrcnt0[3:0]),
        .S({I_WR_LEN_FIFO_n_8,I_WR_LEN_FIFO_n_9,I_WR_LEN_FIFO_n_10,I_WR_LEN_FIFO_n_11}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_uncom_wrcnt0_inferred__1/i__carry__0 
       (.CI(\sig_uncom_wrcnt0_inferred__1/i__carry_n_0 ),
        .CO({\NLW_sig_uncom_wrcnt0_inferred__1/i__carry__0_CO_UNCONNECTED [3],\sig_uncom_wrcnt0_inferred__1/i__carry__0_n_1 ,\sig_uncom_wrcnt0_inferred__1/i__carry__0_n_2 ,\sig_uncom_wrcnt0_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,sig_ok_to_post_wr_addr_reg_0[1:0],\sig_uncom_wrcnt_reg_n_0_[4] }),
        .O(sig_uncom_wrcnt0[7:4]),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_uncom_wrcnt[0]_i_1 
       (.I0(sig_uncom_wrcnt0[0]),
        .I1(sig_uncom_wrcnt[0]),
        .I2(sig_uncom_wrcnt11_out),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_uncom_wrcnt[1]_i_1 
       (.I0(sig_uncom_wrcnt0[1]),
        .I1(sig_uncom_wrcnt[1]),
        .I2(sig_uncom_wrcnt11_out),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_uncom_wrcnt[2]_i_1 
       (.I0(sig_uncom_wrcnt0[2]),
        .I1(sig_uncom_wrcnt[2]),
        .I2(sig_uncom_wrcnt11_out),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_uncom_wrcnt[3]_i_1 
       (.I0(sig_uncom_wrcnt0[3]),
        .I1(sig_uncom_wrcnt[3]),
        .I2(sig_uncom_wrcnt11_out),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_uncom_wrcnt[4]_i_1 
       (.I0(sig_uncom_wrcnt0[4]),
        .I1(sig_uncom_wrcnt[4]),
        .I2(sig_uncom_wrcnt11_out),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_uncom_wrcnt[5]_i_1 
       (.I0(sig_uncom_wrcnt0[5]),
        .I1(sig_uncom_wrcnt[5]),
        .I2(sig_uncom_wrcnt11_out),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_uncom_wrcnt[6]_i_1 
       (.I0(sig_uncom_wrcnt0[6]),
        .I1(sig_uncom_wrcnt[6]),
        .I2(sig_uncom_wrcnt11_out),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_uncom_wrcnt[7]_i_2 
       (.I0(sig_uncom_wrcnt0[7]),
        .I1(sig_uncom_wrcnt[7]),
        .I2(sig_uncom_wrcnt11_out),
        .O(p_1_in[7]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[0]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[0] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[1]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[1] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[2]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[2] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[3]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[3] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[4]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[4] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[5]),
        .Q(sig_ok_to_post_wr_addr_reg_0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[6]),
        .Q(sig_ok_to_post_wr_addr_reg_0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[7]),
        .Q(sig_ok_to_post_wr_addr_reg_0[2]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wr_status_cntl" *) 
module system_axi_datamover_0_0_axi_datamover_wr_status_cntl
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_wsc2stat_status_valid,
    sig_wsc2stat_status,
    sig_wdc_status_going_full,
    sig_init_done,
    sig_init_done_0,
    sig_inhibit_rdy_n,
    sig_halt_reg,
    m_axi_s2mm_bready,
    sig_wsc2rst_stop_cmplt,
    s2mm_dbg_data,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    p_5_out,
    sig_mmap_reset_reg_reg,
    sig_mmap_reset_reg_reg_0,
    sig_s_h_halt_reg_reg,
    m_axi_s2mm_bvalid,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_posted_to_axi_reg,
    sig_halt_reg_dly3,
    sig_addr2wsc_calc_error,
    s2mm_dbg_sel,
    DOBDO,
    sig_data2all_tlast_error,
    m_axi_s2mm_bresp,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_wsc2stat_status_valid;
  output [7:0]sig_wsc2stat_status;
  output sig_wdc_status_going_full;
  output sig_init_done;
  output sig_init_done_0;
  output sig_inhibit_rdy_n;
  output sig_halt_reg;
  output m_axi_s2mm_bready;
  output sig_wsc2rst_stop_cmplt;
  output [8:0]s2mm_dbg_data;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input p_5_out;
  input sig_mmap_reset_reg_reg;
  input sig_mmap_reset_reg_reg_0;
  input sig_s_h_halt_reg_reg;
  input m_axi_s2mm_bvalid;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_posted_to_axi_reg;
  input sig_halt_reg_dly3;
  input sig_addr2wsc_calc_error;
  input [0:0]s2mm_dbg_sel;
  input [0:0]DOBDO;
  input sig_data2all_tlast_error;
  input [1:0]m_axi_s2mm_bresp;
  input [0:6]in;

  wire [0:0]DOBDO;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_16 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_17 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_4;
  wire I_WRESP_STATUS_FIFO_n_6;
  wire I_WRESP_STATUS_FIFO_n_7;
  wire I_WRESP_STATUS_FIFO_n_8;
  wire I_WRESP_STATUS_FIFO_n_9;
  wire [0:6]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire p_0_in;
  wire p_4_out;
  wire p_5_out;
  wire [8:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1__0_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2all_tlast_error;
  wire [6:0]sig_dcntl_sfifo_out;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_posted_to_axi_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_s_h_halt_reg_reg;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg__0;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire [1:1]sig_wresp_sfifo_out;
  wire sig_wsc2rst_stop_cmplt;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;

  system_axi_datamover_0_0_axi_datamover_fifo__parameterized5 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4 ,\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5 ,\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6 }),
        .E(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (sig_wsc2stat_status[5]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (sig_wsc2stat_status[4]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_17 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (sig_wsc2stat_status[6]),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_wresp_sfifo_out),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_16 ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_rd_empty),
        .Q(sig_wdc_statcnt_reg__0),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_dcntl_sfifo_out[6:2],sig_dcntl_sfifo_out[0]}),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_done_0(sig_init_done_0),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg_0),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_4),
        .Q(sig_wsc2stat_status[5]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(sig_wsc2stat_status[4]),
        .R(p_5_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_17 ),
        .Q(sig_wsc2stat_status[7]),
        .S(p_5_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_0_in),
        .Q(sig_coelsc_reg_empty),
        .S(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_6),
        .Q(sig_wsc2stat_status[6]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[3]),
        .Q(sig_wsc2stat_status[0]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[4]),
        .Q(sig_wsc2stat_status[1]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(sig_wsc2stat_status[2]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(sig_wsc2stat_status[3]),
        .R(p_5_out));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(sig_halt_reg),
        .I1(DOBDO),
        .I2(sig_data2all_tlast_error),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ));
  system_axi_datamover_0_0_axi_datamover_fifo__parameterized4 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_7,I_WRESP_STATUS_FIFO_n_8,I_WRESP_STATUS_FIFO_n_9}),
        .E(I_WRESP_STATUS_FIFO_n_2),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_4),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 (sig_wsc2stat_status[5]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_6),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (sig_wsc2stat_status[6]),
        .\INFERRED_GEN.cnt_i_reg[3] (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_16 ),
        .Q(sig_rd_empty),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_wresp_sfifo_out),
        .\sig_addr_posted_cntr_reg[3] (sig_addr_posted_cntr_reg),
        .sig_data2wsc_calc_err_reg(sig_dcntl_sfifo_out[2]),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_done(sig_init_done),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s2mm_dbg_data[12]_INST_0 
       (.I0(sig_wsc2stat_status[0]),
        .I1(s2mm_dbg_sel),
        .O(s2mm_dbg_data[1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s2mm_dbg_data[13]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(sig_wsc2stat_status[1]),
        .O(s2mm_dbg_data[2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s2mm_dbg_data[14]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(sig_wsc2stat_status[2]),
        .O(s2mm_dbg_data[3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s2mm_dbg_data[15]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(sig_wsc2stat_status[3]),
        .O(s2mm_dbg_data[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \s2mm_dbg_data[16]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(sig_wsc2stat_status[4]),
        .O(s2mm_dbg_data[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s2mm_dbg_data[17]_INST_0 
       (.I0(sig_wsc2stat_status[5]),
        .I1(s2mm_dbg_sel),
        .O(s2mm_dbg_data[6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s2mm_dbg_data[18]_INST_0 
       (.I0(sig_wsc2stat_status[6]),
        .I1(s2mm_dbg_sel),
        .O(s2mm_dbg_data[7]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s2mm_dbg_data[21]_INST_0 
       (.I0(sig_wsc2stat_status_valid),
        .I1(s2mm_dbg_sel),
        .O(s2mm_dbg_data[8]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s2mm_dbg_data[7]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(sig_wsc2stat_status_valid),
        .O(s2mm_dbg_data[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1__0 
       (.I0(sig_addr_posted_cntr_reg[0]),
        .O(\sig_addr_posted_cntr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_2),
        .D(\sig_addr_posted_cntr[0]_i_1__0_n_0 ),
        .Q(sig_addr_posted_cntr_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_2),
        .D(I_WRESP_STATUS_FIFO_n_9),
        .Q(sig_addr_posted_cntr_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_2),
        .D(I_WRESP_STATUS_FIFO_n_8),
        .Q(sig_addr_posted_cntr_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_2),
        .D(I_WRESP_STATUS_FIFO_n_7),
        .Q(sig_addr_posted_cntr_reg[3]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000002000000002)) 
    sig_halt_cmplt_i_3__0
       (.I0(sig_halt_reg_dly3),
        .I1(sig_addr_posted_cntr_reg[1]),
        .I2(sig_addr_posted_cntr_reg[0]),
        .I3(sig_addr_posted_cntr_reg[2]),
        .I4(sig_addr_posted_cntr_reg[3]),
        .I5(sig_addr2wsc_calc_error),
        .O(sig_wsc2rst_stop_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg),
        .Q(sig_halt_reg),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg__0[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6 ),
        .Q(sig_wdc_statcnt_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5 ),
        .Q(sig_wdc_statcnt_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4 ),
        .Q(sig_wdc_statcnt_reg__0[3]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt_reg__0[3]),
        .I1(sig_wdc_statcnt_reg__0[2]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wrdata_cntl" *) 
module system_axi_datamover_0_0_axi_datamover_wrdata_cntl
   (s2mm_wr_xfer_cmplt,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_s2mm_ld_nxt_len0,
    sig_push_to_wsc,
    in,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_init_done,
    sig_data2all_tlast_error,
    sig_tlast_err_stop,
    sig_data2skid_wlast,
    sig_wr_fifo,
    sig_data2rst_stop_cmplt,
    sig_data2skid_wvalid,
    sig_data2addr_stop_req,
    sig_wdc2ibtt_tready,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_skid_reg_reg[3] ,
    s2mm_dbg_data,
    sig_sready_stop_reg_reg,
    sel,
    s2mm_wr_len,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_halt_reg,
    sig_mmap_reset_reg_reg,
    sig_halt_reg_reg,
    p_11_out,
    sig_wdc_status_going_full,
    sig_inhibit_rdy_n_reg,
    sig_wsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_s_ready_out_reg,
    sig_ibtt2wdc_tvalid,
    hold_ff_q,
    out,
    DOBDO,
    sig_posted_to_axi_reg,
    sig_s_ready_dup_reg,
    Q,
    s2mm_dbg_sel,
    sig_stop_request,
    sig_len_fifo_full,
    sig_calc_error_reg_reg);
  output s2mm_wr_xfer_cmplt;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_s2mm_ld_nxt_len0;
  output sig_push_to_wsc;
  output [0:6]in;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output sig_init_done;
  output sig_data2all_tlast_error;
  output sig_tlast_err_stop;
  output sig_data2skid_wlast;
  output sig_wr_fifo;
  output sig_data2rst_stop_cmplt;
  output sig_data2skid_wvalid;
  output sig_data2addr_stop_req;
  output sig_wdc2ibtt_tready;
  output [3:0]\sig_strb_reg_out_reg[3] ;
  output [3:0]\sig_strb_skid_reg_reg[3] ;
  output [4:0]s2mm_dbg_data;
  output sig_sready_stop_reg_reg;
  output sel;
  output [3:0]s2mm_wr_len;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_halt_reg;
  input sig_mmap_reset_reg_reg;
  input sig_halt_reg_reg;
  input p_11_out;
  input sig_wdc_status_going_full;
  input sig_inhibit_rdy_n_reg;
  input sig_wsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_s_ready_out_reg;
  input sig_ibtt2wdc_tvalid;
  input hold_ff_q;
  input out;
  input [0:0]DOBDO;
  input sig_posted_to_axi_reg;
  input sig_s_ready_dup_reg;
  input [3:0]Q;
  input [0:0]s2mm_dbg_sel;
  input sig_stop_request;
  input sig_len_fifo_full;
  input [18:0]sig_calc_error_reg_reg;

  wire [0:0]DOBDO;
  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [3:0]Q;
  wire hold_ff_q;
  wire [0:6]in;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [3:0]p_0_in;
  wire [26:0]p_0_out;
  wire p_11_out;
  wire [4:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [3:0]s2mm_wr_len;
  wire s2mm_wr_xfer_cmplt;
  wire sel;
  wire sig_addr_chan_rdy__2;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire [18:0]sig_calc_error_reg_reg;
  wire sig_clr_dqual_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2all_tlast_error;
  wire sig_data2rst_stop_cmplt;
  wire sig_data2skid_wlast;
  wire sig_data2skid_wvalid;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_last_err0;
  wire \sig_dbeat_cntr[5]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4__0_n_0 ;
  wire sig_dbeat_cntr_eq_0__2;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg_n_0;
  wire sig_good_mmap_dbeat12_out__0;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_ibtt2wdc_tvalid;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_init_done;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_skid_reg_i_2_n_0;
  wire sig_ld_new_cmd_reg;
  wire sig_len_fifo_full;
  wire sig_m_valid_dup_i_4_n_0;
  wire sig_mmap_reset_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire [3:0]sig_next_tag_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc0;
  wire sig_push_to_wsc_i_2_n_0;
  wire sig_s2mm_ld_nxt_len0;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_set_push2wsc__4;
  wire sig_sready_stop_reg_reg;
  wire sig_stop_request;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire [3:0]\sig_strb_skid_reg_reg[3] ;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wdc2ibtt_tready;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wr_xfer_cmplt0;
  wire sig_wsc2stat_status_valid;

  system_axi_datamover_0_0_axi_datamover_fifo__parameterized9 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ,p_0_in}),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33 ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (sig_data2all_tlast_error),
        .Q(sig_dbeat_cntr_reg__0),
        .SR(sig_clr_dqual_reg),
        .\gpregsm1.user_valid_reg (out),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({p_0_out[26:24],p_0_out[21:14],p_0_out[3:0]}),
        .p_11_out(p_11_out),
        .s2mm_dbg_data(s2mm_dbg_data[4]),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sel(sig_s2mm_ld_nxt_len0),
        .sig_addr_chan_rdy__2(sig_addr_chan_rdy__2),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_dbeat_cntr_eq_0__2(sig_dbeat_cntr_eq_0__2),
        .\sig_dbeat_cntr_reg[2] (sig_data2skid_wlast),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr[5]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_n_0),
        .sig_good_mmap_dbeat12_out__0(sig_good_mmap_dbeat12_out__0),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg),
        .sig_init_done(sig_init_done),
        .sig_last_dbeat__1(sig_last_dbeat__1),
        .sig_last_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32 ),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(sig_push_to_wsc),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_data2all_tlast_error),
        .I4(sig_tlast_err_stop),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ),
        .Q(sig_tlast_err_stop),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_reg),
        .Q(sig_data2all_tlast_error),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1__0 
       (.I0(sig_tlast_err_stop),
        .I1(sig_push_to_wsc),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[7][0]_srl8_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[0] ),
        .I1(sig_len_fifo_full),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s2mm_dbg_data[10]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(in[1]),
        .O(s2mm_dbg_data[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s2mm_dbg_data[11]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(in[0]),
        .O(s2mm_dbg_data[3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s2mm_dbg_data[8]_INST_0 
       (.I0(in[3]),
        .I1(s2mm_dbg_sel),
        .O(s2mm_dbg_data[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s2mm_dbg_data[9]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(in[2]),
        .O(s2mm_dbg_data[1]));
  LUT5 #(
    .INIT(32'hD9996664)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_posted_to_axi_reg),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hF0C2BCF0)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_posted_to_axi_reg),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hAAA8EAAA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_posted_to_axi_reg),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_next_calc_error_reg),
        .Q(in[4]),
        .R(sig_push_to_wsc0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hFFF2)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(DOBDO),
        .I1(sig_halt_reg),
        .I2(sig_data2all_tlast_error),
        .I3(sig_next_cmd_cmplt_reg),
        .O(sig_data2wsc_cmd_cmplt0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(in[6]),
        .R(sig_push_to_wsc0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    sig_data2wsc_last_err_i_1
       (.I0(sig_data2all_tlast_error),
        .I1(sig_halt_reg),
        .I2(DOBDO),
        .O(sig_data2wsc_last_err0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_last_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_last_err0),
        .Q(in[5]),
        .R(sig_push_to_wsc0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_next_tag_reg[0]),
        .Q(in[3]),
        .R(sig_push_to_wsc0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_next_tag_reg[1]),
        .Q(in[2]),
        .R(sig_push_to_wsc0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_next_tag_reg[2]),
        .Q(in[1]),
        .R(sig_push_to_wsc0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_next_tag_reg[3]),
        .Q(in[0]),
        .R(sig_push_to_wsc0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[3]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .O(\sig_dbeat_cntr[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_dbeat_cntr[7]_i_3__0 
       (.I0(sig_last_skid_reg_i_2_n_0),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .O(sig_dbeat_cntr_eq_0__2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_dbeat_cntr[7]_i_4__0 
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(sig_dbeat_cntr_reg__0[5]),
        .O(\sig_dbeat_cntr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33 ),
        .D(p_0_in[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33 ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33 ),
        .D(p_0_in[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33 ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_cmplt_i_4
       (.I0(sig_data2all_tlast_error),
        .I1(sig_halt_reg),
        .O(sig_data2addr_stop_req));
  LUT5 #(
    .INIT(32'hAAAA0002)) 
    sig_halt_cmplt_i_5
       (.I0(sig_halt_reg_dly3),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_next_calc_error_reg),
        .O(sig_data2rst_stop_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    sig_last_dbeat_i_2__0
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_last_skid_reg_i_2_n_0),
        .I5(sig_good_mmap_dbeat12_out__0),
        .O(sig_first_dbeat1__0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    sig_last_dbeat_i_4__0
       (.I0(sig_last_skid_reg_i_2_n_0),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .I5(sig_good_mmap_dbeat12_out__0),
        .O(sig_last_dbeat__1));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1__0
       (.I0(sig_data2skid_wlast),
        .I1(sig_good_mmap_dbeat12_out__0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    sig_last_skid_reg_i_1__0
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_last_skid_reg_i_2_n_0),
        .I5(sig_dqual_reg_full),
        .O(sig_data2skid_wlast));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_skid_reg_i_2
       (.I0(sig_dbeat_cntr_reg__0[7]),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .O(sig_last_skid_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000011115550)) 
    sig_m_valid_dup_i_2__0
       (.I0(sig_data2rst_stop_cmplt),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(sig_ibtt2wdc_tvalid),
        .I3(sig_data2all_tlast_error),
        .I4(sig_halt_reg),
        .I5(sig_m_valid_dup_i_4_n_0),
        .O(sig_data2skid_wvalid));
  LUT3 #(
    .INIT(8'hBF)) 
    sig_m_valid_dup_i_4
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .I2(sig_addr_chan_rdy__2),
        .O(sig_m_valid_dup_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[18]),
        .Q(sig_next_last_strb_reg[0]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[19]),
        .Q(sig_next_last_strb_reg[1]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[20]),
        .Q(sig_next_last_strb_reg[2]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[21]),
        .Q(sig_next_last_strb_reg[3]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[24]),
        .Q(sig_next_sequential_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[14]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[15]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[16]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[17]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[0]),
        .Q(sig_next_tag_reg[0]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[1]),
        .Q(sig_next_tag_reg[1]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[2]),
        .Q(sig_next_tag_reg[2]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[3]),
        .Q(sig_next_tag_reg[3]),
        .R(sig_clr_dqual_reg));
  LUT4 #(
    .INIT(16'h0008)) 
    sig_push_err2wsc_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_push_err2wsc),
        .I3(sig_stream_rst),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    sig_push_to_wsc_i_1
       (.I0(sig_stream_rst),
        .I1(sig_set_push2wsc__4),
        .I2(sig_push_to_wsc),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .O(sig_push_to_wsc0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_push_to_wsc_i_2
       (.I0(sig_set_push2wsc__4),
        .I1(sig_tlast_err_stop),
        .O(sig_push_to_wsc_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFAABAAABAAABA)) 
    sig_push_to_wsc_i_3
       (.I0(sig_push_err2wsc),
        .I1(sig_addr_chan_rdy__2),
        .I2(sig_data2all_tlast_error),
        .I3(sig_tlast_err_stop),
        .I4(sig_good_mmap_dbeat12_out__0),
        .I5(sig_dbeat_cntr_eq_0__2),
        .O(sig_set_push2wsc__4));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_push_to_wsc_i_2_n_0),
        .Q(sig_push_to_wsc),
        .R(sig_push_to_wsc0));
  FDRE #(
    .INIT(1'b0)) 
    sig_s2mm_ld_nxt_len_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s2mm_ld_nxt_len0),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg[4]),
        .Q(s2mm_wr_len[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg[5]),
        .Q(s2mm_wr_len[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg[6]),
        .Q(s2mm_wr_len[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg[7]),
        .Q(s2mm_wr_len[3]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_sready_stop_reg_i_1
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .I2(sig_stop_request),
        .O(sig_sready_stop_reg_reg));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[0]_i_1__0 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[0]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_s_ready_dup_reg),
        .I5(Q[0]),
        .O(\sig_strb_reg_out_reg[3] [0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[1]_i_1__0 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[1]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_s_ready_dup_reg),
        .I5(Q[1]),
        .O(\sig_strb_reg_out_reg[3] [1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[2]_i_1__0 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[2]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_s_ready_dup_reg),
        .I5(Q[2]),
        .O(\sig_strb_reg_out_reg[3] [2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[3]_i_1__0 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[3]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_s_ready_dup_reg),
        .I5(Q[3]),
        .O(\sig_strb_reg_out_reg[3] [3]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[0]_i_1__0 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[0]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(\sig_strb_skid_reg_reg[3] [0]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[1]_i_1__0 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[1]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(\sig_strb_skid_reg_reg[3] [1]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[2]_i_1__0 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[2]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(\sig_strb_skid_reg_reg[3] [2]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[3]_i_1__0 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[3]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(\sig_strb_skid_reg_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    sig_wr_xfer_cmplt_i_1
       (.I0(sig_wdc2ibtt_tready),
        .I1(hold_ff_q),
        .I2(out),
        .I3(sig_data2skid_wlast),
        .O(sig_wr_xfer_cmplt0));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
    sig_wr_xfer_cmplt_i_2
       (.I0(sig_halt_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_addr_chan_rdy__2),
        .I4(sig_data2all_tlast_error),
        .I5(sig_s_ready_out_reg),
        .O(sig_wdc2ibtt_tready));
  FDRE #(
    .INIT(1'b0)) 
    sig_wr_xfer_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_wr_xfer_cmplt0),
        .Q(s2mm_wr_xfer_cmplt),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_datamover_0_0_cdc_sync
   (scndry_out,
    prmry_in,
    m_axi_s2mm_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_s2mm_aclk;

  wire m_axi_s2mm_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_datamover_0_0_cdc_sync_0
   (sig_fifo_ainit,
    sig_halt_cmplt_reg,
    SR,
    \sig_btt_cntr_dup_reg[0] ,
    sig_eop_sent_reg0,
    s2mm_dbg_data,
    scndry_out,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    sig_mvalid_stop,
    sig_eop_sent,
    sig_eop_sent_reg,
    prmry_in,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    s2mm_dbg_sel,
    m_axi_s2mm_aclk);
  output sig_fifo_ainit;
  output sig_halt_cmplt_reg;
  output [0:0]SR;
  output [0:0]\sig_btt_cntr_dup_reg[0] ;
  output sig_eop_sent_reg0;
  output [0:0]s2mm_dbg_data;
  input scndry_out;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input sig_mvalid_stop;
  input sig_eop_sent;
  input sig_eop_sent_reg;
  input prmry_in;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input [0:0]s2mm_dbg_sel;
  input m_axi_s2mm_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_1_out;
  wire prmry_in;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire [0:0]\sig_btt_cntr_dup_reg[0] ;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_fifo_ainit;
  wire sig_halt_cmplt_reg;
  wire sig_mvalid_stop;
  wire sig_secondary_aresetn_reg_tmp;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_secondary_aresetn_reg_tmp),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 
       (.I0(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .O(sig_secondary_aresetn_reg_tmp));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(p_1_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \INFERRED_GEN.cnt_i[4]_i_1 
       (.I0(sig_halt_cmplt_reg),
        .I1(sig_eop_sent_reg),
        .O(sig_eop_sent_reg0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0 
       (.I0(sig_halt_cmplt_reg),
        .I1(scndry_out),
        .I2(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .O(sig_fifo_ainit));
  LUT2 #(
    .INIT(4'h8)) 
    \s2mm_dbg_data[1]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(sig_halt_cmplt_reg),
        .O(s2mm_dbg_data));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_btt_cntr[15]_i_1 
       (.I0(sig_halt_cmplt_reg),
        .I1(sig_eop_sent),
        .O(\sig_btt_cntr_dup_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_data_reg_out[31]_i_1__0 
       (.I0(sig_halt_cmplt_reg),
        .I1(sig_mvalid_stop),
        .O(SR));
  LUT3 #(
    .INIT(8'hFD)) 
    sig_halt_cmplt_i_1__0
       (.I0(prmry_in),
        .I1(p_1_out),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(sig_halt_cmplt_reg));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_datamover_0_0_cdc_sync_1
   (s2mm_dbg_data,
    scndry_out,
    sig_fifo_ainit_0,
    sig_cmd_stat_rst_user,
    sig_init_reg2_reg,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    s2mm_dbg_sel,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_reg,
    prmry_in,
    m_axis_s2mm_cmdsts_awclk);
  output [0:0]s2mm_dbg_data;
  output scndry_out;
  output sig_fifo_ainit_0;
  output sig_cmd_stat_rst_user;
  output sig_init_reg2_reg;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input [0:0]s2mm_dbg_sel;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_reg;
  input prmry_in;
  input m_axis_s2mm_cmdsts_awclk;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire m_axis_s2mm_cmdsts_awclk;
  wire prmry_in;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire sig_cmd_stat_rst_user;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_fifo_ainit_0;
  wire sig_init_reg;
  wire sig_init_reg2_reg;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__1 
       (.I0(scndry_out),
        .I1(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_fifo_ainit_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \s2mm_dbg_data[0]_INST_0 
       (.I0(scndry_out),
        .I1(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I2(s2mm_dbg_sel),
        .O(s2mm_dbg_data));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    sig_init_reg2_i_1
       (.I0(sig_init_reg),
        .I1(scndry_out),
        .I2(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .O(sig_init_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h7)) 
    sig_init_reg_i_1__0
       (.I0(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I1(scndry_out),
        .O(sig_cmd_stat_rst_user));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_datamover_0_0_cdc_sync_67
   (mm2s_dbg_data,
    scndry_out,
    sig_s_ready_out_reg,
    sig_next_addr_reg0,
    \sig_data_reg_out_reg[31] ,
    SR,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_next_eof_reg_reg,
    sig_posted_to_axi_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    mm2s_dbg_sel,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_sstrb_stop_mask,
    sig_addr_reg_full,
    m_axi_mm2s_arready,
    sig_addr2rsc_calc_error,
    sig_mvalid_stop,
    ram_empty_fb_i_reg,
    sig_push_dqual_reg,
    m_axi_mm2s_rlast,
    ram_full_i_reg,
    sig_push_addr_reg1_out,
    sig_s_ready_out_reg_0,
    \gpregsm1.curr_fwft_state_reg[1] ,
    prmry_in,
    m_axi_mm2s_aclk);
  output [0:0]mm2s_dbg_data;
  output scndry_out;
  output sig_s_ready_out_reg;
  output sig_next_addr_reg0;
  output [0:0]\sig_data_reg_out_reg[31] ;
  output [0:0]SR;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [0:0]sig_next_eof_reg_reg;
  output sig_posted_to_axi_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  input [0:0]mm2s_dbg_sel;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input [0:0]sig_sstrb_stop_mask;
  input sig_addr_reg_full;
  input m_axi_mm2s_arready;
  input sig_addr2rsc_calc_error;
  input sig_mvalid_stop;
  input ram_empty_fb_i_reg;
  input sig_push_dqual_reg;
  input m_axi_mm2s_rlast;
  input ram_full_i_reg;
  input sig_push_addr_reg1_out;
  input sig_s_ready_out_reg_0;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input prmry_in;
  input m_axi_mm2s_aclk;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire [0:0]SR;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_arready;
  wire m_axi_mm2s_rlast;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire prmry_in;
  wire ram_empty_fb_i_reg;
  wire ram_full_i_reg;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]\sig_data_reg_out_reg[31] ;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_mvalid_stop;
  wire sig_next_addr_reg0;
  wire [0:0]sig_next_eof_reg_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_addr_reg1_out;
  wire sig_push_dqual_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire [0:0]sig_sstrb_stop_mask;

  LUT4 #(
    .INIT(16'hFFEF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__1 
       (.I0(ram_empty_fb_i_reg),
        .I1(scndry_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3 
       (.I0(sig_s_ready_out_reg_0),
        .I1(\gpregsm1.curr_fwft_state_reg[1] ),
        .I2(scndry_out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \mm2s_dbg_data[1]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(scndry_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(mm2s_dbg_data));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(sig_mvalid_stop),
        .I1(scndry_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(\sig_data_reg_out_reg[31] ));
  LUT3 #(
    .INIT(8'hFB)) 
    sig_halt_cmplt_i_1
       (.I0(scndry_out),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(SR));
  LUT6 #(
    .INIT(64'hFBFBFBFBFFFBFBFB)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(scndry_out),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I3(sig_addr_reg_full),
        .I4(m_axi_mm2s_arready),
        .I5(sig_addr2rsc_calc_error),
        .O(sig_next_addr_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \sig_next_tag_reg[3]_i_1 
       (.I0(sig_push_dqual_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(ram_full_i_reg),
        .I3(scndry_out),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(sig_next_eof_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_push_addr_reg1_out),
        .I1(scndry_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(sig_posted_to_axi_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFBFFFB)) 
    sig_s_ready_dup_i_2
       (.I0(scndry_out),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I3(sig_halt_reg_dly2),
        .I4(sig_halt_reg_dly3),
        .I5(sig_sstrb_stop_mask),
        .O(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_datamover_0_0_cdc_sync_68
   (sig_last_dbeat_reg,
    scndry_out,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_ld_new_cmd_reg_reg,
    sig_init_done_reg_2,
    sig_ok_to_post_rd_addr_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    sig_init_reg2,
    sig_reset_reg,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_push_dqual_reg,
    sig_ld_new_cmd_reg,
    sig_init_done_2,
    sig_ok_to_post_rd_addr0,
    out,
    m_axi_mm2s_aclk);
  output sig_last_dbeat_reg;
  output scndry_out;
  output sig_init_done_reg;
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output sig_ld_new_cmd_reg_reg;
  output sig_init_done_reg_2;
  output sig_ok_to_post_rd_addr_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input sig_init_reg2;
  input sig_reset_reg;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_push_dqual_reg;
  input sig_ld_new_cmd_reg;
  input sig_init_done_2;
  input sig_ok_to_post_rd_addr0;
  input out;
  input m_axi_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_init_reg2;
  wire sig_last_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_ok_to_post_rd_addr0;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_push_dqual_reg;
  wire sig_reset_reg;
  wire sig_secondary_aresetn_reg_tmp;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_secondary_aresetn_reg_tmp),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .O(sig_secondary_aresetn_reg_tmp));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    sig_init_done_i_1__0
       (.I0(sig_init_reg2),
        .I1(sig_reset_reg),
        .I2(scndry_out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I5(sig_init_done),
        .O(sig_init_done_reg));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    sig_init_done_i_1__1
       (.I0(sig_init_reg2),
        .I1(sig_reset_reg),
        .I2(scndry_out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I5(sig_init_done_0),
        .O(sig_init_done_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    sig_init_done_i_1__2
       (.I0(sig_init_reg2),
        .I1(sig_reset_reg),
        .I2(scndry_out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I5(sig_init_done_1),
        .O(sig_init_done_reg_1));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    sig_init_done_i_1__3
       (.I0(sig_init_reg2),
        .I1(sig_reset_reg),
        .I2(scndry_out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I5(sig_init_done_2),
        .O(sig_init_done_reg_2));
  LUT5 #(
    .INIT(32'h00000020)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_push_dqual_reg),
        .I1(scndry_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I4(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    sig_ok_to_post_rd_addr_i_1
       (.I0(sig_ok_to_post_rd_addr0),
        .I1(scndry_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I4(out),
        .O(sig_ok_to_post_rd_addr_reg));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h04)) 
    sig_rd_sts_reg_full_i_4
       (.I0(scndry_out),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(sig_last_dbeat_reg));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module system_axi_datamover_0_0_cdc_sync_69
   (sig_fifo_ainit,
    scndry_out,
    sig_cmd_stat_rst_user,
    mm2s_dbg_data,
    hold_ff_q_reg,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    mm2s_dbg_sel,
    m_axis_mm2s_sts_tready,
    hold_ff_q,
    \gv.ram_valid_d1_reg ,
    m_axis_mm2s_cmdsts_aclk);
  output sig_fifo_ainit;
  output scndry_out;
  output sig_cmd_stat_rst_user;
  output [0:0]mm2s_dbg_data;
  output hold_ff_q_reg;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  input [0:0]mm2s_dbg_sel;
  input m_axis_mm2s_sts_tready;
  input hold_ff_q;
  input \gv.ram_valid_d1_reg ;
  input m_axis_mm2s_cmdsts_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire m_axis_mm2s_cmdsts_aclk;
  wire m_axis_mm2s_sts_tready;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire sig_cmd_stat_rst_user;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_fifo_ainit;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40404000)) 
    hold_ff_q_i_1__3
       (.I0(m_axis_mm2s_sts_tready),
        .I1(scndry_out),
        .I2(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I3(hold_ff_q),
        .I4(\gv.ram_valid_d1_reg ),
        .O(hold_ff_q_reg));
  LUT3 #(
    .INIT(8'h7F)) 
    \mm2s_dbg_data[0]_INST_0 
       (.I0(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I1(scndry_out),
        .I2(mm2s_dbg_sel),
        .O(mm2s_dbg_data));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1 
       (.I0(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I1(scndry_out),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .O(sig_fifo_ainit));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h7)) 
    sig_init_reg_i_1
       (.I0(scndry_out),
        .I1(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .O(sig_cmd_stat_rst_user));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_datamover_0_0_cntr_incr_decr_addn_f
   (SR,
    sig_dqual_reg_empty_reg,
    \sig_dbeat_cntr_reg[7] ,
    fifo_full_p1,
    Q,
    sig_addr_chan_rdy__2,
    sig_ld_new_cmd_reg_reg,
    D,
    E,
    sig_stream_rst,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    \sig_dbeat_cntr_reg[2] ,
    sig_cmd2data_valid_reg,
    p_11_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_next_sequential_reg,
    sig_last_dbeat_reg,
    sig_dqual_reg_empty,
    sig_wdc_status_going_full,
    sig_inhibit_rdy_n_reg,
    sig_wsc2stat_status_valid,
    sig_data2rst_stop_cmplt,
    sig_s_ready_out_reg,
    sig_last_mmap_dbeat_reg,
    hold_ff_q,
    \gpregsm1.user_valid_reg ,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_halt_reg,
    sig_addr_posted_cntr,
    sig_posted_to_axi_reg,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[7]_0 ,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_dbeat_cntr_eq_0__2,
    m_axi_s2mm_aclk);
  output [0:0]SR;
  output sig_dqual_reg_empty_reg;
  output \sig_dbeat_cntr_reg[7] ;
  output fifo_full_p1;
  output [1:0]Q;
  output sig_addr_chan_rdy__2;
  output sig_ld_new_cmd_reg_reg;
  output [3:0]D;
  output [0:0]E;
  input sig_stream_rst;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input \sig_dbeat_cntr_reg[2] ;
  input sig_cmd2data_valid_reg;
  input p_11_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg;
  input sig_dqual_reg_empty;
  input sig_wdc_status_going_full;
  input sig_inhibit_rdy_n_reg;
  input sig_wsc2stat_status_valid;
  input sig_data2rst_stop_cmplt;
  input sig_s_ready_out_reg;
  input sig_last_mmap_dbeat_reg;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_halt_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_posted_to_axi_reg;
  input sig_ld_new_cmd_reg;
  input [7:0]\sig_dbeat_cntr_reg[7]_0 ;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_dbeat_cntr_eq_0__2;
  input m_axi_s2mm_aclk;

  wire [3:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire p_11_out;
  wire sig_addr_chan_rdy__2;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_addr_posted_cntr_max__1;
  wire sig_cmd2data_valid_reg;
  wire sig_data2rst_stop_cmplt;
  wire sig_dbeat_cntr_eq_0__2;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire [7:0]\sig_dbeat_cntr_reg[7]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_i_4_n_0;
  wire sig_dqual_reg_full_i_5_n_0;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_rd_empty;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h41100000)) 
    FIFO_Full_i_1__2
       (.I0(sig_rd_empty),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_cmd2data_valid_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(sig_rd_empty),
        .I1(sig_dqual_reg_empty_reg),
        .I2(p_11_out),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(sig_cmd2data_valid_reg),
        .I2(sig_dqual_reg_empty_reg),
        .I3(sig_rd_empty),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h7F7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(sig_cmd2data_valid_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_dqual_reg_empty_reg),
        .I4(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h4444444444444441)) 
    \sig_dbeat_cntr[4]_i_1__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[7]_0 [4]),
        .I2(\sig_dbeat_cntr_reg[7]_0 [2]),
        .I3(\sig_dbeat_cntr_reg[7]_0 [0]),
        .I4(\sig_dbeat_cntr_reg[7]_0 [1]),
        .I5(\sig_dbeat_cntr_reg[7]_0 [3]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[5]_i_1__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[7]_0 [5]),
        .I2(\sig_dbeat_cntr_reg[3] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[6]_i_1__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[7]_0 [6]),
        .I2(\sig_dbeat_cntr_reg[4] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \sig_dbeat_cntr[7]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[7] ),
        .I1(sig_dbeat_cntr_eq_0__2),
        .I2(sig_dqual_reg_empty_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h4441)) 
    \sig_dbeat_cntr[7]_i_2__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[7]_0 [7]),
        .I2(\sig_dbeat_cntr_reg[4] ),
        .I3(\sig_dbeat_cntr_reg[7]_0 [6]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    sig_dqual_reg_full_i_1
       (.I0(sig_stream_rst),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_next_calc_error_reg),
        .I3(sig_dqual_reg_full),
        .I4(\sig_dbeat_cntr_reg[7] ),
        .I5(\sig_dbeat_cntr_reg[2] ),
        .O(SR));
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    sig_dqual_reg_full_i_2
       (.I0(sig_dqual_reg_full_i_4_n_0),
        .I1(sig_next_sequential_reg),
        .I2(sig_last_dbeat_reg),
        .I3(\sig_dbeat_cntr_reg[7] ),
        .I4(sig_dqual_reg_empty),
        .O(sig_dqual_reg_empty_reg));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    sig_dqual_reg_full_i_3
       (.I0(sig_addr_chan_rdy__2),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(sig_dqual_reg_full_i_5_n_0),
        .I4(sig_data2rst_stop_cmplt),
        .I5(sig_s_ready_out_reg),
        .O(\sig_dbeat_cntr_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000045)) 
    sig_dqual_reg_full_i_4
       (.I0(sig_wdc_status_going_full),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_addr_posted_cntr_max__1),
        .I4(sig_rd_empty),
        .I5(sig_next_calc_error_reg),
        .O(sig_dqual_reg_full_i_4_n_0));
  LUT5 #(
    .INIT(32'hAAAA0003)) 
    sig_dqual_reg_full_i_5
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(hold_ff_q),
        .I2(\gpregsm1.user_valid_reg ),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .I4(sig_halt_reg),
        .O(sig_dqual_reg_full_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_dqual_reg_full_i_7
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(sig_addr_posted_cntr_max__1));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_stream_rst),
        .O(sig_ld_new_cmd_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hFEFEEEFE)) 
    sig_wr_xfer_cmplt_i_3
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_posted_to_axi_reg),
        .O(sig_addr_chan_rdy__2));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_datamover_0_0_cntr_incr_decr_addn_f_174
   (fifo_full_p1,
    sig_calc_error_reg_reg,
    Q,
    FIFO_Full_reg,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    sig_addr_reg_empty,
    mm2s_allow_addr_req,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    SR,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output sig_calc_error_reg_reg;
  output [1:0]Q;
  input FIFO_Full_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg_0;
  input sig_addr_reg_empty;
  input mm2s_allow_addr_req;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire mm2s_allow_addr_req;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_rd_empty;
  wire sig_sf_allow_addr_req;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h28290040)) 
    FIFO_Full_i_1__0
       (.I0(sig_calc_error_reg_reg),
        .I1(FIFO_Full_reg),
        .I2(Q[0]),
        .I3(sig_rd_empty),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(sig_calc_error_reg_reg),
        .I1(FIFO_Full_reg_0),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_inhibit_rdy_n),
        .I3(FIFO_Full_reg_0),
        .I4(sig_calc_error_reg_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(sig_rd_empty),
        .I1(FIFO_Full_reg),
        .I2(Q[0]),
        .I3(sig_calc_error_reg_reg),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
  LUT5 #(
    .INIT(32'h00004000)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty),
        .I2(mm2s_allow_addr_req),
        .I3(sig_sf_allow_addr_req),
        .I4(sig_data2addr_stop_req),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_datamover_0_0_cntr_incr_decr_addn_f_175
   (fifo_full_p1,
    Q,
    FIFO_Full_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    sig_mstr2sf_cmd_valid,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg_0,
    lsig_ld_cmd,
    lsig_cmd_loaded,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ,
    DOBDO,
    SR,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [0:0]Q;
  input FIFO_Full_reg;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input sig_mstr2sf_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg_0;
  input lsig_ld_cmd;
  input lsig_cmd_loaded;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  input [0:0]DOBDO;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire [0:0]DOBDO;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i[2]_i_2_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg_n_0_[0] ;
  wire \INFERRED_GEN.cnt_i_reg_n_0_[1] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2sf_cmd_valid;

  LUT5 #(
    .INIT(32'h00680000)) 
    FIFO_Full_i_1__1
       (.I0(FIFO_Full_reg),
        .I1(\INFERRED_GEN.cnt_i_reg_n_0_[0] ),
        .I2(\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .I3(Q),
        .I4(\INFERRED_GEN.cnt_i_reg_n_0_[1] ),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg_n_0_[0] ),
        .I1(sig_mstr2sf_cmd_valid),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(FIFO_Full_reg_0),
        .I4(lsig_ld_cmd),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA9AAAAAA6A666666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(\INFERRED_GEN.cnt_i_reg_n_0_[1] ),
        .I1(lsig_ld_cmd),
        .I2(FIFO_Full_reg_0),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(sig_mstr2sf_cmd_valid),
        .I5(\INFERRED_GEN.cnt_i_reg_n_0_[0] ),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7777777781118181)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(\INFERRED_GEN.cnt_i_reg_n_0_[1] ),
        .I1(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I2(lsig_cmd_loaded),
        .I3(\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .I4(DOBDO),
        .I5(Q),
        .O(addr_i_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFF404000)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(FIFO_Full_reg_0),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(sig_mstr2sf_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg_n_0_[0] ),
        .I4(lsig_ld_cmd),
        .O(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg_n_0_[0] ),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg_n_0_[1] ),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_datamover_0_0_cntr_incr_decr_addn_f_62
   (fifo_full_p1,
    sig_calc_error_reg_reg,
    Q,
    sig_cmd2addr_valid_reg,
    p_22_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_ok_to_post_wr_addr,
    s2mm_allow_addr_req,
    sig_addr_reg_empty,
    sig_data2all_tlast_error,
    sig_halt_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output sig_calc_error_reg_reg;
  output [1:0]Q;
  input sig_cmd2addr_valid_reg;
  input p_22_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_ok_to_post_wr_addr;
  input s2mm_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_data2all_tlast_error;
  input sig_halt_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire p_22_out;
  wire s2mm_allow_addr_req;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2addr_valid_reg;
  wire sig_data2all_tlast_error;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_ok_to_post_wr_addr;
  wire sig_rd_empty;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h41100008)) 
    FIFO_Full_i_1__5
       (.I0(sig_rd_empty),
        .I1(sig_calc_error_reg_reg),
        .I2(sig_cmd2addr_valid_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(sig_calc_error_reg_reg),
        .I1(p_22_out),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(Q[0]),
        .I1(p_22_out),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_calc_error_reg_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(sig_cmd2addr_valid_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_calc_error_reg_reg),
        .I4(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \sig_next_addr_reg[31]_i_2__0 
       (.I0(sig_ok_to_post_wr_addr),
        .I1(s2mm_allow_addr_req),
        .I2(sig_addr_reg_empty),
        .I3(sig_data2all_tlast_error),
        .I4(sig_halt_reg),
        .I5(sig_rd_empty),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_datamover_0_0_cntr_incr_decr_addn_f_63
   (fifo_full_p1,
    Q,
    sig_sm_ld_dre_cmd,
    sig_cmd2dre_valid_reg,
    p_9_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_sm_ld_dre_cmd;
  input sig_cmd2dre_valid_reg;
  input p_9_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire p_9_out;
  wire sig_cmd2dre_valid_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h41100000)) 
    FIFO_Full_i_1__6
       (.I0(Q[2]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd2dre_valid_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(Q[2]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(p_9_out),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n_reg),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(Q[0]),
        .I1(sig_cmd2dre_valid_reg),
        .I2(sig_sm_ld_dre_cmd),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h7F7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(sig_cmd2dre_valid_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_sm_ld_dre_cmd),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_datamover_0_0_cntr_incr_decr_addn_f_70
   (fifo_full_p1,
    \sig_next_tag_reg_reg[3] ,
    Q,
    \sig_dbeat_cntr_reg[0] ,
    \sig_next_tag_reg_reg[3]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    D,
    FIFO_Full_reg,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    \sig_dbeat_cntr_reg[5] ,
    sig_last_dbeat_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    sig_rsc2stat_status_valid,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr,
    ram_full_i_reg,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    \sig_dbeat_cntr_reg[7] ,
    \sig_dbeat_cntr_reg[0]_0 ,
    SR,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output \sig_next_tag_reg_reg[3] ;
  output [1:0]Q;
  output [0:0]\sig_dbeat_cntr_reg[0] ;
  output \sig_next_tag_reg_reg[3]_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [3:0]D;
  input FIFO_Full_reg;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg_0;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_last_dbeat_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input sig_rsc2stat_status_valid;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;
  input ram_full_i_reg;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input [7:0]\sig_dbeat_cntr_reg[7] ;
  input \sig_dbeat_cntr_reg[0]_0 ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire [3:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i[0]_i_1__8_n_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:1]addr_i_p1;
  wire fifo_full_p1;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rvalid;
  wire ram_full_i_reg;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_data2rsc_valid;
  wire [0:0]\sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[0]_0 ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_last_dbeat_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire \sig_next_tag_reg[3]_i_3_n_0 ;
  wire \sig_next_tag_reg[3]_i_5_n_0 ;
  wire \sig_next_tag_reg_reg[3] ;
  wire \sig_next_tag_reg_reg[3]_0 ;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;

  LUT6 #(
    .INIT(64'hFFFFFFFFFF01FFFF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_next_calc_error_reg),
        .I4(sig_dqual_reg_full),
        .I5(sig_data2rsc_valid),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h28290040)) 
    FIFO_Full_i_1
       (.I0(\sig_next_tag_reg_reg[3] ),
        .I1(FIFO_Full_reg),
        .I2(Q[0]),
        .I3(sig_rd_empty),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__8 
       (.I0(\sig_next_tag_reg_reg[3] ),
        .I1(FIFO_Full_reg_0),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_mstr2data_cmd_valid),
        .I4(Q[0]),
        .O(\INFERRED_GEN.cnt_i[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[0]),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_inhibit_rdy_n),
        .I3(FIFO_Full_reg_0),
        .I4(\sig_next_tag_reg_reg[3] ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(sig_rd_empty),
        .I1(Q[1]),
        .I2(FIFO_Full_reg),
        .I3(\sig_next_tag_reg_reg[3] ),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[0]_i_1__8_n_0 ),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [0]),
        .I1(\sig_dbeat_cntr_reg[7] [1]),
        .I2(\sig_dbeat_cntr_reg[7] [3]),
        .I3(\sig_dbeat_cntr_reg[7] [2]),
        .I4(\sig_dbeat_cntr_reg[7] [4]),
        .I5(\sig_next_tag_reg_reg[3] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(\sig_dbeat_cntr_reg[0]_0 ),
        .I1(\sig_dbeat_cntr_reg[7] [4]),
        .I2(\sig_dbeat_cntr_reg[7] [5]),
        .I3(\sig_next_tag_reg_reg[3] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h0000FD02)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(\sig_dbeat_cntr_reg[0]_0 ),
        .I1(\sig_dbeat_cntr_reg[7] [5]),
        .I2(\sig_dbeat_cntr_reg[7] [4]),
        .I3(\sig_dbeat_cntr_reg[7] [6]),
        .I4(\sig_next_tag_reg_reg[3] ),
        .O(D[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(\sig_next_tag_reg_reg[3] ),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .O(\sig_dbeat_cntr_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FFEF0010)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(\sig_dbeat_cntr_reg[7] [4]),
        .I1(\sig_dbeat_cntr_reg[7] [5]),
        .I2(\sig_dbeat_cntr_reg[0]_0 ),
        .I3(\sig_dbeat_cntr_reg[7] [6]),
        .I4(\sig_dbeat_cntr_reg[7] [7]),
        .I5(\sig_next_tag_reg_reg[3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h00D0)) 
    sig_last_mmap_dbeat_reg_i_2
       (.I0(ram_full_i_reg),
        .I1(sig_halt_reg_reg),
        .I2(m_axi_mm2s_rvalid),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .O(\sig_next_tag_reg_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \sig_next_tag_reg[3]_i_2 
       (.I0(\sig_next_tag_reg_reg[3]_0 ),
        .I1(sig_last_dbeat_reg),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty),
        .I4(\sig_next_tag_reg[3]_i_3_n_0 ),
        .O(\sig_next_tag_reg_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \sig_next_tag_reg[3]_i_3 
       (.I0(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I1(sig_rsc2stat_status_valid),
        .I2(\sig_next_tag_reg[3]_i_5_n_0 ),
        .I3(sig_next_calc_error_reg),
        .I4(sig_rd_empty),
        .O(\sig_next_tag_reg[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \sig_next_tag_reg[3]_i_5 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(\sig_next_tag_reg[3]_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_datamover_0_0_cntr_incr_decr_addn_f__parameterized0
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output sig_wr_fifo;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bvalid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0004411000000000)) 
    FIFO_Full_i_1__3
       (.I0(Q[3]),
        .I1(sig_push_coelsc_reg),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(Q[3]),
        .I1(sig_push_coelsc_reg),
        .I2(m_axi_s2mm_bvalid),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(Q[0]),
        .I1(m_axi_s2mm_bvalid),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_push_coelsc_reg),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7FFF7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[2]),
        .I4(sig_push_coelsc_reg),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1 
       (.I0(m_axi_s2mm_bvalid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_datamover_0_0_cntr_incr_decr_addn_f__parameterized1
   (fifo_full_p1,
    Q,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_wr_fifo,
    D,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input sig_wr_fifo;
  input [0:0]D;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3]_1 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire [3:0]Q;
  wire [3:1]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0004411000000000)) 
    FIFO_Full_i_1__4
       (.I0(Q[3]),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I3(Q[1]),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \INFERRED_GEN.cnt_i[1]_i_2__0 
       (.I0(Q[3]),
        .I1(sig_coelsc_reg_empty),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .O(\INFERRED_GEN.cnt_i_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hFFFE7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[2]),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_datamover_0_0_cntr_incr_decr_addn_f__parameterized2
   (fifo_full_p1,
    Q,
    E,
    sig_uncom_wrcnt11_out,
    sig_dre2ibtt_tvalid,
    \sig_data_reg_out_reg[0] ,
    S,
    \sig_uncom_wrcnt_reg[7] ,
    \sig_uncom_wrcnt_reg[7]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ram_full_i_reg,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg,
    slice_insert_valid,
    sig_wr_fifo,
    ram_full_i_reg_0,
    sig_eop_halt_xfer,
    sig_err_underflow_reg,
    sig_m_valid_out_reg,
    sig_posted_to_axi_2_reg,
    out,
    sig_m_valid_dup_reg,
    \sig_s2mm_wr_len_reg[0] ,
    \sig_uncom_wrcnt_reg[7]_1 ,
    ram_full_fb_i_reg,
    sig_eop_sent_reg0,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [4:0]Q;
  output [0:0]E;
  output sig_uncom_wrcnt11_out;
  output sig_dre2ibtt_tvalid;
  output \sig_data_reg_out_reg[0] ;
  output [0:0]S;
  output \sig_uncom_wrcnt_reg[7] ;
  output [2:0]\sig_uncom_wrcnt_reg[7]_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input ram_full_i_reg;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg;
  input slice_insert_valid;
  input sig_wr_fifo;
  input ram_full_i_reg_0;
  input sig_eop_halt_xfer;
  input sig_err_underflow_reg;
  input sig_m_valid_out_reg;
  input sig_posted_to_axi_2_reg;
  input [0:0]out;
  input sig_m_valid_dup_reg;
  input [0:0]\sig_s2mm_wr_len_reg[0] ;
  input [2:0]\sig_uncom_wrcnt_reg[7]_1 ;
  input ram_full_fb_i_reg;
  input sig_eop_sent_reg0;
  input m_axi_s2mm_aclk;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire FIFO_Full_i_2__0_n_0;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i[4]_i_3_n_0 ;
  wire [4:0]Q;
  wire [0:0]S;
  wire [4:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire \sig_data_reg_out_reg[0] ;
  wire sig_dre2ibtt_tvalid;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg0;
  wire sig_err_underflow_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_m_valid_dup_reg;
  wire sig_m_valid_out_reg;
  wire sig_posted_to_axi_2_reg;
  wire [0:0]\sig_s2mm_wr_len_reg[0] ;
  wire sig_uncom_wrcnt11_out;
  wire \sig_uncom_wrcnt_reg[7] ;
  wire [2:0]\sig_uncom_wrcnt_reg[7]_0 ;
  wire [2:0]\sig_uncom_wrcnt_reg[7]_1 ;
  wire sig_wr_fifo;
  wire slice_insert_valid;

  LUT6 #(
    .INIT(64'h0000000001010100)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__1 
       (.I0(ram_full_i_reg_0),
        .I1(sig_eop_halt_xfer),
        .I2(Q[4]),
        .I3(sig_err_underflow_reg),
        .I4(sig_m_valid_out_reg),
        .I5(ram_full_fb_i_reg),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ));
  LUT6 #(
    .INIT(64'h1000001000021000)) 
    FIFO_Full_i_1__7
       (.I0(Q[4]),
        .I1(FIFO_Full_i_2__0_n_0),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(ram_full_i_reg),
        .I5(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hEE7EEEEE77D77777)) 
    FIFO_Full_i_2__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(FIFO_Full_reg),
        .I4(slice_insert_valid),
        .I5(ram_full_i_reg),
        .O(FIFO_Full_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(ram_full_i_reg),
        .I1(slice_insert_valid),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__7 
       (.I0(Q[0]),
        .I1(slice_insert_valid),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(ram_full_i_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__7 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ram_full_i_reg),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hFFFE7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[2]),
        .I4(ram_full_i_reg),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(ram_full_i_reg),
        .I4(Q[4]),
        .O(addr_i_p1[4]));
  LUT6 #(
    .INIT(64'hA8A8EAA8A8A8A8A8)) 
    \INFERRED_GEN.cnt_i[4]_i_3 
       (.I0(ram_full_i_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(slice_insert_valid),
        .I4(FIFO_Full_reg),
        .I5(sig_inhibit_rdy_n_reg),
        .O(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_eop_sent_reg0));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_eop_sent_reg0));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_eop_sent_reg0));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_eop_sent_reg0));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(Q[4]),
        .S(sig_eop_sent_reg0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__0
       (.I0(\sig_uncom_wrcnt_reg[7] ),
        .I1(\sig_uncom_wrcnt_reg[7]_1 [2]),
        .O(\sig_uncom_wrcnt_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__0
       (.I0(\sig_uncom_wrcnt_reg[7] ),
        .I1(\sig_uncom_wrcnt_reg[7]_1 [1]),
        .O(\sig_uncom_wrcnt_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__0
       (.I0(\sig_uncom_wrcnt_reg[7] ),
        .I1(\sig_uncom_wrcnt_reg[7]_1 [0]),
        .O(\sig_uncom_wrcnt_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_5
       (.I0(\sig_uncom_wrcnt_reg[7] ),
        .I1(\sig_s2mm_wr_len_reg[0] ),
        .O(S));
  LUT6 #(
    .INIT(64'h0000000001010100)) 
    i__carry_i_6
       (.I0(ram_full_i_reg_0),
        .I1(sig_eop_halt_xfer),
        .I2(Q[4]),
        .I3(sig_err_underflow_reg),
        .I4(sig_m_valid_out_reg),
        .I5(sig_posted_to_axi_2_reg),
        .O(\sig_uncom_wrcnt_reg[7] ));
  LUT4 #(
    .INIT(16'h1110)) 
    sig_cmd_full_i_2
       (.I0(sig_eop_halt_xfer),
        .I1(Q[4]),
        .I2(sig_err_underflow_reg),
        .I3(sig_m_valid_out_reg),
        .O(sig_dre2ibtt_tvalid));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \sig_data_reg_out[31]_i_1__1 
       (.I0(ram_full_i_reg_0),
        .I1(sig_eop_halt_xfer),
        .I2(Q[4]),
        .I3(out),
        .I4(sig_m_valid_dup_reg),
        .O(\sig_data_reg_out_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01010100)) 
    \sig_uncom_wrcnt[7]_i_1 
       (.I0(ram_full_i_reg_0),
        .I1(sig_eop_halt_xfer),
        .I2(Q[4]),
        .I3(sig_err_underflow_reg),
        .I4(sig_m_valid_out_reg),
        .I5(sig_posted_to_axi_2_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h0101010000000000)) 
    \sig_uncom_wrcnt[7]_i_3 
       (.I0(ram_full_i_reg_0),
        .I1(sig_eop_halt_xfer),
        .I2(Q[4]),
        .I3(sig_err_underflow_reg),
        .I4(sig_m_valid_out_reg),
        .I5(sig_posted_to_axi_2_reg),
        .O(sig_uncom_wrcnt11_out));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_datamover_0_0_cntr_incr_decr_addn_f__parameterized3
   (fifo_full_p1,
    Q,
    sig_ok_to_post_wr_addr_reg,
    sig_posted_to_axi_2_reg,
    sel,
    sig_s2mm_ld_nxt_len_reg,
    FIFO_Full_reg,
    sig_posted_to_axi_2_reg_0,
    CO,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output sig_ok_to_post_wr_addr_reg;
  input sig_posted_to_axi_2_reg;
  input sel;
  input sig_s2mm_ld_nxt_len_reg;
  input FIFO_Full_reg;
  input sig_posted_to_axi_2_reg_0;
  input [0:0]CO;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]CO;
  wire FIFO_Full_reg;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sel;
  wire sig_ok_to_post_wr_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h2002020000000000)) 
    FIFO_Full_i_1__8
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(sig_posted_to_axi_2_reg),
        .I3(sel),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'hBB4B44B4)) 
    \INFERRED_GEN.cnt_i[0]_i_1__7 
       (.I0(Q[3]),
        .I1(sig_posted_to_axi_2_reg),
        .I2(sig_s2mm_ld_nxt_len_reg),
        .I3(FIFO_Full_reg),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hF7F7AEF708085108)) 
    \INFERRED_GEN.cnt_i[1]_i_1__8 
       (.I0(Q[0]),
        .I1(sig_s2mm_ld_nxt_len_reg),
        .I2(FIFO_Full_reg),
        .I3(sig_posted_to_axi_2_reg),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'hFFF4BFFF000B4000)) 
    \INFERRED_GEN.cnt_i[2]_i_1__8 
       (.I0(FIFO_Full_reg),
        .I1(sig_s2mm_ld_nxt_len_reg),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(sig_posted_to_axi_2_reg_0),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7FFF7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sel),
        .I3(Q[2]),
        .I4(sig_posted_to_axi_2_reg),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0004)) 
    sig_ok_to_post_wr_addr_i_1
       (.I0(Q[3]),
        .I1(CO),
        .I2(sig_posted_to_axi_2_reg),
        .I3(sig_stream_rst),
        .O(sig_ok_to_post_wr_addr_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_datamover_0_0_dynshreg_f
   (sig_calc_error_reg_reg,
    sig_addr_valid_reg_reg,
    out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_mstr2addr_cmd_valid,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_calc_error_reg_reg;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][10]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][11]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][12]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][13]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][14]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][15]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][16]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][17]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][18]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][19]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][20]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][21]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][22]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][23]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][24]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][25]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][26]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][27]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][28]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][29]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][30]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][31]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][32]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][32]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][33]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][34]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][35]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][35]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][36]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][36]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][37]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][37]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][38]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][38]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][39]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][39]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][45]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][45]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][47]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][47]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][4]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[2][4]_srl3_i_1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_mstr2addr_cmd_valid),
        .O(sig_calc_error_reg_reg));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][50]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][50]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][5]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][6]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][7]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][8]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][9]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[38]),
        .O(sig_addr_valid_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_datamover_0_0_dynshreg_f__parameterized0
   (D,
    sig_next_calc_error_reg_reg,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    out,
    sig_last_dbeat_reg_0,
    Q,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[3] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \sig_dbeat_cntr_reg[5] ,
    sig_last_dbeat_reg_1,
    sig_first_dbeat_reg_0,
    in,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_mm2s_aclk);
  output [3:0]D;
  output sig_next_calc_error_reg_reg;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output [15:0]out;
  input sig_last_dbeat_reg_0;
  input [3:0]Q;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_mstr2data_cmd_valid;
  input \sig_dbeat_cntr_reg[3] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_last_dbeat_reg_1;
  input sig_first_dbeat_reg_0;
  input [19:0]in;
  input [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_mm2s_aclk;

  wire [3:0]D;
  wire FIFO_Full_reg;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [3:0]Q;
  wire [19:0]in;
  wire m_axi_mm2s_aclk;
  wire [15:0]out;
  wire [9:6]sig_cmd_fifo_data_out;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;

  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][0]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[2][0]_srl3_i_1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_mstr2data_cmd_valid),
        .O(sig_next_calc_error_reg_reg));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][14]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][15]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][16]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][17]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][18]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][19]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][1]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][20]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][21]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][23]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][24]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][25]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][26]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][2]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][3]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][6]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(sig_cmd_fifo_data_out[6]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][7]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][8]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][9]_srl3 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[6]),
        .I1(sig_last_dbeat_reg_0),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(sig_last_dbeat_reg_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(sig_last_dbeat_reg_0),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_last_dbeat_reg_0),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    sig_first_dbeat_i_1
       (.I0(sig_first_dbeat_reg_0),
        .I1(sig_last_dbeat_i_2_n_0),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I3(\sig_dbeat_cntr_reg[5] ),
        .I4(sig_last_dbeat_reg_0),
        .O(sig_first_dbeat_reg));
  LUT6 #(
    .INIT(64'h5C005F005C005000)) 
    sig_last_dbeat_i_1
       (.I0(sig_last_dbeat_i_2_n_0),
        .I1(\sig_dbeat_cntr_reg[3] ),
        .I2(sig_last_dbeat_reg_0),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I4(\sig_dbeat_cntr_reg[5] ),
        .I5(sig_last_dbeat_reg_1),
        .O(sig_last_dbeat_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_2
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_cmd_fifo_data_out[7]),
        .I2(sig_cmd_fifo_data_out[8]),
        .I3(sig_cmd_fifo_data_out[6]),
        .O(sig_last_dbeat_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_datamover_0_0_dynshreg_f__parameterized2
   (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ,
    sig_data2wsc_calc_err_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sel,
    m_axi_s2mm_bresp,
    addr,
    m_axi_s2mm_aclk);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  input [0:0]sig_data2wsc_calc_err_reg;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input sel;
  input [1:0]m_axi_s2mm_bresp;
  input [0:2]addr;
  input m_axi_s2mm_aclk;

  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:2]addr;
  wire m_axi_s2mm_aclk;
  wire [1:0]m_axi_s2mm_bresp;
  wire [0:0]out;
  wire sel;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire [0:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ),
        .I1(sig_wresp_sfifo_out),
        .I2(out),
        .I3(sig_data2wsc_calc_err_reg),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .I1(out),
        .I2(sig_wresp_sfifo_out),
        .I3(sig_data2wsc_calc_err_reg),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(out));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_datamover_0_0_dynshreg_f__parameterized3
   (D,
    \INFERRED_GEN.cnt_i_reg[0] ,
    E,
    \sig_wdc_statcnt_reg[3] ,
    sig_push_coelsc_reg,
    out,
    p_4_out,
    p_0_in,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    Q,
    \sig_wdc_statcnt_reg[3]_0 ,
    sig_wr_fifo,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    in,
    m_axi_s2mm_aclk);
  output [0:0]D;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]E;
  output [2:0]\sig_wdc_statcnt_reg[3] ;
  output sig_push_coelsc_reg;
  output [5:0]out;
  output p_4_out;
  output p_0_in;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [3:0]Q;
  input [3:0]\sig_wdc_statcnt_reg[3]_0 ;
  input sig_wr_fifo;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  input [0:6]in;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:6]in;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;
  wire [2:0]\sig_wdc_statcnt_reg[3] ;
  wire [3:0]\sig_wdc_statcnt_reg[3]_0 ;
  wire sig_wr_fifo;

  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(out[1]),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .I2(sig_dcntl_sfifo_out),
        .O(p_4_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1 
       (.I0(out[1]),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .I2(sig_dcntl_sfifo_out),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h22222022)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[3]),
        .I2(out[1]),
        .I3(\INFERRED_GEN.cnt_i_reg[3] ),
        .I4(sig_dcntl_sfifo_out),
        .O(sig_push_coelsc_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_3 
       (.I0(out[0]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h55655555AA9AAAAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(\INFERRED_GEN.cnt_i_reg[0] ),
        .I1(sig_tlast_err_stop),
        .I2(sig_push_to_wsc),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(sig_dcntl_sfifo_out),
        .I1(\INFERRED_GEN.cnt_i_reg[3] ),
        .I2(out[1]),
        .I3(sig_coelsc_reg_empty),
        .I4(Q[3]),
        .O(\INFERRED_GEN.cnt_i_reg[0] ));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(sig_dcntl_sfifo_out));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][3]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[5]));
  LUT6 #(
    .INIT(64'hDD2022DDDD2222DD)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(sig_wr_fifo),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(\sig_wdc_statcnt_reg[3]_0 [3]),
        .I3(\sig_wdc_statcnt_reg[3]_0 [0]),
        .I4(\sig_wdc_statcnt_reg[3]_0 [1]),
        .I5(\sig_wdc_statcnt_reg[3]_0 [2]),
        .O(\sig_wdc_statcnt_reg[3] [0]));
  LUT5 #(
    .INIT(32'hDF20F20D)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_wr_fifo),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(\sig_wdc_statcnt_reg[3]_0 [0]),
        .I3(\sig_wdc_statcnt_reg[3]_0 [2]),
        .I4(\sig_wdc_statcnt_reg[3]_0 [1]),
        .O(\sig_wdc_statcnt_reg[3] [1]));
  LUT6 #(
    .INIT(64'h0000FFFEFFDF0000)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(\sig_wdc_statcnt_reg[3]_0 [1]),
        .I1(\sig_wdc_statcnt_reg[3]_0 [0]),
        .I2(\sig_wdc_statcnt_reg[3]_0 [2]),
        .I3(\sig_wdc_statcnt_reg[3]_0 [3]),
        .I4(sig_wr_fifo),
        .I5(\INFERRED_GEN.cnt_i_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF2000FFBA0045)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(\sig_wdc_statcnt_reg[3]_0 [0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(sig_wr_fifo),
        .I3(\sig_wdc_statcnt_reg[3]_0 [1]),
        .I4(\sig_wdc_statcnt_reg[3]_0 [3]),
        .I5(\sig_wdc_statcnt_reg[3]_0 [2]),
        .O(\sig_wdc_statcnt_reg[3] [2]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_datamover_0_0_dynshreg_f__parameterized4
   (sig_curr_eof_reg_reg,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    out,
    p_9_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    Q,
    in,
    m_axi_s2mm_aclk);
  output sig_curr_eof_reg_reg;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  output [18:0]out;
  input p_9_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input [2:0]Q;
  input [18:0]in;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire [2:0]Q;
  wire [18:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_9_out;
  wire sig_curr_eof_reg_reg;
  wire sig_inhibit_rdy_n_reg;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3 
       (.I0(out[18]),
        .I1(Q[2]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1 
       (.I0(p_9_out),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .O(sig_curr_eof_reg_reg));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_curr_eof_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_datamover_0_0_dynshreg_f__parameterized5
   (sig_wr_fifo,
    sig_eop_sent_reg_reg,
    out,
    sig_strm_tready,
    DIBDI,
    ld_btt_cntr_reg1_reg,
    sig_cmd_full_reg,
    sig_cmd_empty_reg,
    slice_insert_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    ram_full_i_reg,
    sig_eop_halt_xfer,
    Q,
    sig_err_underflow_reg,
    sig_m_valid_out_reg,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd_reg,
    sig_valid_fifo_ld9_out,
    CO,
    sig_stream_rst,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    sig_dre2ibtt_tvalid,
    p_7_out,
    \storage_data_reg[8] ,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output sig_eop_sent_reg_reg;
  output [3:0]out;
  output sig_strm_tready;
  output [0:0]DIBDI;
  output ld_btt_cntr_reg1_reg;
  output sig_cmd_full_reg;
  output sig_cmd_empty_reg;
  input slice_insert_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input ram_full_i_reg;
  input sig_eop_halt_xfer;
  input [4:0]Q;
  input sig_err_underflow_reg;
  input sig_m_valid_out_reg;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd_reg;
  input sig_valid_fifo_ld9_out;
  input [0:0]CO;
  input sig_stream_rst;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input sig_dre2ibtt_tvalid;
  input p_7_out;
  input [4:0]\storage_data_reg[8] ;
  input m_axi_s2mm_aclk;

  wire [0:0]CO;
  wire [0:0]DIBDI;
  wire FIFO_Full_reg;
  wire [4:0]Q;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire m_axi_s2mm_aclk;
  wire [3:0]out;
  wire p_7_out;
  wire ram_full_i_reg;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full;
  wire sig_cmd_full_reg;
  wire sig_dre2ibtt_tvalid;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg_reg;
  wire sig_err_underflow_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_m_valid_out_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_stream_rst;
  wire sig_strm_tready;
  wire [8:8]sig_tstrb_fifo_data_out;
  wire sig_valid_fifo_ld9_out;
  wire sig_wr_fifo;
  wire slice_insert_valid;
  wire [4:0]\storage_data_reg[8] ;

  LUT5 #(
    .INIT(32'h000000A8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5 
       (.I0(sig_tstrb_fifo_data_out),
        .I1(sig_m_valid_out_reg),
        .I2(sig_err_underflow_reg),
        .I3(Q[4]),
        .I4(sig_eop_halt_xfer),
        .O(DIBDI));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[15][4]_srl16_i_1 
       (.I0(slice_insert_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [4]),
        .Q(sig_tstrb_fifo_data_out));
  LUT6 #(
    .INIT(64'h00000000000E0E0E)) 
    ld_btt_cntr_reg1_i_1
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_sm_ld_dre_cmd_reg),
        .I2(sig_eop_sent_reg_reg),
        .I3(sig_valid_fifo_ld9_out),
        .I4(CO),
        .I5(sig_stream_rst),
        .O(ld_btt_cntr_reg1_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF22F22222)) 
    sig_cmd_empty_i_1
       (.I0(p_7_out),
        .I1(sig_sm_ld_dre_cmd_reg),
        .I2(sig_tstrb_fifo_data_out),
        .I3(ram_full_i_reg),
        .I4(sig_dre2ibtt_tvalid),
        .I5(sig_stream_rst),
        .O(sig_cmd_empty_reg));
  LUT6 #(
    .INIT(64'h00000000EE0EEEEE)) 
    sig_cmd_full_i_1
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_tstrb_fifo_data_out),
        .I3(ram_full_i_reg),
        .I4(sig_dre2ibtt_tvalid),
        .I5(sig_stream_rst),
        .O(sig_cmd_full_reg));
  LUT6 #(
    .INIT(64'h0002000200020000)) 
    sig_eop_sent_reg_i_1
       (.I0(out[3]),
        .I1(ram_full_i_reg),
        .I2(sig_eop_halt_xfer),
        .I3(Q[4]),
        .I4(sig_err_underflow_reg),
        .I5(sig_m_valid_out_reg),
        .O(sig_eop_sent_reg_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_m_valid_dup_i_2__1
       (.I0(out[2]),
        .I1(Q[4]),
        .I2(sig_eop_halt_xfer),
        .I3(ram_full_i_reg),
        .O(sig_strm_tready));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_datamover_0_0_dynshreg_f__parameterized6
   (DI,
    out,
    S,
    \sig_uncom_wrcnt_reg[3] ,
    \sig_uncom_wrcnt_reg[3]_0 ,
    \sig_uncom_wrcnt_reg[7] ,
    Q,
    ram_full_i_reg,
    sel,
    s2mm_wr_len,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_s2mm_aclk);
  output [2:0]DI;
  output [0:0]out;
  output [2:0]S;
  output [3:0]\sig_uncom_wrcnt_reg[3] ;
  output [2:0]\sig_uncom_wrcnt_reg[3]_0 ;
  output [0:0]\sig_uncom_wrcnt_reg[7] ;
  input [5:0]Q;
  input ram_full_i_reg;
  input sel;
  input [3:0]s2mm_wr_len;
  input [2:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input m_axi_s2mm_aclk;

  wire [2:0]DI;
  wire [2:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [5:0]Q;
  wire [2:0]S;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire ram_full_i_reg;
  wire [3:0]s2mm_wr_len;
  wire sel;
  wire [3:1]sig_len_fifo_data_out;
  wire [3:0]\sig_uncom_wrcnt_reg[3] ;
  wire [2:0]\sig_uncom_wrcnt_reg[3]_0 ;
  wire [0:0]\sig_uncom_wrcnt_reg[7] ;

  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][0]_srl8 
       (.A0(\INFERRED_GEN.cnt_i_reg[2] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[2] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[2] [2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(s2mm_wr_len[0]),
        .Q(out));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][1]_srl8 
       (.A0(\INFERRED_GEN.cnt_i_reg[2] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[2] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[2] [2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(s2mm_wr_len[1]),
        .Q(sig_len_fifo_data_out[1]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][2]_srl8 
       (.A0(\INFERRED_GEN.cnt_i_reg[2] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[2] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[2] [2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(s2mm_wr_len[2]),
        .Q(sig_len_fifo_data_out[2]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][3]_srl8 
       (.A0(\INFERRED_GEN.cnt_i_reg[2] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[2] [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[2] [2]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(s2mm_wr_len[3]),
        .Q(sig_len_fifo_data_out[3]));
  LUT6 #(
    .INIT(64'hEAAAAAAA15555555)) 
    i__carry__0_i_4__0
       (.I0(ram_full_i_reg),
        .I1(sig_len_fifo_data_out[3]),
        .I2(sig_len_fifo_data_out[1]),
        .I3(out),
        .I4(sig_len_fifo_data_out[2]),
        .I5(Q[4]),
        .O(\sig_uncom_wrcnt_reg[7] ));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__0
       (.I0(Q[3]),
        .I1(sig_len_fifo_data_out[3]),
        .O(\sig_uncom_wrcnt_reg[3] [3]));
  LUT6 #(
    .INIT(64'hBFFFEAAA40001555)) 
    i__carry_i_2
       (.I0(ram_full_i_reg),
        .I1(sig_len_fifo_data_out[1]),
        .I2(out),
        .I3(sig_len_fifo_data_out[2]),
        .I4(sig_len_fifo_data_out[3]),
        .I5(Q[3]),
        .O(\sig_uncom_wrcnt_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__0
       (.I0(Q[2]),
        .I1(sig_len_fifo_data_out[2]),
        .O(\sig_uncom_wrcnt_reg[3] [2]));
  LUT5 #(
    .INIT(32'hBFEA4015)) 
    i__carry_i_3
       (.I0(ram_full_i_reg),
        .I1(out),
        .I2(sig_len_fifo_data_out[1]),
        .I3(sig_len_fifo_data_out[2]),
        .I4(Q[2]),
        .O(\sig_uncom_wrcnt_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__0
       (.I0(Q[1]),
        .I1(sig_len_fifo_data_out[1]),
        .O(\sig_uncom_wrcnt_reg[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4
       (.I0(Q[0]),
        .I1(out),
        .O(\sig_uncom_wrcnt_reg[3] [0]));
  LUT4 #(
    .INIT(16'hBE41)) 
    i__carry_i_4__0
       (.I0(ram_full_i_reg),
        .I1(out),
        .I2(sig_len_fifo_data_out[1]),
        .I3(Q[1]),
        .O(\sig_uncom_wrcnt_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF2AAAAAAA)) 
    sig_enough_dbeats_rcvd0_carry_i_2
       (.I0(Q[4]),
        .I1(sig_len_fifo_data_out[2]),
        .I2(out),
        .I3(sig_len_fifo_data_out[1]),
        .I4(sig_len_fifo_data_out[3]),
        .I5(Q[5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC02ABFFF8000002A)) 
    sig_enough_dbeats_rcvd0_carry_i_3
       (.I0(Q[2]),
        .I1(sig_len_fifo_data_out[1]),
        .I2(out),
        .I3(sig_len_fifo_data_out[2]),
        .I4(sig_len_fifo_data_out[3]),
        .I5(Q[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hCB80)) 
    sig_enough_dbeats_rcvd0_carry_i_4
       (.I0(Q[0]),
        .I1(out),
        .I2(sig_len_fifo_data_out[1]),
        .I3(Q[1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0000000095555555)) 
    sig_enough_dbeats_rcvd0_carry_i_6
       (.I0(Q[4]),
        .I1(sig_len_fifo_data_out[3]),
        .I2(sig_len_fifo_data_out[1]),
        .I3(out),
        .I4(sig_len_fifo_data_out[2]),
        .I5(Q[5]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h1888844442222111)) 
    sig_enough_dbeats_rcvd0_carry_i_7
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(sig_len_fifo_data_out[1]),
        .I3(out),
        .I4(sig_len_fifo_data_out[2]),
        .I5(sig_len_fifo_data_out[3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h1842)) 
    sig_enough_dbeats_rcvd0_carry_i_8
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(out),
        .I3(sig_len_fifo_data_out[1]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_datamover_0_0_dynshreg_f__parameterized7
   (sig_calc_error_reg_reg,
    p_0_in,
    out,
    p_22_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    in,
    Q,
    m_axi_s2mm_aclk);
  output sig_calc_error_reg_reg;
  output p_0_in;
  output [38:0]out;
  input p_22_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [37:0]in;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [38:0]out;
  wire p_0_in;
  wire p_22_out;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;

  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1 
       (.I0(p_22_out),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_calc_error_reg_reg));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__0
       (.I0(out[38]),
        .O(p_0_in));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_datamover_0_0_dynshreg_f__parameterized8
   (D,
    sig_s2mm_ld_nxt_len_reg,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    out,
    sig_next_sequential_reg_reg,
    Q,
    p_11_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_first_dbeat1__0,
    sig_stream_rst,
    sig_last_dbeat__1,
    sig_last_dbeat_reg_0,
    sig_first_dbeat_reg_0,
    sig_calc_error_reg_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_s2mm_aclk);
  output [3:0]D;
  output sig_s2mm_ld_nxt_len_reg;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output [14:0]out;
  input sig_next_sequential_reg_reg;
  input [3:0]Q;
  input p_11_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_first_dbeat1__0;
  input sig_stream_rst;
  input sig_last_dbeat__1;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat_reg_0;
  input [18:0]sig_calc_error_reg_reg;
  input [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_s2mm_aclk;

  wire [3:0]D;
  wire FIFO_Full_reg;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire [14:0]out;
  wire [9:6]p_0_out;
  wire p_11_out;
  wire p_1_in;
  wire [18:0]sig_calc_error_reg_reg;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_next_sequential_reg_reg;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_stream_rst;

  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[0]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[8]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[9]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[10]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[11]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[12]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[13]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[14]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[15]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[16]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[17]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[18]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[4]),
        .Q(p_0_out[6]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[5]),
        .Q(p_0_out[7]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[6]),
        .Q(p_0_out[8]));
  (* srl_bus_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_s2mm_ld_nxt_len_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_calc_error_reg_reg[7]),
        .Q(p_0_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__0 
       (.I0(p_0_out[6]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1__0 
       (.I0(p_0_out[7]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \sig_dbeat_cntr[2]_i_1__0 
       (.I0(p_0_out[8]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \sig_dbeat_cntr[3]_i_1__0 
       (.I0(p_0_out[9]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0000CC0A)) 
    sig_first_dbeat_i_1__0
       (.I0(sig_first_dbeat_reg_0),
        .I1(p_1_in),
        .I2(sig_last_dbeat__1),
        .I3(sig_next_sequential_reg_reg),
        .I4(sig_stream_rst),
        .O(sig_first_dbeat_reg));
  LUT6 #(
    .INIT(64'h003A003F003A0030)) 
    sig_last_dbeat_i_1__0
       (.I0(sig_first_dbeat1__0),
        .I1(p_1_in),
        .I2(sig_next_sequential_reg_reg),
        .I3(sig_stream_rst),
        .I4(sig_last_dbeat__1),
        .I5(sig_last_dbeat_reg_0),
        .O(sig_last_dbeat_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_3__0
       (.I0(p_0_out[8]),
        .I1(p_0_out[9]),
        .I2(p_0_out[6]),
        .I3(p_0_out[7]),
        .O(p_1_in));
  LUT3 #(
    .INIT(8'h20)) 
    sig_s2mm_ld_nxt_len_i_1
       (.I0(p_11_out),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_s2mm_ld_nxt_len_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_datamover_0_0_srl_fifo_f
   (sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_addr_valid_reg_reg,
    out,
    SR,
    m_axi_mm2s_aclk,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    sig_addr_reg_empty,
    mm2s_allow_addr_req,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    in);
  output sig_calc_error_reg_reg;
  output sig_calc_error_reg_reg_0;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input sig_addr_reg_empty;
  input mm2s_allow_addr_req;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input [37:0]in;

  wire [0:0]SR;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_allow_addr_req;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;

  system_axi_datamover_0_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_allow_addr_req(mm2s_allow_addr_req),
        .out(out),
        .sel(sig_calc_error_reg_reg_0),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_datamover_0_0_srl_fifo_f__parameterized0
   (\sig_next_tag_reg_reg[3] ,
    sig_next_calc_error_reg_reg,
    D,
    \sig_dbeat_cntr_reg[0] ,
    \sig_next_tag_reg_reg[3]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    out,
    SR,
    m_axi_mm2s_aclk,
    Q,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n,
    \sig_dbeat_cntr_reg[5] ,
    sig_last_dbeat_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    sig_rsc2stat_status_valid,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr,
    ram_full_i_reg,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    \sig_dbeat_cntr_reg[3] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    sig_first_dbeat_reg_0,
    \sig_dbeat_cntr_reg[0]_0 ,
    in);
  output \sig_next_tag_reg_reg[3] ;
  output sig_next_calc_error_reg_reg;
  output [7:0]D;
  output [0:0]\sig_dbeat_cntr_reg[0] ;
  output \sig_next_tag_reg_reg[3]_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output [15:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input [7:0]Q;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_last_dbeat_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input sig_rsc2stat_status_valid;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;
  input ram_full_i_reg;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input \sig_dbeat_cntr_reg[3] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input sig_first_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[0]_0 ;
  input [19:0]in;

  wire [7:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire [19:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rvalid;
  wire [15:0]out;
  wire ram_full_i_reg;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_data2rsc_valid;
  wire [0:0]\sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[0]_0 ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire \sig_next_tag_reg_reg[3] ;
  wire \sig_next_tag_reg_reg[3]_0 ;
  wire sig_rsc2stat_status_valid;

  system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .Q(Q),
        .SR(SR),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .sel(sig_next_calc_error_reg_reg),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[0]_0 (\sig_dbeat_cntr_reg[0]_0 ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3] ),
        .\sig_next_tag_reg_reg[3]_0 (\sig_next_tag_reg_reg[3]_0 ),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_datamover_0_0_srl_fifo_f__parameterized1
   (\INFERRED_GEN.cnt_i_reg[0] ,
    FIFO_Full_reg,
    Q,
    SR,
    m_axi_mm2s_aclk,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    sig_mstr2sf_cmd_valid,
    sig_inhibit_rdy_n_reg,
    lsig_ld_cmd,
    lsig_cmd_loaded,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ,
    DOBDO);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output FIFO_Full_reg;
  output [0:0]Q;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input sig_mstr2sf_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input lsig_ld_cmd;
  input lsig_cmd_loaded;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  input [0:0]DOBDO;

  wire [0:0]DOBDO;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2sf_cmd_valid;

  system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.DOBDO(DOBDO),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 (\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .Q(Q),
        .SR(SR),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_datamover_0_0_srl_fifo_f__parameterized2
   (Q,
    E,
    m_axi_s2mm_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \sig_addr_posted_cntr_reg[3] ,
    sig_posted_to_axi_reg,
    sig_halt_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ,
    sig_data2wsc_calc_err_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    m_axi_s2mm_bresp);
  output [0:0]Q;
  output [0:0]E;
  output m_axi_s2mm_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input [3:0]\sig_addr_posted_cntr_reg[3] ;
  input sig_posted_to_axi_reg;
  input sig_halt_reg;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  input [0:0]sig_data2wsc_calc_err_reg;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire [3:0]\sig_addr_posted_cntr_reg[3] ;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_posted_to_axi_reg;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[3] (\sig_addr_posted_cntr_reg[3] ),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_datamover_0_0_srl_fifo_f__parameterized3
   (\INFERRED_GEN.cnt_i_reg[0] ,
    E,
    D,
    sig_push_coelsc_reg,
    out,
    p_4_out,
    p_0_in,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_inhibit_rdy_n,
    Q,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]E;
  output [2:0]D;
  output sig_push_coelsc_reg;
  output [5:0]out;
  output p_4_out;
  output p_0_in;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_inhibit_rdy_n;
  input [3:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  input [0:6]in;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:6]in;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_datamover_0_0_srl_fifo_f__parameterized4
   (\INFERRED_GEN.cnt_i_reg[0] ,
    Q,
    sig_curr_eof_reg_reg,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_ld_dre_cmd,
    p_9_out,
    sig_inhibit_rdy_n_reg,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]Q;
  output sig_curr_eof_reg_reg;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  output [18:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_ld_dre_cmd;
  input p_9_out;
  input sig_inhibit_rdy_n_reg;
  input [18:0]in;

  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [18:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_9_out;
  wire sig_curr_eof_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_stream_rst;

  system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_9_out(p_9_out),
        .sel(sig_curr_eof_reg_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_datamover_0_0_srl_fifo_f__parameterized5
   (\INFERRED_GEN.cnt_i_reg[1] ,
    Q,
    sig_eop_sent_reg_reg,
    out,
    sig_strm_tready,
    E,
    sig_uncom_wrcnt11_out,
    DIBDI,
    ld_btt_cntr_reg1_reg,
    sig_cmd_full_reg,
    sig_cmd_empty_reg,
    \sig_data_reg_out_reg[0] ,
    S,
    \sig_uncom_wrcnt_reg[7] ,
    \sig_uncom_wrcnt_reg[7]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    sig_eop_sent_reg0,
    m_axi_s2mm_aclk,
    ram_full_i_reg,
    sig_inhibit_rdy_n_reg,
    slice_insert_valid,
    ram_full_i_reg_0,
    sig_eop_halt_xfer,
    sig_err_underflow_reg,
    sig_m_valid_out_reg,
    sig_posted_to_axi_2_reg,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd_reg,
    sig_valid_fifo_ld9_out,
    CO,
    sig_stream_rst,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    p_7_out,
    sig_m_valid_dup_reg,
    \sig_s2mm_wr_len_reg[0] ,
    \sig_uncom_wrcnt_reg[7]_1 ,
    ram_full_fb_i_reg,
    \storage_data_reg[8] );
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]Q;
  output sig_eop_sent_reg_reg;
  output [3:0]out;
  output sig_strm_tready;
  output [0:0]E;
  output sig_uncom_wrcnt11_out;
  output [0:0]DIBDI;
  output ld_btt_cntr_reg1_reg;
  output sig_cmd_full_reg;
  output sig_cmd_empty_reg;
  output \sig_data_reg_out_reg[0] ;
  output [0:0]S;
  output \sig_uncom_wrcnt_reg[7] ;
  output [2:0]\sig_uncom_wrcnt_reg[7]_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input sig_eop_sent_reg0;
  input m_axi_s2mm_aclk;
  input ram_full_i_reg;
  input sig_inhibit_rdy_n_reg;
  input slice_insert_valid;
  input ram_full_i_reg_0;
  input sig_eop_halt_xfer;
  input sig_err_underflow_reg;
  input sig_m_valid_out_reg;
  input sig_posted_to_axi_2_reg;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd_reg;
  input sig_valid_fifo_ld9_out;
  input [0:0]CO;
  input sig_stream_rst;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input p_7_out;
  input sig_m_valid_dup_reg;
  input [0:0]\sig_s2mm_wr_len_reg[0] ;
  input [2:0]\sig_uncom_wrcnt_reg[7]_1 ;
  input ram_full_fb_i_reg;
  input [4:0]\storage_data_reg[8] ;

  wire [0:0]CO;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]S;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire m_axi_s2mm_aclk;
  wire [3:0]out;
  wire p_7_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full;
  wire sig_cmd_full_reg;
  wire \sig_data_reg_out_reg[0] ;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg0;
  wire sig_eop_sent_reg_reg;
  wire sig_err_underflow_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_m_valid_dup_reg;
  wire sig_m_valid_out_reg;
  wire sig_posted_to_axi_2_reg;
  wire [0:0]\sig_s2mm_wr_len_reg[0] ;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_stream_rst;
  wire sig_strm_tready;
  wire sig_uncom_wrcnt11_out;
  wire \sig_uncom_wrcnt_reg[7] ;
  wire [2:0]\sig_uncom_wrcnt_reg[7]_0 ;
  wire [2:0]\sig_uncom_wrcnt_reg[7]_1 ;
  wire sig_valid_fifo_ld9_out;
  wire slice_insert_valid;
  wire [4:0]\storage_data_reg[8] ;

  system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.CO(CO),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .DIBDI(DIBDI),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .S(S),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(ld_btt_cntr_reg1_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_full_reg(sig_cmd_full_reg),
        .\sig_data_reg_out_reg[0] (\sig_data_reg_out_reg[0] ),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_err_underflow_reg(sig_err_underflow_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_m_valid_dup_reg(sig_m_valid_dup_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .\sig_s2mm_wr_len_reg[0] (\sig_s2mm_wr_len_reg[0] ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_reg(sig_sm_ld_dre_cmd_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tready(sig_strm_tready),
        .sig_uncom_wrcnt11_out(sig_uncom_wrcnt11_out),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7] ),
        .\sig_uncom_wrcnt_reg[7]_0 (\sig_uncom_wrcnt_reg[7]_0 ),
        .\sig_uncom_wrcnt_reg[7]_1 (\sig_uncom_wrcnt_reg[7]_1 ),
        .sig_valid_fifo_ld9_out(sig_valid_fifo_ld9_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8] (\storage_data_reg[8] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_datamover_0_0_srl_fifo_f__parameterized6
   (\INFERRED_GEN.cnt_i_reg[1] ,
    DI,
    out,
    S,
    \sig_uncom_wrcnt_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \sig_uncom_wrcnt_reg[3]_0 ,
    \sig_uncom_wrcnt_reg[7] ,
    sig_ok_to_post_wr_addr_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    sig_posted_to_axi_2_reg,
    sel,
    sig_s2mm_ld_nxt_len_reg,
    sig_posted_to_axi_2_reg_0,
    ram_full_i_reg,
    CO,
    s2mm_wr_len);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [2:0]DI;
  output [0:0]out;
  output [2:0]S;
  output [3:0]\sig_uncom_wrcnt_reg[3] ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  output [2:0]\sig_uncom_wrcnt_reg[3]_0 ;
  output [0:0]\sig_uncom_wrcnt_reg[7] ;
  output sig_ok_to_post_wr_addr_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [5:0]Q;
  input sig_posted_to_axi_2_reg;
  input sel;
  input sig_s2mm_ld_nxt_len_reg;
  input sig_posted_to_axi_2_reg_0;
  input ram_full_i_reg;
  input [0:0]CO;
  input [3:0]s2mm_wr_len;

  wire [0:0]CO;
  wire [2:0]DI;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [5:0]Q;
  wire [2:0]S;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire ram_full_i_reg;
  wire [3:0]s2mm_wr_len;
  wire sel;
  wire sig_ok_to_post_wr_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_stream_rst;
  wire [3:0]\sig_uncom_wrcnt_reg[3] ;
  wire [2:0]\sig_uncom_wrcnt_reg[3]_0 ;
  wire [0:0]\sig_uncom_wrcnt_reg[7] ;

  system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.CO(CO),
        .DI(DI),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .Q(Q),
        .S(S),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .s2mm_wr_len(s2mm_wr_len),
        .sel(sel),
        .sig_ok_to_post_wr_addr_reg(sig_ok_to_post_wr_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .sig_s2mm_ld_nxt_len_reg(sig_s2mm_ld_nxt_len_reg),
        .sig_stream_rst(sig_stream_rst),
        .\sig_uncom_wrcnt_reg[3] (\sig_uncom_wrcnt_reg[3] ),
        .\sig_uncom_wrcnt_reg[3]_0 (\sig_uncom_wrcnt_reg[3]_0 ),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_datamover_0_0_srl_fifo_f__parameterized7
   (sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    p_0_in,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    p_22_out,
    sig_inhibit_rdy_n,
    sig_ok_to_post_wr_addr,
    s2mm_allow_addr_req,
    sig_addr_reg_empty,
    sig_data2all_tlast_error,
    sig_halt_reg,
    in);
  output sig_calc_error_reg_reg;
  output sig_calc_error_reg_reg_0;
  output p_0_in;
  output [38:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input p_22_out;
  input sig_inhibit_rdy_n;
  input sig_ok_to_post_wr_addr;
  input s2mm_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_data2all_tlast_error;
  input sig_halt_reg;
  input [37:0]in;

  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [38:0]out;
  wire p_0_in;
  wire p_22_out;
  wire s2mm_allow_addr_req;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_data2all_tlast_error;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_ok_to_post_wr_addr;
  wire sig_stream_rst;

  system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized7 I_SRL_FIFO_RBU_F
       (.in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_22_out(p_22_out),
        .s2mm_allow_addr_req(s2mm_allow_addr_req),
        .sel(sig_calc_error_reg_reg_0),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_datamover_0_0_srl_fifo_f__parameterized8
   (SR,
    sig_dqual_reg_empty_reg,
    \sig_dbeat_cntr_reg[7] ,
    sig_s2mm_ld_nxt_len_reg,
    D,
    sig_addr_chan_rdy__2,
    s2mm_dbg_data,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    sig_ld_new_cmd_reg_reg,
    E,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    \sig_dbeat_cntr_reg[2] ,
    p_11_out,
    sig_inhibit_rdy_n,
    Q,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_dqual_reg_empty,
    sig_wdc_status_going_full,
    sig_inhibit_rdy_n_reg,
    sig_wsc2stat_status_valid,
    sig_data2rst_stop_cmplt,
    sig_s_ready_out_reg,
    sig_last_mmap_dbeat_reg,
    hold_ff_q,
    \gpregsm1.user_valid_reg ,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_halt_reg,
    sig_addr_posted_cntr,
    sig_posted_to_axi_reg,
    s2mm_dbg_sel,
    sig_first_dbeat1__0,
    sig_last_dbeat__1,
    sig_first_dbeat_reg_0,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_dbeat_cntr_eq_0__2,
    sig_calc_error_reg_reg);
  output [0:0]SR;
  output sig_dqual_reg_empty_reg;
  output \sig_dbeat_cntr_reg[7] ;
  output sig_s2mm_ld_nxt_len_reg;
  output [7:0]D;
  output sig_addr_chan_rdy__2;
  output [0:0]s2mm_dbg_data;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output sig_ld_new_cmd_reg_reg;
  output [0:0]E;
  output [14:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input \sig_dbeat_cntr_reg[2] ;
  input p_11_out;
  input sig_inhibit_rdy_n;
  input [7:0]Q;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input sig_wdc_status_going_full;
  input sig_inhibit_rdy_n_reg;
  input sig_wsc2stat_status_valid;
  input sig_data2rst_stop_cmplt;
  input sig_s_ready_out_reg;
  input sig_last_mmap_dbeat_reg;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_halt_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_posted_to_axi_reg;
  input [0:0]s2mm_dbg_sel;
  input sig_first_dbeat1__0;
  input sig_last_dbeat__1;
  input sig_first_dbeat_reg_0;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_dbeat_cntr_eq_0__2;
  input [18:0]sig_calc_error_reg_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire [14:0]out;
  wire p_11_out;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_addr_chan_rdy__2;
  wire [2:0]sig_addr_posted_cntr;
  wire [18:0]sig_calc_error_reg_reg;
  wire sig_data2rst_stop_cmplt;
  wire sig_dbeat_cntr_eq_0__2;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized8 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .Q(Q),
        .SR(SR),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sel(sig_s2mm_ld_nxt_len_reg),
        .sig_addr_chan_rdy__2(sig_addr_chan_rdy__2),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_dbeat_cntr_eq_0__2(sig_dbeat_cntr_eq_0__2),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat__1(sig_last_dbeat__1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_datamover_0_0_srl_fifo_rbu_f
   (sig_calc_error_reg_reg,
    sel,
    sig_addr_valid_reg_reg,
    out,
    SR,
    m_axi_mm2s_aclk,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    sig_addr_reg_empty,
    mm2s_allow_addr_req,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    in);
  output sig_calc_error_reg_reg;
  output sel;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input sig_addr_reg_empty;
  input mm2s_allow_addr_req;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input [37:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_n_0;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_allow_addr_req;
  wire [38:0]out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;

  system_axi_datamover_0_0_cntr_incr_decr_addn_f_174 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_allow_addr_req(mm2s_allow_addr_req),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  system_axi_datamover_0_0_dynshreg_f DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sel),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized0
   (\sig_next_tag_reg_reg[3] ,
    sel,
    D,
    \sig_dbeat_cntr_reg[0] ,
    \sig_next_tag_reg_reg[3]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    out,
    SR,
    m_axi_mm2s_aclk,
    Q,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n,
    \sig_dbeat_cntr_reg[5] ,
    sig_last_dbeat_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    sig_rsc2stat_status_valid,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr,
    ram_full_i_reg,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    \sig_dbeat_cntr_reg[3] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    sig_first_dbeat_reg_0,
    \sig_dbeat_cntr_reg[0]_0 ,
    in);
  output \sig_next_tag_reg_reg[3] ;
  output sel;
  output [7:0]D;
  output [0:0]\sig_dbeat_cntr_reg[0] ;
  output \sig_next_tag_reg_reg[3]_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output [15:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input [7:0]Q;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_last_dbeat_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input sig_rsc2stat_status_valid;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;
  input ram_full_i_reg;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input \sig_dbeat_cntr_reg[3] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input sig_first_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[0]_0 ;
  input [19:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [7:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire FIFO_Full_reg_n_0;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire [19:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rvalid;
  wire [15:0]out;
  wire ram_full_i_reg;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_data2rsc_valid;
  wire [0:0]\sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[0]_0 ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire \sig_next_tag_reg_reg[3] ;
  wire \sig_next_tag_reg_reg[3]_0 ;
  wire sig_rsc2stat_status_valid;

  system_axi_datamover_0_0_cntr_incr_decr_addn_f_70 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:4]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[0]_0 (\sig_dbeat_cntr_reg[0]_0 ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[7] (Q),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3] ),
        .\sig_next_tag_reg_reg[3]_0 (\sig_next_tag_reg_reg[3]_0 ),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  system_axi_datamover_0_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(D[3:0]),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\INFERRED_GEN.cnt_i_reg[1] ({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .Q(Q[3:0]),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(\sig_next_tag_reg_reg[3] ),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sel));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized1
   (\INFERRED_GEN.cnt_i_reg[0] ,
    FIFO_Full_reg_0,
    Q,
    SR,
    m_axi_mm2s_aclk,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    sig_mstr2sf_cmd_valid,
    sig_inhibit_rdy_n_reg,
    lsig_ld_cmd,
    lsig_cmd_loaded,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ,
    DOBDO);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output FIFO_Full_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input sig_mstr2sf_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input lsig_ld_cmd;
  input lsig_cmd_loaded;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  input [0:0]DOBDO;

  wire [0:0]DOBDO;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2sf_cmd_valid;

  system_axi_datamover_0_0_cntr_incr_decr_addn_f_175 CNTR_INCR_DECR_ADDN_F_I
       (.DOBDO(DOBDO),
        .FIFO_Full_reg(FIFO_Full_reg_0),
        .FIFO_Full_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 (\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .Q(Q),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  LUT3 #(
    .INIT(8'h40)) 
    FIFO_Full_i_2
       (.I0(\INFERRED_GEN.cnt_i_reg[0] ),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(sig_mstr2sf_cmd_valid),
        .O(FIFO_Full_reg_0));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized2
   (Q,
    E,
    m_axi_s2mm_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \sig_addr_posted_cntr_reg[3] ,
    sig_posted_to_axi_reg,
    sig_halt_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ,
    sig_data2wsc_calc_err_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    m_axi_s2mm_bresp);
  output [0:0]Q;
  output [0:0]E;
  output m_axi_s2mm_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input [3:0]\sig_addr_posted_cntr_reg[3] ;
  input sig_posted_to_axi_reg;
  input sig_halt_reg;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  input [0:0]sig_data2wsc_calc_err_reg;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]m_axi_s2mm_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire [3:0]\sig_addr_posted_cntr_reg[3] ;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_decr_addr_posted_cntr5_out;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_posted_to_axi_reg;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  system_axi_datamover_0_0_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  system_axi_datamover_0_0_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .out(out),
        .sel(sig_wr_fifo),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    m_axi_s2mm_bready_INST_0
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_halt_reg),
        .O(m_axi_s2mm_bready));
  LUT6 #(
    .INIT(64'hFDDD22222222DDDD)) 
    \sig_addr_posted_cntr[1]_i_1__0 
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_decr_addr_posted_cntr5_out),
        .I2(\sig_addr_posted_cntr_reg[3] [3]),
        .I3(\sig_addr_posted_cntr_reg[3] [2]),
        .I4(\sig_addr_posted_cntr_reg[3] [0]),
        .I5(\sig_addr_posted_cntr_reg[3] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFD22FF00FF0022DD)) 
    \sig_addr_posted_cntr[2]_i_1__0 
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_decr_addr_posted_cntr5_out),
        .I2(\sig_addr_posted_cntr_reg[3] [3]),
        .I3(\sig_addr_posted_cntr_reg[3] [2]),
        .I4(\sig_addr_posted_cntr_reg[3] [0]),
        .I5(\sig_addr_posted_cntr_reg[3] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000FFFE7FFF0000)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(\sig_addr_posted_cntr_reg[3] [1]),
        .I1(\sig_addr_posted_cntr_reg[3] [0]),
        .I2(\sig_addr_posted_cntr_reg[3] [2]),
        .I3(\sig_addr_posted_cntr_reg[3] [3]),
        .I4(sig_posted_to_axi_reg),
        .I5(sig_decr_addr_posted_cntr5_out),
        .O(E));
  LUT6 #(
    .INIT(64'hF2F0F0F0F0F0F02D)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_decr_addr_posted_cntr5_out),
        .I2(\sig_addr_posted_cntr_reg[3] [3]),
        .I3(\sig_addr_posted_cntr_reg[3] [2]),
        .I4(\sig_addr_posted_cntr_reg[3] [0]),
        .I5(\sig_addr_posted_cntr_reg[3] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_addr_posted_cntr[3]_i_3 
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(m_axi_s2mm_bvalid),
        .O(sig_decr_addr_posted_cntr5_out));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized3
   (\INFERRED_GEN.cnt_i_reg[0] ,
    E,
    D,
    sig_push_coelsc_reg,
    out,
    p_4_out,
    p_0_in,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_inhibit_rdy_n,
    Q,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]E;
  output [2:0]D;
  output sig_push_coelsc_reg;
  output [5:0]out;
  output p_4_out;
  output p_0_in;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_inhibit_rdy_n;
  input [3:0]Q;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  input [0:6]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire DYNSHREG_F_I_n_1;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]addr_i_p1;
  wire fifo_full_p1;
  wire [0:6]in;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  system_axi_datamover_0_0_cntr_incr_decr_addn_f__parameterized1 CNTR_INCR_DECR_ADDN_F_I
       (.D(addr_i_p1),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (DYNSHREG_F_I_n_1),
        .\INFERRED_GEN.cnt_i_reg[3]_1 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  system_axi_datamover_0_0_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.D(addr_i_p1),
        .E(E),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (DYNSHREG_F_I_n_1),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[3] (D),
        .\sig_wdc_statcnt_reg[3]_0 (Q),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized4
   (\INFERRED_GEN.cnt_i_reg[0] ,
    Q,
    sel,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_ld_dre_cmd,
    p_9_out,
    sig_inhibit_rdy_n_reg,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]Q;
  output sel;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  output [18:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_ld_dre_cmd;
  input p_9_out;
  input sig_inhibit_rdy_n_reg;
  input [18:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [18:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_9_out;
  wire sel;
  wire sig_inhibit_rdy_n_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_stream_rst;

  system_axi_datamover_0_0_cntr_incr_decr_addn_f_63 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_9_out(p_9_out),
        .sig_cmd2dre_valid_reg(sel),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst));
  system_axi_datamover_0_0_dynshreg_f__parameterized4 DYNSHREG_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_9_out(p_9_out),
        .sig_curr_eof_reg_reg(sel),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized5
   (\INFERRED_GEN.cnt_i_reg[1] ,
    Q,
    sig_eop_sent_reg_reg,
    out,
    sig_strm_tready,
    E,
    sig_uncom_wrcnt11_out,
    DIBDI,
    ld_btt_cntr_reg1_reg,
    sig_cmd_full_reg,
    sig_cmd_empty_reg,
    \sig_data_reg_out_reg[0] ,
    S,
    \sig_uncom_wrcnt_reg[7] ,
    \sig_uncom_wrcnt_reg[7]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    sig_eop_sent_reg0,
    m_axi_s2mm_aclk,
    ram_full_i_reg,
    sig_inhibit_rdy_n_reg,
    slice_insert_valid,
    ram_full_i_reg_0,
    sig_eop_halt_xfer,
    sig_err_underflow_reg,
    sig_m_valid_out_reg,
    sig_posted_to_axi_2_reg,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd_reg,
    sig_valid_fifo_ld9_out,
    CO,
    sig_stream_rst,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    p_7_out,
    sig_m_valid_dup_reg,
    \sig_s2mm_wr_len_reg[0] ,
    \sig_uncom_wrcnt_reg[7]_1 ,
    ram_full_fb_i_reg,
    \storage_data_reg[8] );
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]Q;
  output sig_eop_sent_reg_reg;
  output [3:0]out;
  output sig_strm_tready;
  output [0:0]E;
  output sig_uncom_wrcnt11_out;
  output [0:0]DIBDI;
  output ld_btt_cntr_reg1_reg;
  output sig_cmd_full_reg;
  output sig_cmd_empty_reg;
  output \sig_data_reg_out_reg[0] ;
  output [0:0]S;
  output \sig_uncom_wrcnt_reg[7] ;
  output [2:0]\sig_uncom_wrcnt_reg[7]_0 ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input sig_eop_sent_reg0;
  input m_axi_s2mm_aclk;
  input ram_full_i_reg;
  input sig_inhibit_rdy_n_reg;
  input slice_insert_valid;
  input ram_full_i_reg_0;
  input sig_eop_halt_xfer;
  input sig_err_underflow_reg;
  input sig_m_valid_out_reg;
  input sig_posted_to_axi_2_reg;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd_reg;
  input sig_valid_fifo_ld9_out;
  input [0:0]CO;
  input sig_stream_rst;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input p_7_out;
  input sig_m_valid_dup_reg;
  input [0:0]\sig_s2mm_wr_len_reg[0] ;
  input [2:0]\sig_uncom_wrcnt_reg[7]_1 ;
  input ram_full_fb_i_reg;
  input [4:0]\storage_data_reg[8] ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire [0:0]CO;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]S;
  wire fifo_full_p1;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire m_axi_s2mm_aclk;
  wire [3:0]out;
  wire p_7_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full;
  wire sig_cmd_full_reg;
  wire \sig_data_reg_out_reg[0] ;
  wire sig_dre2ibtt_tvalid;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg0;
  wire sig_eop_sent_reg_reg;
  wire sig_err_underflow_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_m_valid_dup_reg;
  wire sig_m_valid_out_reg;
  wire sig_posted_to_axi_2_reg;
  wire [0:0]\sig_s2mm_wr_len_reg[0] ;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_stream_rst;
  wire sig_strm_tready;
  wire sig_uncom_wrcnt11_out;
  wire \sig_uncom_wrcnt_reg[7] ;
  wire [2:0]\sig_uncom_wrcnt_reg[7]_0 ;
  wire [2:0]\sig_uncom_wrcnt_reg[7]_1 ;
  wire sig_valid_fifo_ld9_out;
  wire sig_wr_fifo;
  wire slice_insert_valid;
  wire [4:0]\storage_data_reg[8] ;

  system_axi_datamover_0_0_cntr_incr_decr_addn_f__parameterized2 CNTR_INCR_DECR_ADDN_F_I
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(E),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .S(S),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out[2]),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .\sig_data_reg_out_reg[0] (\sig_data_reg_out_reg[0] ),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_err_underflow_reg(sig_err_underflow_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_m_valid_dup_reg(sig_m_valid_dup_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .\sig_s2mm_wr_len_reg[0] (\sig_s2mm_wr_len_reg[0] ),
        .sig_uncom_wrcnt11_out(sig_uncom_wrcnt11_out),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7] ),
        .\sig_uncom_wrcnt_reg[7]_0 (\sig_uncom_wrcnt_reg[7]_0 ),
        .\sig_uncom_wrcnt_reg[7]_1 (\sig_uncom_wrcnt_reg[7]_1 ),
        .sig_wr_fifo(sig_wr_fifo),
        .slice_insert_valid(slice_insert_valid));
  system_axi_datamover_0_0_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.CO(CO),
        .DIBDI(DIBDI),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(ld_btt_cntr_reg1_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .ram_full_i_reg(ram_full_i_reg_0),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_full_reg(sig_cmd_full_reg),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_err_underflow_reg(sig_err_underflow_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_reg(sig_sm_ld_dre_cmd_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tready(sig_strm_tready),
        .sig_valid_fifo_ld9_out(sig_valid_fifo_ld9_out),
        .sig_wr_fifo(sig_wr_fifo),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8] (\storage_data_reg[8] ));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[1] ),
        .R(sig_eop_sent_reg0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized6
   (\INFERRED_GEN.cnt_i_reg[1] ,
    DI,
    out,
    S,
    \sig_uncom_wrcnt_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \sig_uncom_wrcnt_reg[3]_0 ,
    \sig_uncom_wrcnt_reg[7] ,
    sig_ok_to_post_wr_addr_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    sig_posted_to_axi_2_reg,
    sel,
    sig_s2mm_ld_nxt_len_reg,
    sig_posted_to_axi_2_reg_0,
    ram_full_i_reg,
    CO,
    s2mm_wr_len);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [2:0]DI;
  output [0:0]out;
  output [2:0]S;
  output [3:0]\sig_uncom_wrcnt_reg[3] ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  output [2:0]\sig_uncom_wrcnt_reg[3]_0 ;
  output [0:0]\sig_uncom_wrcnt_reg[7] ;
  output sig_ok_to_post_wr_addr_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [5:0]Q;
  input sig_posted_to_axi_2_reg;
  input sel;
  input sig_s2mm_ld_nxt_len_reg;
  input sig_posted_to_axi_2_reg_0;
  input ram_full_i_reg;
  input [0:0]CO;
  input [3:0]s2mm_wr_len;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [0:0]CO;
  wire [2:0]DI;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [5:0]Q;
  wire [2:0]S;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire ram_full_i_reg;
  wire [3:0]s2mm_wr_len;
  wire sel;
  wire sig_ok_to_post_wr_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_stream_rst;
  wire [3:0]\sig_uncom_wrcnt_reg[3] ;
  wire [2:0]\sig_uncom_wrcnt_reg[3]_0 ;
  wire [0:0]\sig_uncom_wrcnt_reg[7] ;

  system_axi_datamover_0_0_cntr_incr_decr_addn_f__parameterized3 CNTR_INCR_DECR_ADDN_F_I
       (.CO(CO),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({\INFERRED_GEN.cnt_i_reg[1]_0 ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sel(sel),
        .sig_ok_to_post_wr_addr_reg(sig_ok_to_post_wr_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_posted_to_axi_2_reg_0(sig_posted_to_axi_2_reg_0),
        .sig_s2mm_ld_nxt_len_reg(sig_s2mm_ld_nxt_len_reg),
        .sig_stream_rst(sig_stream_rst));
  system_axi_datamover_0_0_dynshreg_f__parameterized6 DYNSHREG_F_I
       (.DI(DI),
        .\INFERRED_GEN.cnt_i_reg[2] ({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .Q(Q),
        .S(S),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .s2mm_wr_len(s2mm_wr_len),
        .sel(sel),
        .\sig_uncom_wrcnt_reg[3] (\sig_uncom_wrcnt_reg[3] ),
        .\sig_uncom_wrcnt_reg[3]_0 (\sig_uncom_wrcnt_reg[3]_0 ),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7] ));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[1] ),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized7
   (sig_calc_error_reg_reg,
    sel,
    p_0_in,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    p_22_out,
    sig_inhibit_rdy_n,
    sig_ok_to_post_wr_addr,
    s2mm_allow_addr_req,
    sig_addr_reg_empty,
    sig_data2all_tlast_error,
    sig_halt_reg,
    in);
  output sig_calc_error_reg_reg;
  output sel;
  output p_0_in;
  output [38:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input p_22_out;
  input sig_inhibit_rdy_n;
  input sig_ok_to_post_wr_addr;
  input s2mm_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_data2all_tlast_error;
  input sig_halt_reg;
  input [37:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_n_0;
  wire fifo_full_p1;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [38:0]out;
  wire p_0_in;
  wire p_22_out;
  wire s2mm_allow_addr_req;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_data2all_tlast_error;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_ok_to_post_wr_addr;
  wire sig_stream_rst;

  system_axi_datamover_0_0_cntr_incr_decr_addn_f_62 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_22_out(p_22_out),
        .s2mm_allow_addr_req(s2mm_allow_addr_req),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2addr_valid_reg(sel),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_stream_rst(sig_stream_rst));
  system_axi_datamover_0_0_dynshreg_f__parameterized7 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_22_out(p_22_out),
        .sig_calc_error_reg_reg(sel),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_datamover_0_0_srl_fifo_rbu_f__parameterized8
   (SR,
    sig_dqual_reg_empty_reg,
    \sig_dbeat_cntr_reg[7] ,
    sel,
    D,
    sig_addr_chan_rdy__2,
    s2mm_dbg_data,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    sig_ld_new_cmd_reg_reg,
    E,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    \sig_dbeat_cntr_reg[2] ,
    p_11_out,
    sig_inhibit_rdy_n,
    Q,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_dqual_reg_empty,
    sig_wdc_status_going_full,
    sig_inhibit_rdy_n_reg,
    sig_wsc2stat_status_valid,
    sig_data2rst_stop_cmplt,
    sig_s_ready_out_reg,
    sig_last_mmap_dbeat_reg,
    hold_ff_q,
    \gpregsm1.user_valid_reg ,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_halt_reg,
    sig_addr_posted_cntr,
    sig_posted_to_axi_reg,
    s2mm_dbg_sel,
    sig_first_dbeat1__0,
    sig_last_dbeat__1,
    sig_first_dbeat_reg_0,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[3] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_dbeat_cntr_eq_0__2,
    sig_calc_error_reg_reg);
  output [0:0]SR;
  output sig_dqual_reg_empty_reg;
  output \sig_dbeat_cntr_reg[7] ;
  output sel;
  output [7:0]D;
  output sig_addr_chan_rdy__2;
  output [0:0]s2mm_dbg_data;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output sig_ld_new_cmd_reg_reg;
  output [0:0]E;
  output [14:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input \sig_dbeat_cntr_reg[2] ;
  input p_11_out;
  input sig_inhibit_rdy_n;
  input [7:0]Q;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_dqual_reg_empty;
  input sig_wdc_status_going_full;
  input sig_inhibit_rdy_n_reg;
  input sig_wsc2stat_status_valid;
  input sig_data2rst_stop_cmplt;
  input sig_s_ready_out_reg;
  input sig_last_mmap_dbeat_reg;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_halt_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_posted_to_axi_reg;
  input [0:0]s2mm_dbg_sel;
  input sig_first_dbeat1__0;
  input sig_last_dbeat__1;
  input sig_first_dbeat_reg_0;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[3] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_dbeat_cntr_eq_0__2;
  input [18:0]sig_calc_error_reg_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire [14:0]out;
  wire p_11_out;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sel;
  wire sig_addr_chan_rdy__2;
  wire [2:0]sig_addr_posted_cntr;
  wire [18:0]sig_calc_error_reg_reg;
  wire sig_data2rst_stop_cmplt;
  wire sig_dbeat_cntr_eq_0__2;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat__1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  system_axi_datamover_0_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:4]),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_11_out(p_11_out),
        .sig_addr_chan_rdy__2(sig_addr_chan_rdy__2),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd2data_valid_reg(sel),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_dbeat_cntr_eq_0__2(sig_dbeat_cntr_eq_0__2),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .\sig_dbeat_cntr_reg[7]_0 (Q),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  system_axi_datamover_0_0_dynshreg_f__parameterized8 DYNSHREG_F_I
       (.D(D[3:0]),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[1] ({CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .Q(Q[3:0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_last_dbeat__1(sig_last_dbeat__1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_next_sequential_reg_reg(sig_dqual_reg_empty_reg),
        .sig_s2mm_ld_nxt_len_reg(sel),
        .sig_stream_rst(sig_stream_rst));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'h4F)) 
    \s2mm_dbg_data[31]_INST_0 
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(s2mm_dbg_sel),
        .O(s2mm_dbg_data));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module system_axi_datamover_0_0_sync_fifo_fg
   (p_2_out,
    DOBDO,
    out,
    ram_full_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \gc1.count_reg[6] ,
    empty_fwft_fb_o_i_reg,
    sig_slast_with_stop,
    lsig_ld_cmd,
    FIFO_Full_reg,
    sig_s_ready_out_reg,
    sig_ok_to_post_rd_addr0,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    hold_ff_q_reg,
    \gc1.count_reg[6]_0 ,
    m_axi_mm2s_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    m_axi_mm2s_rdata,
    DIBDI,
    ram_full_i_reg_0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sig_sstrb_stop_mask,
    hold_ff_q,
    lsig_cmd_loaded,
    sig_s_ready_out_reg_0,
    Q,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg,
    ram_full_i_reg_1);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output [0:0]out;
  output ram_full_i_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output \gc1.count_reg[6] ;
  output empty_fwft_fb_o_i_reg;
  output sig_slast_with_stop;
  output lsig_ld_cmd;
  output FIFO_Full_reg;
  output sig_s_ready_out_reg;
  output sig_ok_to_post_rd_addr0;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output hold_ff_q_reg;
  output \gc1.count_reg[6]_0 ;
  input m_axi_mm2s_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input ram_full_i_reg_0;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input [0:0]sig_sstrb_stop_mask;
  input hold_ff_q;
  input lsig_cmd_loaded;
  input sig_s_ready_out_reg_0;
  input [0:0]Q;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg;
  input [0:0]ram_full_i_reg_1;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire empty_fwft_fb_o_i_reg;
  wire \gc1.count_reg[6] ;
  wire \gc1.count_reg[6]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [0:0]out;
  wire [31:0]p_2_out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [0:0]ram_full_i_reg_1;
  wire sig_ok_to_post_rd_addr0;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  system_axi_datamover_0_0_fifo_generator_v13_1_3__parameterized1 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .SR(SR),
        .empty_fwft_fb_o_i_reg(empty_fwft_fb_o_i_reg),
        .\gc1.count_reg[6] (\gc1.count_reg[6] ),
        .\gc1.count_reg[6]_0 (\gc1.count_reg[6]_0 ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out(p_2_out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .ram_full_i_reg_1(ram_full_i_reg_1),
        .sig_ok_to_post_rd_addr0(sig_ok_to_post_rd_addr0),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module system_axi_datamover_0_0_sync_fifo_fg__parameterized0
   (D,
    DOBDO,
    out,
    ram_full_i_reg,
    sig_cmd_empty_reg,
    sig_ibtt2wdc_tvalid,
    hold_ff_q_reg,
    m_axi_s2mm_aclk,
    ram_full_i_reg_0,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_wdc2ibtt_tready,
    hold_ff_q_reg_0);
  output [31:0]D;
  output [0:0]DOBDO;
  output out;
  output ram_full_i_reg;
  output sig_cmd_empty_reg;
  output sig_ibtt2wdc_tvalid;
  output hold_ff_q_reg;
  input m_axi_s2mm_aclk;
  input ram_full_i_reg_0;
  input sig_stream_rst;
  input [31:0]Q;
  input [1:0]DIBDI;
  input sig_wdc2ibtt_tready;
  input hold_ff_q_reg_0;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire [31:0]Q;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_cmd_empty_reg;
  wire sig_ibtt2wdc_tvalid;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;

  system_axi_datamover_0_0_fifo_generator_v13_1_3__parameterized2 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Q(Q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module system_axi_datamover_0_0_blk_mem_gen_generic_cstr
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    s_axis_s2mm_cmd_tdata,
    sig_push_input_reg11_out,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_push_input_reg11_out;
  input [0:0]in;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire sig_calc_error_reg_reg;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(out),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module system_axi_datamover_0_0_blk_mem_gen_generic_cstr_112
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc1.count_d2_reg[3] ,
    \gic0.gc1.count_d3_reg[3] ,
    s_axis_mm2s_cmd_tdata,
    hold_ff_q_reg,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [3:0]\gc1.count_d2_reg[3] ;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input hold_ff_q_reg;
  input [0:0]in;

  wire [0:0]E;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire sig_calc_error_reg_reg;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_prim_width_113 \ramloop[0].ram.r 
       (.E(E),
        .\gc1.count_d2_reg[3] (\gc1.count_d2_reg[3] ),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(out),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module system_axi_datamover_0_0_blk_mem_gen_generic_cstr__parameterized0
   (m_axis_s2mm_sts_tdata,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    sig_wsc2stat_status);
  output [7:0]m_axis_s2mm_sts_tdata;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_wsc2stat_status;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire out;
  wire [7:0]sig_wsc2stat_status;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .out(out),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module system_axi_datamover_0_0_blk_mem_gen_generic_cstr__parameterized0_162
   (m_axis_mm2s_sts_tdata,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc1.count_d2_reg[3] ,
    \gic0.gc1.count_d3_reg[3] ,
    sig_rsc2stat_status);
  output [7:0]m_axis_mm2s_sts_tdata;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [3:0]\gc1.count_d2_reg[3] ;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_rsc2stat_status;

  wire [0:0]E;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire out;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_prim_width__parameterized0_163 \ramloop[0].ram.r 
       (.E(E),
        .\gc1.count_d2_reg[3] (\gc1.count_d2_reg[3] ),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .out(out),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module system_axi_datamover_0_0_blk_mem_gen_generic_cstr__parameterized1
   (p_2_out,
    DOBDO,
    lsig_ld_cmd,
    m_axi_mm2s_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    m_axi_mm2s_rdata,
    DIBDI,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    hold_ff_q,
    \gpregsm1.user_valid_reg ,
    lsig_cmd_loaded);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output lsig_ld_cmd;
  input m_axi_mm2s_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [6:0]Q;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;
  input lsig_cmd_loaded;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [31:0]p_2_out;
  wire sig_s_ready_out_reg;

  system_axi_datamover_0_0_blk_mem_gen_prim_width__parameterized1 \ramloop[0].ram.r 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out(p_2_out),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module system_axi_datamover_0_0_blk_mem_gen_generic_cstr__parameterized2
   (D,
    DOBDO,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    ram_full_i_reg,
    tmp_ram_regout_en,
    sig_stream_rst,
    \gc1.count_d2_reg[6] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI);
  output [31:0]D;
  output [0:0]DOBDO;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input ram_full_i_reg;
  input tmp_ram_regout_en;
  input sig_stream_rst;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [1:0]DIBDI;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire [6:0]Q;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire m_axi_s2mm_aclk;
  wire ram_full_i_reg;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_stream_rst;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  system_axi_datamover_0_0_blk_mem_gen_prim_width__parameterized2 \ramloop[0].ram.r 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .sig_stream_rst(sig_stream_rst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_axi_datamover_0_0_blk_mem_gen_prim_width
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    s_axis_s2mm_cmd_tdata,
    sig_push_input_reg11_out,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_push_input_reg11_out;
  input [0:0]in;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire sig_calc_error_reg_reg;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(out),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_axi_datamover_0_0_blk_mem_gen_prim_width_113
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc1.count_d2_reg[3] ,
    \gic0.gc1.count_d3_reg[3] ,
    s_axis_mm2s_cmd_tdata,
    hold_ff_q_reg,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [3:0]\gc1.count_d2_reg[3] ;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input hold_ff_q_reg;
  input [0:0]in;

  wire [0:0]E;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire sig_calc_error_reg_reg;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_prim_wrapper_114 \prim_noinit.ram 
       (.E(E),
        .\gc1.count_d2_reg[3] (\gc1.count_d2_reg[3] ),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(out),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_axi_datamover_0_0_blk_mem_gen_prim_width__parameterized0
   (m_axis_s2mm_sts_tdata,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    sig_wsc2stat_status);
  output [7:0]m_axis_s2mm_sts_tdata;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_wsc2stat_status;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire out;
  wire [7:0]sig_wsc2stat_status;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .out(out),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_axi_datamover_0_0_blk_mem_gen_prim_width__parameterized0_163
   (m_axis_mm2s_sts_tdata,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc1.count_d2_reg[3] ,
    \gic0.gc1.count_d3_reg[3] ,
    sig_rsc2stat_status);
  output [7:0]m_axis_mm2s_sts_tdata;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [3:0]\gc1.count_d2_reg[3] ;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_rsc2stat_status;

  wire [0:0]E;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire out;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_prim_wrapper__parameterized0_164 \prim_noinit.ram 
       (.E(E),
        .\gc1.count_d2_reg[3] (\gc1.count_d2_reg[3] ),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .out(out),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_axi_datamover_0_0_blk_mem_gen_prim_width__parameterized1
   (p_2_out,
    DOBDO,
    lsig_ld_cmd,
    m_axi_mm2s_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    m_axi_mm2s_rdata,
    DIBDI,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    hold_ff_q,
    \gpregsm1.user_valid_reg ,
    lsig_cmd_loaded);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output lsig_ld_cmd;
  input m_axi_mm2s_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [6:0]Q;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;
  input lsig_cmd_loaded;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [31:0]p_2_out;
  wire sig_s_ready_out_reg;

  system_axi_datamover_0_0_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out(p_2_out),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module system_axi_datamover_0_0_blk_mem_gen_prim_width__parameterized2
   (D,
    DOBDO,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    ram_full_i_reg,
    tmp_ram_regout_en,
    sig_stream_rst,
    \gc1.count_d2_reg[6] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI);
  output [31:0]D;
  output [0:0]DOBDO;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input ram_full_i_reg;
  input tmp_ram_regout_en;
  input sig_stream_rst;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [1:0]DIBDI;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire [6:0]Q;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire m_axi_s2mm_aclk;
  wire ram_full_i_reg;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_stream_rst;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  system_axi_datamover_0_0_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .sig_stream_rst(sig_stream_rst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_axi_datamover_0_0_blk_mem_gen_prim_wrapper
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    s_axis_s2mm_cmd_tdata,
    sig_push_input_reg11_out,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_push_input_reg11_out;
  input [0:0]in;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ;
  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire sig_calc_error_reg_i_2__0_n_0;
  wire sig_calc_error_reg_i_3__0_n_0;
  wire sig_calc_error_reg_i_4__0_n_0;
  wire sig_calc_error_reg_i_5__0_n_0;
  wire sig_calc_error_reg_reg;
  wire [31:16]sig_cmd2mstr_command;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire tmp_ram_rd_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,\gic0.gc1.count_d3_reg[3] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_s2mm_aclk),
        .CLKBWRCLK(m_axis_s2mm_cmdsts_awclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({s_axis_s2mm_cmd_tdata[33:26],s_axis_s2mm_cmd_tdata[24:9],s_axis_s2mm_cmd_tdata[7:0]}),
        .DIBDI({s_axis_s2mm_cmd_tdata[67:60],s_axis_s2mm_cmd_tdata[58:43],s_axis_s2mm_cmd_tdata[41:34]}),
        .DIPADIP({1'b0,s_axis_s2mm_cmd_tdata[25],1'b0,s_axis_s2mm_cmd_tdata[8]}),
        .DIPBDIP({1'b0,s_axis_s2mm_cmd_tdata[59],1'b0,s_axis_s2mm_cmd_tdata[42]}),
        .DOADO({\sig_input_tag_reg_reg[3] [19:18],sig_cmd2mstr_command[31],\sig_input_tag_reg_reg[3] [17],sig_cmd2mstr_command[29:26],sig_cmd2mstr_command[24],\sig_input_tag_reg_reg[3] [16],sig_cmd2mstr_command[22:16],\sig_input_tag_reg_reg[3] [15:9],\sig_input_tag_reg_reg[3] [7:0]}),
        .DOBDO({\sig_input_tag_reg_reg[3] [53:46],\sig_input_tag_reg_reg[3] [44:29],\sig_input_tag_reg_reg[3] [27:20]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ,sig_cmd2mstr_command[25],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ,\sig_input_tag_reg_reg[3] [8]}),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ,\sig_input_tag_reg_reg[3] [45],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ,\sig_input_tag_reg_reg[3] [28]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(WEBWE),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    sig_calc_error_reg_i_1__0
       (.I0(sig_calc_error_reg_i_2__0_n_0),
        .I1(sig_calc_error_reg_i_3__0_n_0),
        .I2(sig_calc_error_reg_i_4__0_n_0),
        .I3(sig_calc_error_reg_i_5__0_n_0),
        .I4(sig_push_input_reg11_out),
        .I5(in),
        .O(sig_calc_error_reg_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_2__0
       (.I0(\sig_input_tag_reg_reg[3] [10]),
        .I1(\sig_input_tag_reg_reg[3] [11]),
        .I2(\sig_input_tag_reg_reg[3] [8]),
        .I3(\sig_input_tag_reg_reg[3] [9]),
        .O(sig_calc_error_reg_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_3__0
       (.I0(\sig_input_tag_reg_reg[3] [15]),
        .I1(\sig_input_tag_reg_reg[3] [14]),
        .I2(\sig_input_tag_reg_reg[3] [12]),
        .I3(\sig_input_tag_reg_reg[3] [13]),
        .O(sig_calc_error_reg_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_4__0
       (.I0(\sig_input_tag_reg_reg[3] [2]),
        .I1(\sig_input_tag_reg_reg[3] [3]),
        .I2(\sig_input_tag_reg_reg[3] [0]),
        .I3(\sig_input_tag_reg_reg[3] [1]),
        .O(sig_calc_error_reg_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_5__0
       (.I0(\sig_input_tag_reg_reg[3] [6]),
        .I1(\sig_input_tag_reg_reg[3] [7]),
        .I2(\sig_input_tag_reg_reg[3] [4]),
        .I3(\sig_input_tag_reg_reg[3] [5]),
        .O(sig_calc_error_reg_i_5__0_n_0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_axi_datamover_0_0_blk_mem_gen_prim_wrapper_114
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc1.count_d2_reg[3] ,
    \gic0.gc1.count_d3_reg[3] ,
    s_axis_mm2s_cmd_tdata,
    hold_ff_q_reg,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [3:0]\gc1.count_d2_reg[3] ;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input hold_ff_q_reg;
  input [0:0]in;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ;
  wire [0:0]E;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire sig_calc_error_reg_i_2_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_calc_error_reg_i_5_n_0;
  wire sig_calc_error_reg_reg;
  wire [31:16]sig_cmd2mstr_command;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire tmp_ram_rd_en;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,\gc1.count_d2_reg[3] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,\gic0.gc1.count_d3_reg[3] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(m_axis_mm2s_cmdsts_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({s_axis_mm2s_cmd_tdata[33:26],s_axis_mm2s_cmd_tdata[24:9],s_axis_mm2s_cmd_tdata[7:0]}),
        .DIBDI({s_axis_mm2s_cmd_tdata[67:60],s_axis_mm2s_cmd_tdata[58:43],s_axis_mm2s_cmd_tdata[41:34]}),
        .DIPADIP({1'b0,s_axis_mm2s_cmd_tdata[25],1'b0,s_axis_mm2s_cmd_tdata[8]}),
        .DIPBDIP({1'b0,s_axis_mm2s_cmd_tdata[59],1'b0,s_axis_mm2s_cmd_tdata[42]}),
        .DOADO({\sig_input_tag_reg_reg[3] [19:18],sig_cmd2mstr_command[31],\sig_input_tag_reg_reg[3] [17],sig_cmd2mstr_command[29:26],sig_cmd2mstr_command[24],\sig_input_tag_reg_reg[3] [16],sig_cmd2mstr_command[22:16],\sig_input_tag_reg_reg[3] [15:9],\sig_input_tag_reg_reg[3] [7:0]}),
        .DOBDO({\sig_input_tag_reg_reg[3] [53:46],\sig_input_tag_reg_reg[3] [44:29],\sig_input_tag_reg_reg[3] [27:20]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ,sig_cmd2mstr_command[25],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ,\sig_input_tag_reg_reg[3] [8]}),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ,\sig_input_tag_reg_reg[3] [45],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ,\sig_input_tag_reg_reg[3] [28]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({E,E,E,E,E,E,E,E}));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    sig_calc_error_reg_i_1
       (.I0(sig_calc_error_reg_i_2_n_0),
        .I1(sig_calc_error_reg_i_3_n_0),
        .I2(sig_calc_error_reg_i_4_n_0),
        .I3(sig_calc_error_reg_i_5_n_0),
        .I4(hold_ff_q_reg),
        .I5(in),
        .O(sig_calc_error_reg_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_2
       (.I0(\sig_input_tag_reg_reg[3] [13]),
        .I1(\sig_input_tag_reg_reg[3] [12]),
        .I2(\sig_input_tag_reg_reg[3] [15]),
        .I3(\sig_input_tag_reg_reg[3] [14]),
        .O(sig_calc_error_reg_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_calc_error_reg_i_3
       (.I0(\sig_input_tag_reg_reg[3] [10]),
        .I1(\sig_input_tag_reg_reg[3] [9]),
        .I2(\sig_input_tag_reg_reg[3] [11]),
        .I3(\sig_input_tag_reg_reg[3] [8]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_4
       (.I0(\sig_input_tag_reg_reg[3] [6]),
        .I1(\sig_input_tag_reg_reg[3] [5]),
        .I2(\sig_input_tag_reg_reg[3] [7]),
        .I3(\sig_input_tag_reg_reg[3] [4]),
        .O(sig_calc_error_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_5
       (.I0(\sig_input_tag_reg_reg[3] [1]),
        .I1(\sig_input_tag_reg_reg[3] [0]),
        .I2(\sig_input_tag_reg_reg[3] [3]),
        .I3(\sig_input_tag_reg_reg[3] [2]),
        .O(sig_calc_error_reg_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_axi_datamover_0_0_blk_mem_gen_prim_wrapper__parameterized0
   (m_axis_s2mm_sts_tdata,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    sig_wsc2stat_status);
  output [7:0]m_axis_s2mm_sts_tdata;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_wsc2stat_status;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire out;
  wire [7:0]sig_wsc2stat_status;
  wire tmp_ram_rd_en;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,\gic0.gc1.count_d3_reg[3] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(m_axis_s2mm_cmdsts_awclk),
        .CLKBWRCLK(m_axi_s2mm_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sig_wsc2stat_status[3:2],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sig_wsc2stat_status[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sig_wsc2stat_status[7:6],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sig_wsc2stat_status[5:4]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5 ,m_axis_s2mm_sts_tdata[3:2],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13 ,m_axis_s2mm_sts_tdata[1:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21 ,m_axis_s2mm_sts_tdata[7:6],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29 ,m_axis_s2mm_sts_tdata[5:4]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(WEBWE),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_axi_datamover_0_0_blk_mem_gen_prim_wrapper__parameterized0_164
   (m_axis_mm2s_sts_tdata,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc1.count_d2_reg[3] ,
    \gic0.gc1.count_d3_reg[3] ,
    sig_rsc2stat_status);
  output [7:0]m_axis_mm2s_sts_tdata;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [3:0]\gc1.count_d2_reg[3] ;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_rsc2stat_status;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ;
  wire [0:0]E;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire out;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,\gc1.count_d2_reg[3] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,\gic0.gc1.count_d3_reg[3] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(m_axis_mm2s_cmdsts_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sig_rsc2stat_status[3:2],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sig_rsc2stat_status[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sig_rsc2stat_status[7:6],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sig_rsc2stat_status[5:4]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5 ,m_axis_mm2s_sts_tdata[3:2],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13 ,m_axis_mm2s_sts_tdata[1:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21 ,m_axis_mm2s_sts_tdata[7:6],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29 ,m_axis_mm2s_sts_tdata[5:4]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(out),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_axi_datamover_0_0_blk_mem_gen_prim_wrapper__parameterized1
   (p_2_out,
    DOBDO,
    lsig_ld_cmd,
    m_axi_mm2s_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    m_axi_mm2s_rdata,
    DIBDI,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    hold_ff_q,
    \gpregsm1.user_valid_reg ,
    lsig_cmd_loaded);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output lsig_ld_cmd;
  input m_axi_mm2s_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [6:0]Q;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;
  input lsig_cmd_loaded;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_57 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 ;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [31:0]p_2_out;
  wire sig_s_ready_out_reg;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,\gcc0.gc0.count_d1_reg[6] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_mm2s_aclk),
        .CLKBWRCLK(m_axi_mm2s_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,m_axi_mm2s_rdata[19:15],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[14:10],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[9:5],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[4:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI[5:3],1'b0,1'b0,1'b0,DIBDI[2:0],m_axi_mm2s_rdata[31:30],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[29:25],1'b0,1'b0,1'b0,m_axi_mm2s_rdata[24:20]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23 ,p_2_out[19:15],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31 ,p_2_out[14:10],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39 ,p_2_out[9:5],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47 ,p_2_out[4:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_57 ,DOBDO[5:3],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63 ,DOBDO[2:0],p_2_out[31:30],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ,p_2_out[29:25],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79 ,p_2_out[24:20]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .ENBWREN(E),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(\gpregsm1.curr_fwft_state_reg[1] ),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(SR),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({E,E,E,E,E,E,E,E}));
  LUT6 #(
    .INIT(64'h4040400055555555)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[2] ),
        .I1(DOBDO[5]),
        .I2(sig_s_ready_out_reg),
        .I3(hold_ff_q),
        .I4(\gpregsm1.user_valid_reg ),
        .I5(lsig_cmd_loaded),
        .O(lsig_ld_cmd));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module system_axi_datamover_0_0_blk_mem_gen_prim_wrapper__parameterized2
   (D,
    DOBDO,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    ram_full_i_reg,
    tmp_ram_regout_en,
    sig_stream_rst,
    \gc1.count_d2_reg[6] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI);
  output [31:0]D;
  output [0:0]DOBDO;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input ram_full_i_reg;
  input tmp_ram_regout_en;
  input sig_stream_rst;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [1:0]DIBDI;

  wire [31:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire [6:0]Q;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire m_axi_s2mm_aclk;
  wire ram_full_i_reg;
  wire [32:32]sig_data_fifo_data_out;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_stream_rst;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,\gc1.count_d2_reg[6] ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,Q,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(m_axi_s2mm_aclk),
        .CLKBWRCLK(m_axi_s2mm_aclk),
        .DIADI({\sig_data_reg_out_reg[31] [16:9],\sig_data_reg_out_reg[31] [7:0]}),
        .DIBDI({DIBDI,\sig_data_reg_out_reg[31] [31:26],\sig_data_reg_out_reg[31] [24:17]}),
        .DIPADIP({1'b0,\sig_data_reg_out_reg[31] [8]}),
        .DIPBDIP({1'b0,\sig_data_reg_out_reg[31] [25]}),
        .DOADO({D[16:9],D[7:0]}),
        .DOBDO({DOBDO,sig_data_fifo_data_out,D[31:26],D[24:17]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,D[8]}),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,D[25]}),
        .ENARDEN(tmp_ram_rd_en),
        .ENBWREN(ram_full_i_reg),
        .REGCEAREGCE(tmp_ram_regout_en),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(sig_stream_rst),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ram_full_i_reg,ram_full_i_reg,ram_full_i_reg,ram_full_i_reg}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module system_axi_datamover_0_0_blk_mem_gen_top
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    s_axis_s2mm_cmd_tdata,
    sig_push_input_reg11_out,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_push_input_reg11_out;
  input [0:0]in;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire sig_calc_error_reg_reg;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(out),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module system_axi_datamover_0_0_blk_mem_gen_top_111
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc1.count_d2_reg[3] ,
    \gic0.gc1.count_d3_reg[3] ,
    s_axis_mm2s_cmd_tdata,
    hold_ff_q_reg,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [3:0]\gc1.count_d2_reg[3] ;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input hold_ff_q_reg;
  input [0:0]in;

  wire [0:0]E;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire sig_calc_error_reg_reg;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_generic_cstr_112 \valid.cstr 
       (.E(E),
        .\gc1.count_d2_reg[3] (\gc1.count_d2_reg[3] ),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(out),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module system_axi_datamover_0_0_blk_mem_gen_top__parameterized0
   (m_axis_s2mm_sts_tdata,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    sig_wsc2stat_status);
  output [7:0]m_axis_s2mm_sts_tdata;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_wsc2stat_status;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire out;
  wire [7:0]sig_wsc2stat_status;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .out(out),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module system_axi_datamover_0_0_blk_mem_gen_top__parameterized0_161
   (m_axis_mm2s_sts_tdata,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc1.count_d2_reg[3] ,
    \gic0.gc1.count_d3_reg[3] ,
    sig_rsc2stat_status);
  output [7:0]m_axis_mm2s_sts_tdata;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [3:0]\gc1.count_d2_reg[3] ;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_rsc2stat_status;

  wire [0:0]E;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire out;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_generic_cstr__parameterized0_162 \valid.cstr 
       (.E(E),
        .\gc1.count_d2_reg[3] (\gc1.count_d2_reg[3] ),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .out(out),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module system_axi_datamover_0_0_blk_mem_gen_top__parameterized1
   (p_2_out,
    DOBDO,
    lsig_ld_cmd,
    m_axi_mm2s_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    m_axi_mm2s_rdata,
    DIBDI,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    hold_ff_q,
    \gpregsm1.user_valid_reg ,
    lsig_cmd_loaded);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output lsig_ld_cmd;
  input m_axi_mm2s_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [6:0]Q;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;
  input lsig_cmd_loaded;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [31:0]p_2_out;
  wire sig_s_ready_out_reg;

  system_axi_datamover_0_0_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out(p_2_out),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module system_axi_datamover_0_0_blk_mem_gen_top__parameterized2
   (D,
    DOBDO,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    ram_full_i_reg,
    tmp_ram_regout_en,
    sig_stream_rst,
    \gc1.count_d2_reg[6] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI);
  output [31:0]D;
  output [0:0]DOBDO;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input ram_full_i_reg;
  input tmp_ram_regout_en;
  input sig_stream_rst;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [1:0]DIBDI;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire [6:0]Q;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire m_axi_s2mm_aclk;
  wire ram_full_i_reg;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_stream_rst;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  system_axi_datamover_0_0_blk_mem_gen_generic_cstr__parameterized2 \valid.cstr 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .sig_stream_rst(sig_stream_rst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module system_axi_datamover_0_0_blk_mem_gen_v8_3_5
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    s_axis_s2mm_cmd_tdata,
    sig_push_input_reg11_out,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_push_input_reg11_out;
  input [0:0]in;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire sig_calc_error_reg_reg;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(out),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module system_axi_datamover_0_0_blk_mem_gen_v8_3_5_109
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc1.count_d2_reg[3] ,
    \gic0.gc1.count_d3_reg[3] ,
    s_axis_mm2s_cmd_tdata,
    hold_ff_q_reg,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [3:0]\gc1.count_d2_reg[3] ;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input hold_ff_q_reg;
  input [0:0]in;

  wire [0:0]E;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire sig_calc_error_reg_reg;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_v8_3_5_synth_110 inst_blk_mem_gen
       (.E(E),
        .\gc1.count_d2_reg[3] (\gc1.count_d2_reg[3] ),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(out),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module system_axi_datamover_0_0_blk_mem_gen_v8_3_5__parameterized1
   (m_axis_s2mm_sts_tdata,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    sig_wsc2stat_status);
  output [7:0]m_axis_s2mm_sts_tdata;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_wsc2stat_status;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire out;
  wire [7:0]sig_wsc2stat_status;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_v8_3_5_synth__parameterized0 inst_blk_mem_gen
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .out(out),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module system_axi_datamover_0_0_blk_mem_gen_v8_3_5__parameterized1_159
   (m_axis_mm2s_sts_tdata,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc1.count_d2_reg[3] ,
    \gic0.gc1.count_d3_reg[3] ,
    sig_rsc2stat_status);
  output [7:0]m_axis_mm2s_sts_tdata;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [3:0]\gc1.count_d2_reg[3] ;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_rsc2stat_status;

  wire [0:0]E;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire out;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_v8_3_5_synth__parameterized0_160 inst_blk_mem_gen
       (.E(E),
        .\gc1.count_d2_reg[3] (\gc1.count_d2_reg[3] ),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .out(out),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module system_axi_datamover_0_0_blk_mem_gen_v8_3_5__parameterized3
   (p_2_out,
    DOBDO,
    lsig_ld_cmd,
    m_axi_mm2s_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    m_axi_mm2s_rdata,
    DIBDI,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    hold_ff_q,
    \gpregsm1.user_valid_reg ,
    lsig_cmd_loaded);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output lsig_ld_cmd;
  input m_axi_mm2s_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [6:0]Q;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;
  input lsig_cmd_loaded;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [31:0]p_2_out;
  wire sig_s_ready_out_reg;

  system_axi_datamover_0_0_blk_mem_gen_v8_3_5_synth__parameterized1 inst_blk_mem_gen
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out(p_2_out),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module system_axi_datamover_0_0_blk_mem_gen_v8_3_5__parameterized5
   (D,
    DOBDO,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    ram_full_i_reg,
    tmp_ram_regout_en,
    sig_stream_rst,
    \gc1.count_d2_reg[6] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI);
  output [31:0]D;
  output [0:0]DOBDO;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input ram_full_i_reg;
  input tmp_ram_regout_en;
  input sig_stream_rst;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [1:0]DIBDI;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire [6:0]Q;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire m_axi_s2mm_aclk;
  wire ram_full_i_reg;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_stream_rst;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  system_axi_datamover_0_0_blk_mem_gen_v8_3_5_synth__parameterized2 inst_blk_mem_gen
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .sig_stream_rst(sig_stream_rst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module system_axi_datamover_0_0_blk_mem_gen_v8_3_5_synth
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    s_axis_s2mm_cmd_tdata,
    sig_push_input_reg11_out,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_push_input_reg11_out;
  input [0:0]in;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire sig_calc_error_reg_reg;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(out),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module system_axi_datamover_0_0_blk_mem_gen_v8_3_5_synth_110
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc1.count_d2_reg[3] ,
    \gic0.gc1.count_d3_reg[3] ,
    s_axis_mm2s_cmd_tdata,
    hold_ff_q_reg,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [3:0]\gc1.count_d2_reg[3] ;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input hold_ff_q_reg;
  input [0:0]in;

  wire [0:0]E;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire sig_calc_error_reg_reg;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_top_111 \gnbram.gnativebmg.native_blk_mem_gen 
       (.E(E),
        .\gc1.count_d2_reg[3] (\gc1.count_d2_reg[3] ),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(out),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module system_axi_datamover_0_0_blk_mem_gen_v8_3_5_synth__parameterized0
   (m_axis_s2mm_sts_tdata,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    sig_wsc2stat_status);
  output [7:0]m_axis_s2mm_sts_tdata;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_wsc2stat_status;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire out;
  wire [7:0]sig_wsc2stat_status;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .out(out),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module system_axi_datamover_0_0_blk_mem_gen_v8_3_5_synth__parameterized0_160
   (m_axis_mm2s_sts_tdata,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc1.count_d2_reg[3] ,
    \gic0.gc1.count_d3_reg[3] ,
    sig_rsc2stat_status);
  output [7:0]m_axis_mm2s_sts_tdata;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [3:0]\gc1.count_d2_reg[3] ;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_rsc2stat_status;

  wire [0:0]E;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire out;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_top__parameterized0_161 \gnbram.gnativebmg.native_blk_mem_gen 
       (.E(E),
        .\gc1.count_d2_reg[3] (\gc1.count_d2_reg[3] ),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .out(out),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module system_axi_datamover_0_0_blk_mem_gen_v8_3_5_synth__parameterized1
   (p_2_out,
    DOBDO,
    lsig_ld_cmd,
    m_axi_mm2s_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    m_axi_mm2s_rdata,
    DIBDI,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    hold_ff_q,
    \gpregsm1.user_valid_reg ,
    lsig_cmd_loaded);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output lsig_ld_cmd;
  input m_axi_mm2s_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [6:0]Q;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;
  input lsig_cmd_loaded;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [31:0]p_2_out;
  wire sig_s_ready_out_reg;

  system_axi_datamover_0_0_blk_mem_gen_top__parameterized1 \gnbram.gnativebmg.native_blk_mem_gen 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out(p_2_out),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module system_axi_datamover_0_0_blk_mem_gen_v8_3_5_synth__parameterized2
   (D,
    DOBDO,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    ram_full_i_reg,
    tmp_ram_regout_en,
    sig_stream_rst,
    \gc1.count_d2_reg[6] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI);
  output [31:0]D;
  output [0:0]DOBDO;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input ram_full_i_reg;
  input tmp_ram_regout_en;
  input sig_stream_rst;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [1:0]DIBDI;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire [6:0]Q;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire m_axi_s2mm_aclk;
  wire ram_full_i_reg;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_stream_rst;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  system_axi_datamover_0_0_blk_mem_gen_top__parameterized2 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .sig_stream_rst(sig_stream_rst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module system_axi_datamover_0_0_clk_x_pntrs
   (out,
    ram_empty_i0,
    ram_full_fb_i_reg,
    D,
    Q,
    \gc1.count_d1_reg[3] ,
    E,
    \gic0.gc1.count_d3_reg[3] ,
    m_axis_s2mm_cmdsts_awclk,
    SR,
    m_axi_s2mm_aclk,
    \Q_reg_reg[0] ,
    \gc1.count_d2_reg[2] );
  output [3:0]out;
  output ram_empty_i0;
  output [3:0]ram_full_fb_i_reg;
  input [0:0]D;
  input [3:0]Q;
  input [3:0]\gc1.count_d1_reg[3] ;
  input [0:0]E;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input \Q_reg_reg[0] ;
  input [2:0]\gc1.count_d2_reg[2] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire [0:0]SR;
  wire \_inferred__2/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire [2:0]bin2gray;
  wire [3:0]\gc1.count_d1_reg[3] ;
  wire [2:0]\gc1.count_d2_reg[2] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ;
  wire [1:1]gray2bin;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [3:0]out;
  wire p_0_out;
  wire [3:0]p_24_out;
  wire [3:0]p_3_out;
  wire [3:0]p_4_out;
  wire [3:0]p_6_out;
  wire ram_empty_i0;
  wire ram_empty_i_i_2__1_n_0;
  wire ram_empty_i_i_3__1_n_0;
  wire ram_empty_i_i_4__1_n_0;
  wire [3:0]ram_full_fb_i_reg;
  wire [3:0]rd_pntr_gc;
  wire [3:0]wr_pntr_gc;

  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[3]),
        .O(gray2bin));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__2/i_ 
       (.I0(p_6_out[1]),
        .I1(p_6_out[0]),
        .I2(p_6_out[3]),
        .I3(p_6_out[2]),
        .O(\_inferred__2/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__3/i_ 
       (.I0(p_6_out[2]),
        .I1(p_6_out[1]),
        .I2(p_6_out[3]),
        .O(\_inferred__3/i__n_0 ));
  system_axi_datamover_0_0_synchronizer_ff__parameterized0 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk));
  system_axi_datamover_0_0_synchronizer_ff__parameterized1 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.D(p_4_out),
        .Q(rd_pntr_gc),
        .SR(SR),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk));
  system_axi_datamover_0_0_synchronizer_ff__parameterized2 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_0_out),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .\Q_reg_reg[3]_0 (p_3_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out));
  system_axi_datamover_0_0_synchronizer_ff__parameterized3 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .\Q_reg_reg[3]_0 (p_4_out),
        .SR(SR),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(p_6_out));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\_inferred__2/i__n_0 ),
        .Q(ram_full_fb_i_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\_inferred__3/i__n_0 ),
        .Q(ram_full_fb_i_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_fb_i_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(SR),
        .D(p_6_out[3]),
        .Q(ram_full_fb_i_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gc1.count_d2_reg[2] [0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gc1.count_d2_reg[2] [1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gc1.count_d2_reg[2] [2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(Q[3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(D),
        .Q(p_24_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(gray2bin),
        .Q(p_24_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(p_0_out),
        .Q(p_24_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(out[3]),
        .Q(p_24_out[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [0]),
        .I1(\gic0.gc1.count_d3_reg[3] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [1]),
        .I1(\gic0.gc1.count_d3_reg[3] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [2]),
        .I1(\gic0.gc1.count_d3_reg[3] [3]),
        .O(bin2gray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\gic0.gc1.count_d3_reg[3] [3]),
        .Q(wr_pntr_gc[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF41000041)) 
    ram_empty_i_i_1__1
       (.I0(ram_empty_i_i_2__1_n_0),
        .I1(p_24_out[2]),
        .I2(Q[2]),
        .I3(p_24_out[3]),
        .I4(Q[3]),
        .I5(ram_empty_i_i_3__1_n_0),
        .O(ram_empty_i0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_2__1
       (.I0(p_24_out[1]),
        .I1(Q[1]),
        .I2(p_24_out[0]),
        .I3(Q[0]),
        .O(ram_empty_i_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h4100004100000000)) 
    ram_empty_i_i_3__1
       (.I0(ram_empty_i_i_4__1_n_0),
        .I1(p_24_out[2]),
        .I2(\gc1.count_d1_reg[3] [2]),
        .I3(p_24_out[3]),
        .I4(\gc1.count_d1_reg[3] [3]),
        .I5(E),
        .O(ram_empty_i_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_4__1
       (.I0(p_24_out[1]),
        .I1(\gc1.count_d1_reg[3] [1]),
        .I2(p_24_out[0]),
        .I3(\gc1.count_d1_reg[3] [0]),
        .O(ram_empty_i_i_4__1_n_0));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module system_axi_datamover_0_0_clk_x_pntrs_130
   (out,
    ram_empty_i0,
    Q,
    ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    \gc1.count_d2_reg[3] ,
    \gc1.count_d1_reg[0] ,
    \gic0.gc1.count_d2_reg[3] ,
    \gic0.gc1.count_d3_reg[3] ,
    m_axi_mm2s_aclk,
    SR,
    m_axis_mm2s_cmdsts_aclk,
    \Q_reg_reg[0] ,
    D,
    \Q_reg_reg[1] );
  output [3:0]out;
  output ram_empty_i0;
  output [3:0]Q;
  output ram_full_fb_i_reg;
  output [3:0]ram_full_fb_i_reg_0;
  input [3:0]\gc1.count_d2_reg[3] ;
  input \gc1.count_d1_reg[0] ;
  input [3:0]\gic0.gc1.count_d2_reg[3] ;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input m_axis_mm2s_cmdsts_aclk;
  input \Q_reg_reg[0] ;
  input [2:0]D;
  input [0:0]\Q_reg_reg[1] ;

  wire [2:0]D;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire [0:0]\Q_reg_reg[1] ;
  wire [0:0]SR;
  wire \_inferred__0/i__n_0 ;
  wire \_inferred__2/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire [2:0]bin2gray;
  wire \gc1.count_d1_reg[0] ;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire \gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [3:0]out;
  wire [3:0]p_3_out;
  wire [3:0]p_4_out;
  wire [3:0]p_6_out;
  wire ram_empty_i0;
  wire ram_empty_i_i_2__0_n_0;
  wire ram_full_fb_i_reg;
  wire [3:0]ram_full_fb_i_reg_0;
  wire ram_full_i_i_4__0_n_0;

  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[3]),
        .O(\_inferred__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__2/i_ 
       (.I0(p_6_out[1]),
        .I1(p_6_out[0]),
        .I2(p_6_out[3]),
        .I3(p_6_out[2]),
        .O(\_inferred__2/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__3/i_ 
       (.I0(p_6_out[2]),
        .I1(p_6_out[1]),
        .I2(p_6_out[3]),
        .O(\_inferred__3/i__n_0 ));
  system_axi_datamover_0_0_synchronizer_ff__parameterized0_170 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q({\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] }),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk));
  system_axi_datamover_0_0_synchronizer_ff__parameterized1_171 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.D(p_4_out),
        .Q({\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] }),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
  system_axi_datamover_0_0_synchronizer_ff__parameterized2_172 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .\Q_reg_reg[3]_0 (p_3_out),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(out));
  system_axi_datamover_0_0_synchronizer_ff__parameterized3_173 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .\Q_reg_reg[3]_0 (p_4_out),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_6_out));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\_inferred__2/i__n_0 ),
        .Q(ram_full_fb_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\_inferred__3/i__n_0 ),
        .Q(ram_full_fb_i_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_fb_i_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(p_6_out[3]),
        .Q(ram_full_fb_i_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(D[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(D[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(D[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gc1.count_d2_reg[3] [3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\Q_reg_reg[1] ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\_inferred__0/i__n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(out[3]),
        .Q(Q[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [0]),
        .I1(\gic0.gc1.count_d3_reg[3] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [1]),
        .I1(\gic0.gc1.count_d3_reg[3] [2]),
        .O(bin2gray[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [2]),
        .I1(\gic0.gc1.count_d3_reg[3] [3]),
        .O(bin2gray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\gic0.gc1.count_d3_reg[3] [3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF41000041)) 
    ram_empty_i_i_1__0
       (.I0(ram_empty_i_i_2__0_n_0),
        .I1(Q[2]),
        .I2(\gc1.count_d2_reg[3] [2]),
        .I3(Q[3]),
        .I4(\gc1.count_d2_reg[3] [3]),
        .I5(\gc1.count_d1_reg[0] ),
        .O(ram_empty_i0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_2__0
       (.I0(Q[1]),
        .I1(\gc1.count_d2_reg[3] [1]),
        .I2(Q[0]),
        .I3(\gc1.count_d2_reg[3] [0]),
        .O(ram_empty_i_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_2__0
       (.I0(\gic0.gc1.count_d2_reg[3] [3]),
        .I1(ram_full_fb_i_reg_0[3]),
        .I2(\gic0.gc1.count_d2_reg[3] [2]),
        .I3(ram_full_fb_i_reg_0[2]),
        .I4(ram_full_i_i_4__0_n_0),
        .O(ram_full_fb_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_4__0
       (.I0(ram_full_fb_i_reg_0[0]),
        .I1(\gic0.gc1.count_d2_reg[3] [0]),
        .I2(ram_full_fb_i_reg_0[1]),
        .I3(\gic0.gc1.count_d2_reg[3] [1]),
        .O(ram_full_i_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module system_axi_datamover_0_0_clk_x_pntrs_25
   (out,
    ram_empty_i0,
    ram_full_fb_i_reg,
    Q,
    \gc1.count_d1_reg[3] ,
    E,
    \gic0.gc1.count_d3_reg[3] ,
    m_axi_s2mm_aclk,
    SR,
    m_axis_s2mm_cmdsts_awclk,
    \Q_reg_reg[0] ,
    D,
    \Q_reg_reg[1] );
  output [3:0]out;
  output ram_empty_i0;
  output [3:0]ram_full_fb_i_reg;
  input [3:0]Q;
  input [3:0]\gc1.count_d1_reg[3] ;
  input [0:0]E;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input m_axis_s2mm_cmdsts_awclk;
  input \Q_reg_reg[0] ;
  input [2:0]D;
  input [0:0]\Q_reg_reg[1] ;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire [0:0]\Q_reg_reg[1] ;
  wire [0:0]SR;
  wire \_inferred__0/i__n_0 ;
  wire \_inferred__2/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire [2:0]bin2gray;
  wire [3:0]\gc1.count_d1_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire \gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [3:0]out;
  wire [3:0]p_24_out;
  wire [3:0]p_3_out;
  wire [3:0]p_4_out;
  wire [3:0]p_6_out;
  wire ram_empty_i0;
  wire ram_empty_i_i_2__2_n_0;
  wire ram_empty_i_i_3__2_n_0;
  wire ram_empty_i_i_4__2_n_0;
  wire [3:0]ram_full_fb_i_reg;

  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[3]),
        .O(\_inferred__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__2/i_ 
       (.I0(p_6_out[1]),
        .I1(p_6_out[0]),
        .I2(p_6_out[3]),
        .I3(p_6_out[2]),
        .O(\_inferred__2/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__3/i_ 
       (.I0(p_6_out[2]),
        .I1(p_6_out[1]),
        .I2(p_6_out[3]),
        .O(\_inferred__3/i__n_0 ));
  system_axi_datamover_0_0_synchronizer_ff__parameterized0_58 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q({\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] }),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk));
  system_axi_datamover_0_0_synchronizer_ff__parameterized1_59 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.D(p_4_out),
        .Q({\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] }),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk));
  system_axi_datamover_0_0_synchronizer_ff__parameterized2_60 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .\Q_reg_reg[3]_0 (p_3_out),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(out));
  system_axi_datamover_0_0_synchronizer_ff__parameterized3_61 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .\Q_reg_reg[3]_0 (p_4_out),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_6_out));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\_inferred__2/i__n_0 ),
        .Q(ram_full_fb_i_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\_inferred__3/i__n_0 ),
        .Q(ram_full_fb_i_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_fb_i_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(p_6_out[3]),
        .Q(ram_full_fb_i_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(D[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(D[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(D[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(Q[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\Q_reg_reg[1] ),
        .Q(p_24_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\_inferred__0/i__n_0 ),
        .Q(p_24_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ),
        .Q(p_24_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(out[3]),
        .Q(p_24_out[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [0]),
        .I1(\gic0.gc1.count_d3_reg[3] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [1]),
        .I1(\gic0.gc1.count_d3_reg[3] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [2]),
        .I1(\gic0.gc1.count_d3_reg[3] [3]),
        .O(bin2gray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\gic0.gc1.count_d3_reg[3] [3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF41000041)) 
    ram_empty_i_i_1__2
       (.I0(ram_empty_i_i_2__2_n_0),
        .I1(p_24_out[2]),
        .I2(Q[2]),
        .I3(p_24_out[3]),
        .I4(Q[3]),
        .I5(ram_empty_i_i_3__2_n_0),
        .O(ram_empty_i0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_2__2
       (.I0(p_24_out[1]),
        .I1(Q[1]),
        .I2(p_24_out[0]),
        .I3(Q[0]),
        .O(ram_empty_i_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h4100004100000000)) 
    ram_empty_i_i_3__2
       (.I0(ram_empty_i_i_4__2_n_0),
        .I1(p_24_out[2]),
        .I2(\gc1.count_d1_reg[3] [2]),
        .I3(p_24_out[3]),
        .I4(\gc1.count_d1_reg[3] [3]),
        .I5(E),
        .O(ram_empty_i_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_4__2
       (.I0(p_24_out[1]),
        .I1(\gc1.count_d1_reg[3] [1]),
        .I2(p_24_out[0]),
        .I3(\gc1.count_d1_reg[3] [0]),
        .O(ram_empty_i_i_4__2_n_0));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module system_axi_datamover_0_0_clk_x_pntrs_80
   (out,
    ram_empty_i_reg,
    Q,
    ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    D,
    \gc1.count_d2_reg[3] ,
    \gic0.gc1.count_d2_reg[3] ,
    \gic0.gc1.count_d3_reg[3] ,
    m_axis_mm2s_cmdsts_aclk,
    SR,
    m_axi_mm2s_aclk,
    \Q_reg_reg[0] ,
    \gc1.count_d2_reg[2] );
  output [3:0]out;
  output ram_empty_i_reg;
  output [3:0]Q;
  output ram_full_fb_i_reg;
  output [3:0]ram_full_fb_i_reg_0;
  input [0:0]D;
  input [2:0]\gc1.count_d2_reg[3] ;
  input [3:0]\gic0.gc1.count_d2_reg[3] ;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input \Q_reg_reg[0] ;
  input [2:0]\gc1.count_d2_reg[2] ;

  wire [0:0]D;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire [0:0]SR;
  wire \_inferred__2/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire [2:0]bin2gray;
  wire [2:0]\gc1.count_d2_reg[2] ;
  wire [2:0]\gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ;
  wire [1:1]gray2bin;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [3:0]out;
  wire p_0_out;
  wire [3:0]p_3_out;
  wire [3:0]p_4_out;
  wire [3:0]p_6_out;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_reg;
  wire [3:0]ram_full_fb_i_reg_0;
  wire ram_full_i_i_4_n_0;
  wire [3:0]rd_pntr_gc;
  wire [3:0]wr_pntr_gc;

  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[3]),
        .O(gray2bin));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__2/i_ 
       (.I0(p_6_out[1]),
        .I1(p_6_out[0]),
        .I2(p_6_out[3]),
        .I3(p_6_out[2]),
        .O(\_inferred__2/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__3/i_ 
       (.I0(p_6_out[2]),
        .I1(p_6_out[1]),
        .I2(p_6_out[3]),
        .O(\_inferred__3/i__n_0 ));
  system_axi_datamover_0_0_synchronizer_ff__parameterized0_120 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
  system_axi_datamover_0_0_synchronizer_ff__parameterized1_121 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.D(p_4_out),
        .Q(rd_pntr_gc),
        .SR(SR),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk));
  system_axi_datamover_0_0_synchronizer_ff__parameterized2_122 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_0_out),
        .\Q_reg_reg[0]_0 (\Q_reg_reg[0] ),
        .\Q_reg_reg[3]_0 (p_3_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out));
  system_axi_datamover_0_0_synchronizer_ff__parameterized3_123 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .\Q_reg_reg[3]_0 (p_4_out),
        .SR(SR),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(p_6_out));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\_inferred__2/i__n_0 ),
        .Q(ram_full_fb_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\_inferred__3/i__n_0 ),
        .Q(ram_full_fb_i_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_fb_i_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(p_6_out[3]),
        .Q(ram_full_fb_i_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gc1.count_d2_reg[2] [0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gc1.count_d2_reg[2] [1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gc1.count_d2_reg[2] [2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(\gc1.count_d2_reg[3] [2]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(D),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(gray2bin),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(p_0_out),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0] ),
        .D(out[3]),
        .Q(Q[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [0]),
        .I1(\gic0.gc1.count_d3_reg[3] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [1]),
        .I1(\gic0.gc1.count_d3_reg[3] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc1.count_d3_reg[3] [2]),
        .I1(\gic0.gc1.count_d3_reg[3] [3]),
        .O(bin2gray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\gic0.gc1.count_d3_reg[3] [3]),
        .Q(wr_pntr_gc[3]));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_3__0
       (.I0(Q[0]),
        .I1(\gc1.count_d2_reg[3] [0]),
        .I2(Q[1]),
        .I3(\gc1.count_d2_reg[3] [1]),
        .O(ram_empty_i_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_2
       (.I0(\gic0.gc1.count_d2_reg[3] [3]),
        .I1(ram_full_fb_i_reg_0[3]),
        .I2(\gic0.gc1.count_d2_reg[3] [2]),
        .I3(ram_full_fb_i_reg_0[2]),
        .I4(ram_full_i_i_4_n_0),
        .O(ram_full_fb_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_4
       (.I0(ram_full_fb_i_reg_0[0]),
        .I1(\gic0.gc1.count_d2_reg[3] [0]),
        .I2(ram_full_fb_i_reg_0[1]),
        .I3(\gic0.gc1.count_d2_reg[3] [1]),
        .O(ram_full_i_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "dc_ss" *) 
module system_axi_datamover_0_0_dc_ss
   (sig_ok_to_post_rd_addr0,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg,
    E,
    SR,
    ram_full_i_reg,
    m_axi_mm2s_aclk);
  output sig_ok_to_post_rd_addr0;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg;
  input [0:0]E;
  input [0:0]SR;
  input [0:0]ram_full_i_reg;
  input m_axi_mm2s_aclk;

  wire [0:0]E;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [0:0]ram_full_i_reg;
  wire sig_ok_to_post_rd_addr0;
  wire sig_posted_to_axi_2_reg;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  system_axi_datamover_0_0_updn_cntr \gsym_dc.dc 
       (.E(E),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_ok_to_post_rd_addr0(sig_ok_to_post_rd_addr0),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module system_axi_datamover_0_0_fifo_generator_ramfifo
   (\sig_input_tag_reg_reg[3] ,
    \gv.ram_valid_d1_reg ,
    s2mm_dbg_data,
    sig_cmd2mstr_cmd_valid,
    sig_calc_error_reg_reg,
    s_axis_s2mm_cmd_tready,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    sig_fifo_ainit,
    hold_ff_q_reg,
    s2mm_dbg_sel,
    sig_push_input_reg11_out,
    in,
    sig_inhibit_rdy_n,
    s_axis_s2mm_cmd_tvalid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output \gv.ram_valid_d1_reg ;
  output [0:0]s2mm_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  output sig_calc_error_reg_reg;
  output s_axis_s2mm_cmd_tready;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_fifo_ainit;
  input hold_ff_q_reg;
  input [0:0]s2mm_dbg_sel;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input sig_inhibit_rdy_n;
  input s_axis_s2mm_cmd_tvalid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire \gras.rsts/ram_empty_i0 ;
  wire [0:0]gray2bin;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [3:0]p_0_out_0;
  wire p_10_out;
  wire [3:0]p_13_out;
  wire [3:0]p_25_out;
  wire [3:0]p_5_out;
  wire [3:0]rd_pntr_plus1;
  wire [2:2]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire rstblk_n_4;
  wire rstblk_n_5;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_reg;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.D(gray2bin),
        .E(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .Q(p_0_out_0),
        .\Q_reg_reg[0] (rstblk_n_0),
        .SR(rstblk_n_4),
        .\gc1.count_d1_reg[3] (rd_pntr_plus1),
        .\gc1.count_d2_reg[2] ({\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 }),
        .\gic0.gc1.count_d3_reg[3] (p_13_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(p_5_out),
        .ram_empty_i0(\gras.rsts/ram_empty_i0 ),
        .ram_full_fb_i_reg(p_25_out));
  LUT4 #(
    .INIT(16'h6996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_5_out[1]),
        .I1(p_5_out[0]),
        .I2(p_5_out[3]),
        .I3(p_5_out[2]),
        .O(gray2bin));
  system_axi_datamover_0_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.E(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .Q(p_0_out_0),
        .\Q_reg_reg[0] (rstblk_n_0),
        .\gc1.count_d2_reg[3] (rd_pntr_plus1),
        .\gnxpm_cdc.rd_pntr_gc_reg[2] ({\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 }),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(rd_rst_i),
        .ram_empty_i0(\gras.rsts/ram_empty_i0 ),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  system_axi_datamover_0_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .Q(p_13_out),
        .SR(rstblk_n_4),
        .WEBWE(rstblk_n_5),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (p_25_out),
        .\grstd1.grst_full.grst_f.rst_d2_reg (rst_full_ff_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(p_10_out));
  system_axi_datamover_0_0_memory \gntv_or_sync_fifo.mem 
       (.Q(p_0_out_0),
        .WEBWE(rstblk_n_5),
        .\gic0.gc1.count_d3_reg[3] (p_13_out),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(rstblk_n_0),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  system_axi_datamover_0_0_reset_blk_ramfifo rstblk
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (rst_full_gen_i),
        .SR(rstblk_n_4),
        .WEBWE(rstblk_n_5),
        .\gv.ram_valid_d1_reg (rd_rst_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(rstblk_n_0),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_full_i_reg(rst_full_ff_i),
        .ram_full_i_reg_0(p_10_out),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module system_axi_datamover_0_0_fifo_generator_ramfifo_79
   (\sig_input_tag_reg_reg[3] ,
    out,
    \gc1.count_reg[3] ,
    \sig_addr_cntr_lsh_im0_reg[0] ,
    s_axis_mm2s_cmd_tready,
    mm2s_dbg_data,
    \gc1.count_reg[3]_0 ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    sig_fifo_ainit,
    ram_valid_i,
    sig_inhibit_rdy_n,
    s_axis_mm2s_cmd_tvalid,
    mm2s_dbg_sel,
    hold_ff_q,
    E,
    hold_ff_q_reg,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output out;
  output \gc1.count_reg[3] ;
  output \sig_addr_cntr_lsh_im0_reg[0] ;
  output s_axis_mm2s_cmd_tready;
  output [0:0]mm2s_dbg_data;
  output \gc1.count_reg[3]_0 ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input sig_fifo_ainit;
  input ram_valid_i;
  input sig_inhibit_rdy_n;
  input s_axis_mm2s_cmd_tvalid;
  input [0:0]mm2s_dbg_sel;
  input hold_ff_q;
  input [0:0]E;
  input hold_ff_q_reg;
  input [0:0]in;

  wire [0:0]E;
  wire \gc1.count_reg[3] ;
  wire \gc1.count_reg[3]_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_4 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_9 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_11 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire [0:0]gray2bin;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire out;
  wire [3:0]p_0_out_0;
  wire p_10_out;
  wire [3:0]p_13_out;
  wire [3:0]p_14_out;
  wire p_20_out;
  wire [3:0]p_24_out;
  wire [3:0]p_25_out;
  wire [3:0]p_5_out;
  wire ram_valid_i;
  wire [2:2]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire rstblk_n_5;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire \sig_addr_cntr_lsh_im0_reg[0] ;
  wire sig_calc_error_reg_reg;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire tmp_ram_rd_en;
  wire wr_rst_busy_i2_out;

  system_axi_datamover_0_0_clk_x_pntrs_80 \gntv_or_sync_fifo.gcx.clkx 
       (.D(gray2bin),
        .Q(p_24_out),
        .\Q_reg_reg[0] (rstblk_n_0),
        .SR(rstblk_n_5),
        .\gc1.count_d2_reg[2] ({\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .\gc1.count_d2_reg[3] ({p_0_out_0[3],p_0_out_0[1:0]}),
        .\gic0.gc1.count_d2_reg[3] (p_14_out),
        .\gic0.gc1.count_d3_reg[3] (p_13_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(p_5_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_4 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_9 ),
        .ram_full_fb_i_reg_0(p_25_out));
  LUT4 #(
    .INIT(16'h6996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_5_out[1]),
        .I1(p_5_out[0]),
        .I2(p_5_out[3]),
        .I3(p_5_out[2]),
        .O(gray2bin));
  system_axi_datamover_0_0_rd_logic_81 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_0_out_0),
        .E(E),
        .Q(p_24_out),
        .\Q_reg_reg[0] (rstblk_n_0),
        .\gc1.count_reg[3] (\gc1.count_reg[3] ),
        .\gc1.count_reg[3]_0 (\gc1.count_reg[3]_0 ),
        .\gnxpm_cdc.rd_pntr_gc_reg[2] ({\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 ,\gntv_or_sync_fifo.gl0.rd_n_11 }),
        .\gnxpm_cdc.wr_pntr_bin_reg[0] (\gntv_or_sync_fifo.gcx.clkx_n_4 ),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (rd_rst_i),
        .out(out),
        .ram_valid_i(ram_valid_i),
        .\sig_addr_cntr_lsh_im0_reg[0] (\sig_addr_cntr_lsh_im0_reg[0] ));
  system_axi_datamover_0_0_wr_logic_82 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (p_13_out),
        .E(p_20_out),
        .Q(p_14_out),
        .SR(rstblk_n_5),
        .\gic0.gc1.count_d2_reg[3] (\gntv_or_sync_fifo.gcx.clkx_n_9 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (p_25_out),
        .\grstd1.grst_full.grst_f.rst_d2_reg (rst_full_ff_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(p_10_out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
  system_axi_datamover_0_0_memory_83 \gntv_or_sync_fifo.mem 
       (.E(p_20_out),
        .\gc1.count_d2_reg[3] (p_0_out_0),
        .\gic0.gc1.count_d3_reg[3] (p_13_out),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(rstblk_n_0),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  system_axi_datamover_0_0_reset_blk_ramfifo_84 rstblk
       (.E(E),
        .SR(rstblk_n_5),
        .\gic0.gc1.count_reg[3] (rst_full_gen_i),
        .\gv.ram_valid_d1_reg (rd_rst_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(rstblk_n_0),
        .ram_full_i_reg(rst_full_ff_i),
        .ram_full_i_reg_0(p_10_out),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module system_axi_datamover_0_0_fifo_generator_ramfifo__parameterized0
   (m_axis_s2mm_sts_tdata,
    p_5_out,
    s2mm_dbg_data,
    m_axis_s2mm_sts_tvalid,
    hold_ff_q_reg,
    sig_dqual_reg_empty_reg,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    sig_wsc2stat_status,
    sig_fifo_ainit_0,
    sig_stream_rst,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    s2mm_dbg_sel,
    hold_ff_q,
    m_axis_s2mm_sts_tready,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out);
  output [7:0]m_axis_s2mm_sts_tdata;
  output p_5_out;
  output [1:0]s2mm_dbg_data;
  output m_axis_s2mm_sts_tvalid;
  output hold_ff_q_reg;
  output sig_dqual_reg_empty_reg;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input [7:0]sig_wsc2stat_status;
  input sig_fifo_ainit_0;
  input sig_stream_rst;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input [0:0]s2mm_dbg_sel;
  input hold_ff_q;
  input m_axis_s2mm_sts_tready;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire \gntv_or_sync_fifo.gcx.clkx/_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire \gras.rsts/ram_empty_i0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire [3:0]p_0_out;
  wire p_10_out;
  wire [3:0]p_13_out;
  wire [3:0]p_25_out;
  wire p_5_out;
  wire [3:0]p_5_out_0;
  wire [3:0]rd_pntr_plus1;
  wire [2:2]rd_rst_i;
  wire rst_full_ff_i;
  wire rst_full_gen_i;
  wire rstblk_n_0;
  wire rstblk_n_4;
  wire rstblk_n_8;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire scndry_out;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit_0;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_clk_x_pntrs_25 \gntv_or_sync_fifo.gcx.clkx 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_2 ,\gntv_or_sync_fifo.gl0.rd_n_3 ,\gntv_or_sync_fifo.gl0.rd_n_4 }),
        .E(\gntv_or_sync_fifo.gl0.rd_n_10 ),
        .Q(p_0_out),
        .\Q_reg_reg[0] (rstblk_n_0),
        .\Q_reg_reg[1] (\gntv_or_sync_fifo.gcx.clkx/_n_0 ),
        .SR(rstblk_n_4),
        .\gc1.count_d1_reg[3] (rd_pntr_plus1),
        .\gic0.gc1.count_d3_reg[3] (p_13_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(p_5_out_0),
        .ram_empty_i0(\gras.rsts/ram_empty_i0 ),
        .ram_full_fb_i_reg(p_25_out));
  LUT4 #(
    .INIT(16'h6996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_5_out_0[1]),
        .I1(p_5_out_0[0]),
        .I2(p_5_out_0[3]),
        .I3(p_5_out_0[2]),
        .O(\gntv_or_sync_fifo.gcx.clkx/_n_0 ));
  system_axi_datamover_0_0_rd_logic_26 \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_2 ,\gntv_or_sync_fifo.gl0.rd_n_3 ,\gntv_or_sync_fifo.gl0.rd_n_4 }),
        .E(\gntv_or_sync_fifo.gl0.rd_n_10 ),
        .\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .Q(p_0_out),
        .\Q_reg_reg[0] (rstblk_n_0),
        .\gc1.count_d2_reg[3] (rd_pntr_plus1),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .out(rd_rst_i),
        .ram_empty_i0(\gras.rsts/ram_empty_i0 ),
        .scndry_out(scndry_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  system_axi_datamover_0_0_wr_logic_27 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .Q(p_13_out),
        .SR(rstblk_n_4),
        .WEBWE(rstblk_n_8),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (p_25_out),
        .\grstd1.grst_full.grst_f.rst_d2_reg (rst_full_ff_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_full_gen_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_10_out));
  system_axi_datamover_0_0_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.Q(p_0_out),
        .WEBWE(rstblk_n_8),
        .\gic0.gc1.count_d3_reg[3] (p_13_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .out(rstblk_n_0),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  system_axi_datamover_0_0_reset_blk_ramfifo_28 rstblk
       (.\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (rst_full_gen_i),
        .SR(rstblk_n_4),
        .WEBWE(rstblk_n_8),
        .\gv.ram_valid_d1_reg (rd_rst_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(rstblk_n_0),
        .p_5_out(p_5_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_full_i_reg(rst_full_ff_i),
        .ram_full_i_reg_0(p_10_out),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module system_axi_datamover_0_0_fifo_generator_ramfifo__parameterized0_129
   (m_axis_mm2s_sts_tdata,
    \gv.ram_valid_d1_reg ,
    mm2s_dbg_data,
    \sig_next_tag_reg_reg[3] ,
    m_axis_mm2s_sts_tvalid,
    sig_rd_sts_okay_reg_reg,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit,
    mm2s_dbg_sel,
    sig_inhibit_rdy_n,
    sig_rsc2stat_status_valid,
    hold_ff_q_reg,
    m_axis_mm2s_sts_tready,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 );
  output [7:0]m_axis_mm2s_sts_tdata;
  output \gv.ram_valid_d1_reg ;
  output [0:0]mm2s_dbg_data;
  output \sig_next_tag_reg_reg[3] ;
  output m_axis_mm2s_sts_tvalid;
  output [0:0]sig_rd_sts_okay_reg_reg;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit;
  input [0:0]mm2s_dbg_sel;
  input sig_inhibit_rdy_n;
  input sig_rsc2stat_status_valid;
  input hold_ff_q_reg;
  input m_axis_mm2s_sts_tready;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \gntv_or_sync_fifo.gcx.clkx/_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_9 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_1 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_2 ;
  wire \gras.rsts/ram_empty_i0 ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q_reg;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire [3:0]p_0_out;
  wire p_10_out;
  wire [3:0]p_13_out;
  wire [3:0]p_14_out;
  wire p_20_out;
  wire [3:0]p_24_out;
  wire [3:0]p_25_out;
  wire [3:0]p_5_out;
  wire [2:2]rd_rst_i;
  wire rst_full_ff_i;
  wire rstblk_n_0;
  wire rstblk_n_3;
  wire rstblk_n_5;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire \sig_next_tag_reg_reg[3] ;
  wire [0:0]sig_rd_sts_okay_reg_reg;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_clk_x_pntrs_130 \gntv_or_sync_fifo.gcx.clkx 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 }),
        .Q(p_24_out),
        .\Q_reg_reg[0] (rstblk_n_0),
        .\Q_reg_reg[1] (\gntv_or_sync_fifo.gcx.clkx/_n_0 ),
        .SR(rstblk_n_3),
        .\gc1.count_d1_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .\gc1.count_d2_reg[3] (p_0_out),
        .\gic0.gc1.count_d2_reg[3] (p_14_out),
        .\gic0.gc1.count_d3_reg[3] (p_13_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(p_5_out),
        .ram_empty_i0(\gras.rsts/ram_empty_i0 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_9 ),
        .ram_full_fb_i_reg_0(p_25_out));
  LUT4 #(
    .INIT(16'h6996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_5_out[1]),
        .I1(p_5_out[0]),
        .I2(p_5_out[3]),
        .I3(p_5_out[2]),
        .O(\gntv_or_sync_fifo.gcx.clkx/_n_0 ));
  system_axi_datamover_0_0_rd_logic_131 \gntv_or_sync_fifo.gl0.rd 
       (.D({\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .Q(p_24_out),
        .\Q_reg_reg[0] (rstblk_n_0),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .out(rd_rst_i),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .ram_empty_i0(\gras.rsts/ram_empty_i0 ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  system_axi_datamover_0_0_wr_logic_132 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (p_13_out),
        .E(p_20_out),
        .Q(p_14_out),
        .SR(rstblk_n_3),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (p_25_out),
        .\grstd1.grst_full.grst_f.rst_d2_reg (rst_full_ff_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rstblk_n_5),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_10_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_2 ));
  system_axi_datamover_0_0_memory__parameterized0_133 \gntv_or_sync_fifo.mem 
       (.E(p_20_out),
        .\gc1.count_d2_reg[3] (p_0_out),
        .\gic0.gc1.count_d3_reg[3] (p_13_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .out(rstblk_n_0),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  system_axi_datamover_0_0_reset_blk_ramfifo_134 rstblk
       (.E(p_20_out),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .SR(rstblk_n_3),
        .\gic0.gc1.count_d2_reg[3] (\gntv_or_sync_fifo.gcx.clkx_n_9 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .\gv.ram_valid_d1_reg (rd_rst_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .out(rstblk_n_0),
        .ram_full_fb_i_reg(rstblk_n_5),
        .ram_full_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_1 ),
        .ram_full_i_reg(rst_full_ff_i),
        .ram_full_i_reg_0(p_10_out),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3] ),
        .sig_rd_sts_okay_reg_reg(sig_rd_sts_okay_reg_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module system_axi_datamover_0_0_fifo_generator_ramfifo__parameterized1
   (p_2_out,
    DOBDO,
    out,
    ram_full_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \gc1.count_reg[6] ,
    empty_fwft_fb_o_i_reg,
    sig_slast_with_stop,
    lsig_ld_cmd,
    FIFO_Full_reg,
    sig_s_ready_out_reg,
    sig_ok_to_post_rd_addr0,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    hold_ff_q_reg,
    \gc1.count_reg[6]_0 ,
    m_axi_mm2s_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    m_axi_mm2s_rdata,
    DIBDI,
    ram_full_i_reg_0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sig_sstrb_stop_mask,
    hold_ff_q,
    lsig_cmd_loaded,
    sig_s_ready_out_reg_0,
    Q,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg,
    ram_full_i_reg_1);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output [0:0]out;
  output ram_full_i_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output \gc1.count_reg[6] ;
  output empty_fwft_fb_o_i_reg;
  output sig_slast_with_stop;
  output lsig_ld_cmd;
  output FIFO_Full_reg;
  output sig_s_ready_out_reg;
  output sig_ok_to_post_rd_addr0;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output hold_ff_q_reg;
  output \gc1.count_reg[6]_0 ;
  input m_axi_mm2s_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input ram_full_i_reg_0;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input [0:0]sig_sstrb_stop_mask;
  input hold_ff_q;
  input lsig_cmd_loaded;
  input sig_s_ready_out_reg_0;
  input [0:0]Q;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg;
  input [0:0]ram_full_i_reg_1;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire empty_fwft_fb_o_i_reg;
  wire \gc1.count_reg[6] ;
  wire \gc1.count_reg[6]_0 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_15 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_2 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_10 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_2 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [0:0]out;
  wire [6:0]p_0_out;
  wire [6:0]p_11_out;
  wire [6:0]p_12_out;
  wire [31:0]p_2_out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [0:0]ram_full_i_reg_1;
  wire [6:0]rd_pntr_plus1;
  wire sig_ok_to_post_rd_addr0;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  system_axi_datamover_0_0_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.DOBDO(DOBDO[5:4]),
        .E(\gc1.count_reg[6] ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (Q),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(p_0_out),
        .SR(SR),
        .empty_fwft_fb_o_i_reg(empty_fwft_fb_o_i_reg),
        .\gc1.count_d1_reg[6] (\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .\gc1.count_d2_reg[6] ({rd_pntr_plus1[6:5],rd_pntr_plus1[2:0]}),
        .\gc1.count_reg[6] (\gc1.count_reg[6]_0 ),
        .\gcc0.gc0.count_d1_reg[6] (p_11_out),
        .\gcc0.gc0.count_reg[6] (p_12_out),
        .\gpregsm1.user_valid_reg (\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_15 ),
        .ram_full_fb_i_reg(ram_full_i_reg),
        .ram_full_i_reg(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .ram_full_i_reg_1(E),
        .ram_full_i_reg_2(ram_full_i_reg_1),
        .sig_ok_to_post_rd_addr0(sig_ok_to_post_rd_addr0),
        .sig_posted_to_axi_2_reg(\gntv_or_sync_fifo.gl0.wr_n_10 ),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
  system_axi_datamover_0_0_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(p_11_out),
        .SR(SR),
        .\gc1.count_d1_reg[3] (\gntv_or_sync_fifo.gl0.rd_n_15 ),
        .\gc1.count_d1_reg[6] ({rd_pntr_plus1[6:5],rd_pntr_plus1[2:0]}),
        .\gcc0.gc0.count_d1_reg[6] (p_12_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_2 ),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_2 ),
        .ram_full_i_reg(ram_full_i_reg),
        .sig_ok_to_post_rd_addr_reg(\gntv_or_sync_fifo.gl0.wr_n_10 ),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
  system_axi_datamover_0_0_memory__parameterized1 \gntv_or_sync_fifo.mem 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\INFERRED_GEN.cnt_i_reg[2] (Q),
        .Q(p_0_out),
        .SR(SR),
        .\gcc0.gc0.count_d1_reg[6] (p_11_out),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\gpregsm1.user_valid_reg (\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out(p_2_out),
        .sig_s_ready_out_reg(sig_s_ready_out_reg_0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module system_axi_datamover_0_0_fifo_generator_ramfifo__parameterized2
   (D,
    DOBDO,
    out,
    ram_full_i_reg,
    sig_cmd_empty_reg,
    sig_ibtt2wdc_tvalid,
    hold_ff_q_reg,
    m_axi_s2mm_aclk,
    ram_full_i_reg_0,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_wdc2ibtt_tready,
    hold_ff_q_reg_0);
  output [31:0]D;
  output [0:0]DOBDO;
  output out;
  output ram_full_i_reg;
  output sig_cmd_empty_reg;
  output sig_ibtt2wdc_tvalid;
  output hold_ff_q_reg;
  input m_axi_s2mm_aclk;
  input ram_full_i_reg_0;
  input sig_stream_rst;
  input [31:0]Q;
  input [1:0]DIBDI;
  input sig_wdc2ibtt_tready;
  input hold_ff_q_reg_0;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire [31:0]Q;
  wire \grss.rsts/ram_empty_i0__3 ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [6:0]p_0_out;
  wire [6:0]p_11_out;
  wire p_2_out_0;
  wire p_7_out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [6:0]rd_pntr_plus1;
  wire sig_cmd_empty_reg;
  wire sig_ibtt2wdc_tvalid;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  system_axi_datamover_0_0_rd_logic__parameterized1 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (p_0_out),
        .Q(rd_pntr_plus1),
        .hold_ff_q_reg(out),
        .hold_ff_q_reg_0(hold_ff_q_reg),
        .hold_ff_q_reg_1(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_2_out_0),
        .p_7_out(p_7_out),
        .ram_empty_i0__3(\grss.rsts/ram_empty_i0__3 ),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
  system_axi_datamover_0_0_wr_logic__parameterized1 \gntv_or_sync_fifo.gl0.wr 
       (.Q(p_11_out),
        .\gc1.count_d1_reg[6] (rd_pntr_plus1),
        .\gc1.count_d2_reg[6] (p_0_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_2_out_0),
        .p_7_out(p_7_out),
        .ram_empty_i0__3(\grss.rsts/ram_empty_i0__3 ),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_stream_rst(sig_stream_rst));
  system_axi_datamover_0_0_memory__parameterized2 \gntv_or_sync_fifo.mem 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Q(p_11_out),
        .\gc1.count_d2_reg[6] (p_0_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_i_reg(ram_full_i_reg_0),
        .\sig_data_reg_out_reg[31] (Q),
        .sig_stream_rst(sig_stream_rst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module system_axi_datamover_0_0_fifo_generator_top
   (\sig_input_tag_reg_reg[3] ,
    \gv.ram_valid_d1_reg ,
    s2mm_dbg_data,
    sig_cmd2mstr_cmd_valid,
    sig_calc_error_reg_reg,
    s_axis_s2mm_cmd_tready,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    sig_fifo_ainit,
    hold_ff_q_reg,
    s2mm_dbg_sel,
    sig_push_input_reg11_out,
    in,
    sig_inhibit_rdy_n,
    s_axis_s2mm_cmd_tvalid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output \gv.ram_valid_d1_reg ;
  output [0:0]s2mm_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  output sig_calc_error_reg_reg;
  output s_axis_s2mm_cmd_tready;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_fifo_ainit;
  input hold_ff_q_reg;
  input [0:0]s2mm_dbg_sel;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input sig_inhibit_rdy_n;
  input s_axis_s2mm_cmd_tvalid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_reg;

  system_axi_datamover_0_0_fifo_generator_ramfifo \grf.rf 
       (.\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module system_axi_datamover_0_0_fifo_generator_top_78
   (\sig_input_tag_reg_reg[3] ,
    out,
    \gc1.count_reg[3] ,
    \sig_addr_cntr_lsh_im0_reg[0] ,
    s_axis_mm2s_cmd_tready,
    mm2s_dbg_data,
    \gc1.count_reg[3]_0 ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    sig_fifo_ainit,
    ram_valid_i,
    sig_inhibit_rdy_n,
    s_axis_mm2s_cmd_tvalid,
    mm2s_dbg_sel,
    hold_ff_q,
    E,
    hold_ff_q_reg,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output out;
  output \gc1.count_reg[3] ;
  output \sig_addr_cntr_lsh_im0_reg[0] ;
  output s_axis_mm2s_cmd_tready;
  output [0:0]mm2s_dbg_data;
  output \gc1.count_reg[3]_0 ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input sig_fifo_ainit;
  input ram_valid_i;
  input sig_inhibit_rdy_n;
  input s_axis_mm2s_cmd_tvalid;
  input [0:0]mm2s_dbg_sel;
  input hold_ff_q;
  input [0:0]E;
  input hold_ff_q_reg;
  input [0:0]in;

  wire [0:0]E;
  wire \gc1.count_reg[3] ;
  wire \gc1.count_reg[3]_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire out;
  wire ram_valid_i;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire \sig_addr_cntr_lsh_im0_reg[0] ;
  wire sig_calc_error_reg_reg;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire [53:0]\sig_input_tag_reg_reg[3] ;

  system_axi_datamover_0_0_fifo_generator_ramfifo_79 \grf.rf 
       (.E(E),
        .\gc1.count_reg[3] (\gc1.count_reg[3] ),
        .\gc1.count_reg[3]_0 (\gc1.count_reg[3]_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .out(out),
        .ram_valid_i(ram_valid_i),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .\sig_addr_cntr_lsh_im0_reg[0] (\sig_addr_cntr_lsh_im0_reg[0] ),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module system_axi_datamover_0_0_fifo_generator_top__parameterized0
   (m_axis_s2mm_sts_tdata,
    p_5_out,
    s2mm_dbg_data,
    m_axis_s2mm_sts_tvalid,
    hold_ff_q_reg,
    sig_dqual_reg_empty_reg,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    sig_wsc2stat_status,
    sig_fifo_ainit_0,
    sig_stream_rst,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    s2mm_dbg_sel,
    hold_ff_q,
    m_axis_s2mm_sts_tready,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out);
  output [7:0]m_axis_s2mm_sts_tdata;
  output p_5_out;
  output [1:0]s2mm_dbg_data;
  output m_axis_s2mm_sts_tvalid;
  output hold_ff_q_reg;
  output sig_dqual_reg_empty_reg;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input [7:0]sig_wsc2stat_status;
  input sig_fifo_ainit_0;
  input sig_stream_rst;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input [0:0]s2mm_dbg_sel;
  input hold_ff_q;
  input m_axis_s2mm_sts_tready;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire p_5_out;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire scndry_out;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit_0;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;

  system_axi_datamover_0_0_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .p_5_out(p_5_out),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .scndry_out(scndry_out),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module system_axi_datamover_0_0_fifo_generator_top__parameterized0_128
   (m_axis_mm2s_sts_tdata,
    \gv.ram_valid_d1_reg ,
    mm2s_dbg_data,
    \sig_next_tag_reg_reg[3] ,
    m_axis_mm2s_sts_tvalid,
    sig_rd_sts_okay_reg_reg,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit,
    mm2s_dbg_sel,
    sig_inhibit_rdy_n,
    sig_rsc2stat_status_valid,
    hold_ff_q_reg,
    m_axis_mm2s_sts_tready,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 );
  output [7:0]m_axis_mm2s_sts_tdata;
  output \gv.ram_valid_d1_reg ;
  output [0:0]mm2s_dbg_data;
  output \sig_next_tag_reg_reg[3] ;
  output m_axis_mm2s_sts_tvalid;
  output [0:0]sig_rd_sts_okay_reg_reg;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit;
  input [0:0]mm2s_dbg_sel;
  input sig_inhibit_rdy_n;
  input sig_rsc2stat_status_valid;
  input hold_ff_q_reg;
  input m_axis_mm2s_sts_tready;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q_reg;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire \sig_next_tag_reg_reg[3] ;
  wire [0:0]sig_rd_sts_okay_reg_reg;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

  system_axi_datamover_0_0_fifo_generator_ramfifo__parameterized0_129 \grf.rf 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3] ),
        .sig_rd_sts_okay_reg_reg(sig_rd_sts_okay_reg_reg),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module system_axi_datamover_0_0_fifo_generator_top__parameterized1
   (p_2_out,
    DOBDO,
    out,
    ram_full_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \gc1.count_reg[6] ,
    empty_fwft_fb_o_i_reg,
    sig_slast_with_stop,
    lsig_ld_cmd,
    FIFO_Full_reg,
    sig_s_ready_out_reg,
    sig_ok_to_post_rd_addr0,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    hold_ff_q_reg,
    \gc1.count_reg[6]_0 ,
    m_axi_mm2s_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    m_axi_mm2s_rdata,
    DIBDI,
    ram_full_i_reg_0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sig_sstrb_stop_mask,
    hold_ff_q,
    lsig_cmd_loaded,
    sig_s_ready_out_reg_0,
    Q,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg,
    ram_full_i_reg_1);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output [0:0]out;
  output ram_full_i_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [0:0]\gc1.count_reg[6] ;
  output empty_fwft_fb_o_i_reg;
  output sig_slast_with_stop;
  output lsig_ld_cmd;
  output FIFO_Full_reg;
  output sig_s_ready_out_reg;
  output sig_ok_to_post_rd_addr0;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output hold_ff_q_reg;
  output \gc1.count_reg[6]_0 ;
  input m_axi_mm2s_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input ram_full_i_reg_0;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input [0:0]sig_sstrb_stop_mask;
  input hold_ff_q;
  input lsig_cmd_loaded;
  input sig_s_ready_out_reg_0;
  input [0:0]Q;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg;
  input [0:0]ram_full_i_reg_1;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire empty_fwft_fb_o_i_reg;
  wire [0:0]\gc1.count_reg[6] ;
  wire \gc1.count_reg[6]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [0:0]out;
  wire [31:0]p_2_out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [0:0]ram_full_i_reg_1;
  wire sig_ok_to_post_rd_addr0;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  system_axi_datamover_0_0_fifo_generator_ramfifo__parameterized1 \grf.rf 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .SR(SR),
        .empty_fwft_fb_o_i_reg(empty_fwft_fb_o_i_reg),
        .\gc1.count_reg[6] (\gc1.count_reg[6] ),
        .\gc1.count_reg[6]_0 (\gc1.count_reg[6]_0 ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out(p_2_out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .ram_full_i_reg_1(ram_full_i_reg_1),
        .sig_ok_to_post_rd_addr0(sig_ok_to_post_rd_addr0),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module system_axi_datamover_0_0_fifo_generator_top__parameterized2
   (D,
    DOBDO,
    out,
    ram_full_i_reg,
    sig_cmd_empty_reg,
    sig_ibtt2wdc_tvalid,
    hold_ff_q_reg,
    m_axi_s2mm_aclk,
    ram_full_i_reg_0,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_wdc2ibtt_tready,
    hold_ff_q_reg_0);
  output [31:0]D;
  output [0:0]DOBDO;
  output out;
  output ram_full_i_reg;
  output sig_cmd_empty_reg;
  output sig_ibtt2wdc_tvalid;
  output hold_ff_q_reg;
  input m_axi_s2mm_aclk;
  input ram_full_i_reg_0;
  input sig_stream_rst;
  input [31:0]Q;
  input [1:0]DIBDI;
  input sig_wdc2ibtt_tready;
  input hold_ff_q_reg_0;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire [31:0]Q;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_cmd_empty_reg;
  wire sig_ibtt2wdc_tvalid;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;

  system_axi_datamover_0_0_fifo_generator_ramfifo__parameterized2 \grf.rf 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Q(Q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module system_axi_datamover_0_0_fifo_generator_v13_1_3
   (\sig_input_tag_reg_reg[3] ,
    \gv.ram_valid_d1_reg ,
    s2mm_dbg_data,
    sig_cmd2mstr_cmd_valid,
    sig_calc_error_reg_reg,
    s_axis_s2mm_cmd_tready,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    sig_fifo_ainit,
    hold_ff_q_reg,
    s2mm_dbg_sel,
    sig_push_input_reg11_out,
    in,
    sig_inhibit_rdy_n,
    s_axis_s2mm_cmd_tvalid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output \gv.ram_valid_d1_reg ;
  output [0:0]s2mm_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  output sig_calc_error_reg_reg;
  output s_axis_s2mm_cmd_tready;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_fifo_ainit;
  input hold_ff_q_reg;
  input [0:0]s2mm_dbg_sel;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input sig_inhibit_rdy_n;
  input s_axis_s2mm_cmd_tvalid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_reg;

  system_axi_datamover_0_0_fifo_generator_v13_1_3_synth inst_fifo_gen
       (.\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module system_axi_datamover_0_0_fifo_generator_v13_1_3_76
   (\sig_input_tag_reg_reg[3] ,
    out,
    \gc1.count_reg[3] ,
    \sig_addr_cntr_lsh_im0_reg[0] ,
    s_axis_mm2s_cmd_tready,
    mm2s_dbg_data,
    \gc1.count_reg[3]_0 ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    sig_fifo_ainit,
    ram_valid_i,
    sig_inhibit_rdy_n,
    s_axis_mm2s_cmd_tvalid,
    mm2s_dbg_sel,
    hold_ff_q,
    E,
    hold_ff_q_reg,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output out;
  output \gc1.count_reg[3] ;
  output \sig_addr_cntr_lsh_im0_reg[0] ;
  output s_axis_mm2s_cmd_tready;
  output [0:0]mm2s_dbg_data;
  output \gc1.count_reg[3]_0 ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input sig_fifo_ainit;
  input ram_valid_i;
  input sig_inhibit_rdy_n;
  input s_axis_mm2s_cmd_tvalid;
  input [0:0]mm2s_dbg_sel;
  input hold_ff_q;
  input [0:0]E;
  input hold_ff_q_reg;
  input [0:0]in;

  wire [0:0]E;
  wire \gc1.count_reg[3] ;
  wire \gc1.count_reg[3]_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire out;
  wire ram_valid_i;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire \sig_addr_cntr_lsh_im0_reg[0] ;
  wire sig_calc_error_reg_reg;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire [53:0]\sig_input_tag_reg_reg[3] ;

  system_axi_datamover_0_0_fifo_generator_v13_1_3_synth_77 inst_fifo_gen
       (.E(E),
        .\gc1.count_reg[3] (\gc1.count_reg[3] ),
        .\gc1.count_reg[3]_0 (\gc1.count_reg[3]_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .out(out),
        .ram_valid_i(ram_valid_i),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .\sig_addr_cntr_lsh_im0_reg[0] (\sig_addr_cntr_lsh_im0_reg[0] ),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module system_axi_datamover_0_0_fifo_generator_v13_1_3__parameterized0
   (m_axis_s2mm_sts_tdata,
    p_5_out,
    s2mm_dbg_data,
    m_axis_s2mm_sts_tvalid,
    hold_ff_q_reg,
    sig_dqual_reg_empty_reg,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    sig_wsc2stat_status,
    sig_fifo_ainit_0,
    sig_stream_rst,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    s2mm_dbg_sel,
    hold_ff_q,
    m_axis_s2mm_sts_tready,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out);
  output [7:0]m_axis_s2mm_sts_tdata;
  output p_5_out;
  output [1:0]s2mm_dbg_data;
  output m_axis_s2mm_sts_tvalid;
  output hold_ff_q_reg;
  output sig_dqual_reg_empty_reg;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input [7:0]sig_wsc2stat_status;
  input sig_fifo_ainit_0;
  input sig_stream_rst;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input [0:0]s2mm_dbg_sel;
  input hold_ff_q;
  input m_axis_s2mm_sts_tready;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire p_5_out;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire scndry_out;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit_0;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;

  system_axi_datamover_0_0_fifo_generator_v13_1_3_synth__parameterized0 inst_fifo_gen
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .p_5_out(p_5_out),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .scndry_out(scndry_out),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module system_axi_datamover_0_0_fifo_generator_v13_1_3__parameterized0_126
   (m_axis_mm2s_sts_tdata,
    \gv.ram_valid_d1_reg ,
    mm2s_dbg_data,
    \sig_next_tag_reg_reg[3] ,
    m_axis_mm2s_sts_tvalid,
    sig_rd_sts_okay_reg_reg,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit,
    mm2s_dbg_sel,
    sig_inhibit_rdy_n,
    sig_rsc2stat_status_valid,
    hold_ff_q_reg,
    m_axis_mm2s_sts_tready,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 );
  output [7:0]m_axis_mm2s_sts_tdata;
  output \gv.ram_valid_d1_reg ;
  output [0:0]mm2s_dbg_data;
  output \sig_next_tag_reg_reg[3] ;
  output m_axis_mm2s_sts_tvalid;
  output [0:0]sig_rd_sts_okay_reg_reg;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit;
  input [0:0]mm2s_dbg_sel;
  input sig_inhibit_rdy_n;
  input sig_rsc2stat_status_valid;
  input hold_ff_q_reg;
  input m_axis_mm2s_sts_tready;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q_reg;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire \sig_next_tag_reg_reg[3] ;
  wire [0:0]sig_rd_sts_okay_reg_reg;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

  system_axi_datamover_0_0_fifo_generator_v13_1_3_synth__parameterized0_127 inst_fifo_gen
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3] ),
        .sig_rd_sts_okay_reg_reg(sig_rd_sts_okay_reg_reg),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module system_axi_datamover_0_0_fifo_generator_v13_1_3__parameterized1
   (p_2_out,
    DOBDO,
    out,
    ram_full_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \gc1.count_reg[6] ,
    empty_fwft_fb_o_i_reg,
    sig_slast_with_stop,
    lsig_ld_cmd,
    FIFO_Full_reg,
    sig_s_ready_out_reg,
    sig_ok_to_post_rd_addr0,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    hold_ff_q_reg,
    \gc1.count_reg[6]_0 ,
    m_axi_mm2s_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    m_axi_mm2s_rdata,
    DIBDI,
    ram_full_i_reg_0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sig_sstrb_stop_mask,
    hold_ff_q,
    lsig_cmd_loaded,
    sig_s_ready_out_reg_0,
    Q,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg,
    ram_full_i_reg_1);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output [0:0]out;
  output ram_full_i_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [0:0]\gc1.count_reg[6] ;
  output empty_fwft_fb_o_i_reg;
  output sig_slast_with_stop;
  output lsig_ld_cmd;
  output FIFO_Full_reg;
  output sig_s_ready_out_reg;
  output sig_ok_to_post_rd_addr0;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output hold_ff_q_reg;
  output \gc1.count_reg[6]_0 ;
  input m_axi_mm2s_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input ram_full_i_reg_0;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input [0:0]sig_sstrb_stop_mask;
  input hold_ff_q;
  input lsig_cmd_loaded;
  input sig_s_ready_out_reg_0;
  input [0:0]Q;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg;
  input [0:0]ram_full_i_reg_1;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire empty_fwft_fb_o_i_reg;
  wire [0:0]\gc1.count_reg[6] ;
  wire \gc1.count_reg[6]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [0:0]out;
  wire [31:0]p_2_out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [0:0]ram_full_i_reg_1;
  wire sig_ok_to_post_rd_addr0;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  system_axi_datamover_0_0_fifo_generator_v13_1_3_synth__parameterized1 inst_fifo_gen
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .SR(SR),
        .empty_fwft_fb_o_i_reg(empty_fwft_fb_o_i_reg),
        .\gc1.count_reg[6] (\gc1.count_reg[6] ),
        .\gc1.count_reg[6]_0 (\gc1.count_reg[6]_0 ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out(p_2_out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .ram_full_i_reg_1(ram_full_i_reg_1),
        .sig_ok_to_post_rd_addr0(sig_ok_to_post_rd_addr0),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module system_axi_datamover_0_0_fifo_generator_v13_1_3__parameterized2
   (D,
    DOBDO,
    out,
    ram_full_i_reg,
    sig_cmd_empty_reg,
    sig_ibtt2wdc_tvalid,
    hold_ff_q_reg,
    m_axi_s2mm_aclk,
    ram_full_i_reg_0,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_wdc2ibtt_tready,
    hold_ff_q_reg_0);
  output [31:0]D;
  output [0:0]DOBDO;
  output out;
  output ram_full_i_reg;
  output sig_cmd_empty_reg;
  output sig_ibtt2wdc_tvalid;
  output hold_ff_q_reg;
  input m_axi_s2mm_aclk;
  input ram_full_i_reg_0;
  input sig_stream_rst;
  input [31:0]Q;
  input [1:0]DIBDI;
  input sig_wdc2ibtt_tready;
  input hold_ff_q_reg_0;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire [31:0]Q;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_cmd_empty_reg;
  wire sig_ibtt2wdc_tvalid;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;

  system_axi_datamover_0_0_fifo_generator_v13_1_3_synth__parameterized2 inst_fifo_gen
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Q(Q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module system_axi_datamover_0_0_fifo_generator_v13_1_3_synth
   (\sig_input_tag_reg_reg[3] ,
    \gv.ram_valid_d1_reg ,
    s2mm_dbg_data,
    sig_cmd2mstr_cmd_valid,
    sig_calc_error_reg_reg,
    s_axis_s2mm_cmd_tready,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    s_axis_s2mm_cmd_tdata,
    sig_fifo_ainit,
    hold_ff_q_reg,
    s2mm_dbg_sel,
    sig_push_input_reg11_out,
    in,
    sig_inhibit_rdy_n,
    s_axis_s2mm_cmd_tvalid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output \gv.ram_valid_d1_reg ;
  output [0:0]s2mm_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  output sig_calc_error_reg_reg;
  output s_axis_s2mm_cmd_tready;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_fifo_ainit;
  input hold_ff_q_reg;
  input [0:0]s2mm_dbg_sel;
  input sig_push_input_reg11_out;
  input [0:0]in;
  input sig_inhibit_rdy_n;
  input s_axis_s2mm_cmd_tvalid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_reg;

  system_axi_datamover_0_0_fifo_generator_top \gconvfifo.rf 
       (.\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module system_axi_datamover_0_0_fifo_generator_v13_1_3_synth_77
   (\sig_input_tag_reg_reg[3] ,
    out,
    \gc1.count_reg[3] ,
    \sig_addr_cntr_lsh_im0_reg[0] ,
    s_axis_mm2s_cmd_tready,
    mm2s_dbg_data,
    \gc1.count_reg[3]_0 ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    s_axis_mm2s_cmd_tdata,
    sig_fifo_ainit,
    ram_valid_i,
    sig_inhibit_rdy_n,
    s_axis_mm2s_cmd_tvalid,
    mm2s_dbg_sel,
    hold_ff_q,
    E,
    hold_ff_q_reg,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output out;
  output \gc1.count_reg[3] ;
  output \sig_addr_cntr_lsh_im0_reg[0] ;
  output s_axis_mm2s_cmd_tready;
  output [0:0]mm2s_dbg_data;
  output \gc1.count_reg[3]_0 ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input sig_fifo_ainit;
  input ram_valid_i;
  input sig_inhibit_rdy_n;
  input s_axis_mm2s_cmd_tvalid;
  input [0:0]mm2s_dbg_sel;
  input hold_ff_q;
  input [0:0]E;
  input hold_ff_q_reg;
  input [0:0]in;

  wire [0:0]E;
  wire \gc1.count_reg[3] ;
  wire \gc1.count_reg[3]_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire out;
  wire ram_valid_i;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid;
  wire \sig_addr_cntr_lsh_im0_reg[0] ;
  wire sig_calc_error_reg_reg;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire [53:0]\sig_input_tag_reg_reg[3] ;

  system_axi_datamover_0_0_fifo_generator_top_78 \gconvfifo.rf 
       (.E(E),
        .\gc1.count_reg[3] (\gc1.count_reg[3] ),
        .\gc1.count_reg[3]_0 (\gc1.count_reg[3]_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .out(out),
        .ram_valid_i(ram_valid_i),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .\sig_addr_cntr_lsh_im0_reg[0] (\sig_addr_cntr_lsh_im0_reg[0] ),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module system_axi_datamover_0_0_fifo_generator_v13_1_3_synth__parameterized0
   (m_axis_s2mm_sts_tdata,
    p_5_out,
    s2mm_dbg_data,
    m_axis_s2mm_sts_tvalid,
    hold_ff_q_reg,
    sig_dqual_reg_empty_reg,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    sig_wsc2stat_status,
    sig_fifo_ainit_0,
    sig_stream_rst,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    s2mm_dbg_sel,
    hold_ff_q,
    m_axis_s2mm_sts_tready,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out);
  output [7:0]m_axis_s2mm_sts_tdata;
  output p_5_out;
  output [1:0]s2mm_dbg_data;
  output m_axis_s2mm_sts_tvalid;
  output hold_ff_q_reg;
  output sig_dqual_reg_empty_reg;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input [7:0]sig_wsc2stat_status;
  input sig_fifo_ainit_0;
  input sig_stream_rst;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input [0:0]s2mm_dbg_sel;
  input hold_ff_q;
  input m_axis_s2mm_sts_tready;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire p_5_out;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire scndry_out;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit_0;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire [7:0]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;

  system_axi_datamover_0_0_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .p_5_out(p_5_out),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .scndry_out(scndry_out),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_fifo_ainit_0(sig_fifo_ainit_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module system_axi_datamover_0_0_fifo_generator_v13_1_3_synth__parameterized0_127
   (m_axis_mm2s_sts_tdata,
    \gv.ram_valid_d1_reg ,
    mm2s_dbg_data,
    \sig_next_tag_reg_reg[3] ,
    m_axis_mm2s_sts_tvalid,
    sig_rd_sts_okay_reg_reg,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    sig_rsc2stat_status,
    sig_fifo_ainit,
    mm2s_dbg_sel,
    sig_inhibit_rdy_n,
    sig_rsc2stat_status_valid,
    hold_ff_q_reg,
    m_axis_mm2s_sts_tready,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 );
  output [7:0]m_axis_mm2s_sts_tdata;
  output \gv.ram_valid_d1_reg ;
  output [0:0]mm2s_dbg_data;
  output \sig_next_tag_reg_reg[3] ;
  output m_axis_mm2s_sts_tvalid;
  output [0:0]sig_rd_sts_okay_reg_reg;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input [7:0]sig_rsc2stat_status;
  input sig_fifo_ainit;
  input [0:0]mm2s_dbg_sel;
  input sig_inhibit_rdy_n;
  input sig_rsc2stat_status_valid;
  input hold_ff_q_reg;
  input m_axis_mm2s_sts_tready;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q_reg;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire \sig_next_tag_reg_reg[3] ;
  wire [0:0]sig_rd_sts_okay_reg_reg;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

  system_axi_datamover_0_0_fifo_generator_top__parameterized0_128 \gconvfifo.rf 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .sig_fifo_ainit(sig_fifo_ainit),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3] ),
        .sig_rd_sts_okay_reg_reg(sig_rd_sts_okay_reg_reg),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module system_axi_datamover_0_0_fifo_generator_v13_1_3_synth__parameterized1
   (p_2_out,
    DOBDO,
    out,
    ram_full_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \gc1.count_reg[6] ,
    empty_fwft_fb_o_i_reg,
    sig_slast_with_stop,
    lsig_ld_cmd,
    FIFO_Full_reg,
    sig_s_ready_out_reg,
    sig_ok_to_post_rd_addr0,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    hold_ff_q_reg,
    \gc1.count_reg[6]_0 ,
    m_axi_mm2s_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    m_axi_mm2s_rdata,
    DIBDI,
    ram_full_i_reg_0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sig_sstrb_stop_mask,
    hold_ff_q,
    lsig_cmd_loaded,
    sig_s_ready_out_reg_0,
    Q,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg,
    ram_full_i_reg_1);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output [0:0]out;
  output ram_full_i_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output \gc1.count_reg[6] ;
  output empty_fwft_fb_o_i_reg;
  output sig_slast_with_stop;
  output lsig_ld_cmd;
  output FIFO_Full_reg;
  output sig_s_ready_out_reg;
  output sig_ok_to_post_rd_addr0;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output hold_ff_q_reg;
  output \gc1.count_reg[6]_0 ;
  input m_axi_mm2s_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input ram_full_i_reg_0;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input [0:0]sig_sstrb_stop_mask;
  input hold_ff_q;
  input lsig_cmd_loaded;
  input sig_s_ready_out_reg_0;
  input [0:0]Q;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg;
  input [0:0]ram_full_i_reg_1;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire empty_fwft_fb_o_i_reg;
  wire \gc1.count_reg[6] ;
  wire \gc1.count_reg[6]_0 ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [0:0]out;
  wire [31:0]p_2_out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [0:0]ram_full_i_reg_1;
  wire sig_ok_to_post_rd_addr0;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  system_axi_datamover_0_0_fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .SR(SR),
        .empty_fwft_fb_o_i_reg(empty_fwft_fb_o_i_reg),
        .\gc1.count_reg[6] (\gc1.count_reg[6] ),
        .\gc1.count_reg[6]_0 (\gc1.count_reg[6]_0 ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .out(out),
        .p_2_out(p_2_out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .ram_full_i_reg_1(ram_full_i_reg_1),
        .sig_ok_to_post_rd_addr0(sig_ok_to_post_rd_addr0),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module system_axi_datamover_0_0_fifo_generator_v13_1_3_synth__parameterized2
   (D,
    DOBDO,
    out,
    ram_full_i_reg,
    sig_cmd_empty_reg,
    sig_ibtt2wdc_tvalid,
    hold_ff_q_reg,
    m_axi_s2mm_aclk,
    ram_full_i_reg_0,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_wdc2ibtt_tready,
    hold_ff_q_reg_0);
  output [31:0]D;
  output [0:0]DOBDO;
  output out;
  output ram_full_i_reg;
  output sig_cmd_empty_reg;
  output sig_ibtt2wdc_tvalid;
  output hold_ff_q_reg;
  input m_axi_s2mm_aclk;
  input ram_full_i_reg_0;
  input sig_stream_rst;
  input [31:0]Q;
  input [1:0]DIBDI;
  input sig_wdc2ibtt_tready;
  input hold_ff_q_reg_0;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire [31:0]Q;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_cmd_empty_reg;
  wire sig_ibtt2wdc_tvalid;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;

  system_axi_datamover_0_0_fifo_generator_top__parameterized2 \gconvfifo.rf 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Q(Q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module system_axi_datamover_0_0_memory
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    s_axis_s2mm_cmd_tdata,
    sig_push_input_reg11_out,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [67:0]s_axis_s2mm_cmd_tdata;
  input sig_push_input_reg11_out;
  input [0:0]in;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;
  wire [67:0]s_axis_s2mm_cmd_tdata;
  wire sig_calc_error_reg_reg;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire sig_push_input_reg11_out;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_v8_3_5 \gbm.gbmg.gbmga.ngecc.bmg 
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(out),
        .s_axis_s2mm_cmd_tdata(s_axis_s2mm_cmd_tdata),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .sig_push_input_reg11_out(sig_push_input_reg11_out),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module system_axi_datamover_0_0_memory_83
   (\sig_input_tag_reg_reg[3] ,
    sig_calc_error_reg_reg,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc1.count_d2_reg[3] ,
    \gic0.gc1.count_d3_reg[3] ,
    s_axis_mm2s_cmd_tdata,
    hold_ff_q_reg,
    in);
  output [53:0]\sig_input_tag_reg_reg[3] ;
  output sig_calc_error_reg_reg;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [3:0]\gc1.count_d2_reg[3] ;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [67:0]s_axis_mm2s_cmd_tdata;
  input hold_ff_q_reg;
  input [0:0]in;

  wire [0:0]E;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire hold_ff_q_reg;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;
  wire [67:0]s_axis_mm2s_cmd_tdata;
  wire sig_calc_error_reg_reg;
  wire [53:0]\sig_input_tag_reg_reg[3] ;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_v8_3_5_109 \gbm.gbmg.gbmga.ngecc.bmg 
       (.E(E),
        .\gc1.count_d2_reg[3] (\gc1.count_d2_reg[3] ),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(out),
        .s_axis_mm2s_cmd_tdata(s_axis_mm2s_cmd_tdata),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_input_tag_reg_reg[3] (\sig_input_tag_reg_reg[3] ),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module system_axi_datamover_0_0_memory__parameterized0
   (m_axis_s2mm_sts_tdata,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    WEBWE,
    out,
    Q,
    \gic0.gc1.count_d3_reg[3] ,
    sig_wsc2stat_status);
  output [7:0]m_axis_s2mm_sts_tdata;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input [0:0]WEBWE;
  input out;
  input [3:0]Q;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_wsc2stat_status;

  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [7:0]m_axis_s2mm_sts_tdata;
  wire out;
  wire [7:0]sig_wsc2stat_status;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_v8_3_5__parameterized1 \gbm.gbmg.gbmga.ngecc.bmg 
       (.Q(Q),
        .WEBWE(WEBWE),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tdata(m_axis_s2mm_sts_tdata),
        .out(out),
        .sig_wsc2stat_status(sig_wsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module system_axi_datamover_0_0_memory__parameterized0_133
   (m_axis_mm2s_sts_tdata,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    tmp_ram_rd_en,
    E,
    out,
    \gc1.count_d2_reg[3] ,
    \gic0.gc1.count_d3_reg[3] ,
    sig_rsc2stat_status);
  output [7:0]m_axis_mm2s_sts_tdata;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input tmp_ram_rd_en;
  input [0:0]E;
  input out;
  input [3:0]\gc1.count_d2_reg[3] ;
  input [3:0]\gic0.gc1.count_d3_reg[3] ;
  input [7:0]sig_rsc2stat_status;

  wire [0:0]E;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [3:0]\gic0.gc1.count_d3_reg[3] ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [7:0]m_axis_mm2s_sts_tdata;
  wire out;
  wire [7:0]sig_rsc2stat_status;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_blk_mem_gen_v8_3_5__parameterized1_159 \gbm.gbmg.gbmga.ngecc.bmg 
       (.E(E),
        .\gc1.count_d2_reg[3] (\gc1.count_d2_reg[3] ),
        .\gic0.gc1.count_d3_reg[3] (\gic0.gc1.count_d3_reg[3] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tdata(m_axis_mm2s_sts_tdata),
        .out(out),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .tmp_ram_rd_en(tmp_ram_rd_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module system_axi_datamover_0_0_memory__parameterized1
   (p_2_out,
    DOBDO,
    lsig_ld_cmd,
    m_axi_mm2s_aclk,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    E,
    \gpregsm1.curr_fwft_state_reg[1] ,
    SR,
    Q,
    \gcc0.gc0.count_d1_reg[6] ,
    m_axi_mm2s_rdata,
    DIBDI,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_s_ready_out_reg,
    hold_ff_q,
    \gpregsm1.user_valid_reg ,
    lsig_cmd_loaded);
  output [31:0]p_2_out;
  output [5:0]DOBDO;
  output lsig_ld_cmd;
  input m_axi_mm2s_aclk;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [0:0]E;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input [0:0]SR;
  input [6:0]Q;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [31:0]m_axi_mm2s_rdata;
  input [5:0]DIBDI;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_s_ready_out_reg;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg ;
  input lsig_cmd_loaded;

  wire [5:0]DIBDI;
  wire [5:0]DOBDO;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q;
  wire lsig_cmd_loaded;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire [31:0]p_2_out;
  wire sig_s_ready_out_reg;

  system_axi_datamover_0_0_blk_mem_gen_v8_3_5__parameterized3 \gbm.gbmg.gbmgb.ngecc.bmg 
       (.DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .\gpregsm1.user_valid_reg (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .p_2_out(p_2_out),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module system_axi_datamover_0_0_memory__parameterized2
   (D,
    DOBDO,
    m_axi_s2mm_aclk,
    tmp_ram_rd_en,
    ram_full_i_reg,
    tmp_ram_regout_en,
    sig_stream_rst,
    \gc1.count_d2_reg[6] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI);
  output [31:0]D;
  output [0:0]DOBDO;
  input m_axi_s2mm_aclk;
  input tmp_ram_rd_en;
  input ram_full_i_reg;
  input tmp_ram_regout_en;
  input sig_stream_rst;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [1:0]DIBDI;

  wire [31:0]D;
  wire [1:0]DIBDI;
  wire [0:0]DOBDO;
  wire [6:0]Q;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire m_axi_s2mm_aclk;
  wire ram_full_i_reg;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_stream_rst;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  system_axi_datamover_0_0_blk_mem_gen_v8_3_5__parameterized5 \gbm.gbmg.gbmgb.ngecc.bmg 
       (.D(D),
        .DIBDI(DIBDI),
        .DOBDO(DOBDO),
        .Q(Q),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .sig_stream_rst(sig_stream_rst),
        .tmp_ram_rd_en(tmp_ram_rd_en),
        .tmp_ram_regout_en(tmp_ram_regout_en));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module system_axi_datamover_0_0_rd_bin_cntr
   (\gnxpm_cdc.rd_pntr_gc_reg[2] ,
    Q,
    \gc1.count_d2_reg[3]_0 ,
    \Q_reg_reg[0] ,
    E,
    m_axi_s2mm_aclk);
  output [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  output [3:0]Q;
  output [3:0]\gc1.count_d2_reg[3]_0 ;
  input \Q_reg_reg[0] ;
  input [0:0]E;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire [3:0]\gc1.count_d2_reg[3]_0 ;
  wire [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  wire m_axi_s2mm_aclk;
  wire [3:0]plusOp;
  wire [3:0]rd_pntr_plus2;

  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1__2 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1__2 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[2]_i_1__2 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc1.count[3]_i_1__2 
       (.I0(rd_pntr_plus2[1]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[2]),
        .I3(rd_pntr_plus2[3]),
        .O(plusOp[3]));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(\gc1.count_d2_reg[3]_0 [0]),
        .S(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(\gc1.count_d2_reg[3]_0 [1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(\gc1.count_d2_reg[3]_0 [2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(\gc1.count_d2_reg[3]_0 [3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(rd_pntr_plus2[0]),
        .R(\Q_reg_reg[0] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(rd_pntr_plus2[1]),
        .S(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(rd_pntr_plus2[2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(rd_pntr_plus2[3]),
        .R(\Q_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [2]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module system_axi_datamover_0_0_rd_bin_cntr_119
   (ram_empty_i0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \gnxpm_cdc.rd_pntr_gc_reg[2] ,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    Q,
    E,
    \Q_reg_reg[0] ,
    m_axi_mm2s_aclk);
  output ram_empty_i0;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input [3:0]Q;
  input [0:0]E;
  input \Q_reg_reg[0] ;
  input m_axi_mm2s_aclk;

  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire m_axi_mm2s_aclk;
  wire [3:0]plusOp;
  wire ram_empty_i0;
  wire ram_empty_i_i_2_n_0;
  wire ram_empty_i_i_4_n_0;
  wire [3:0]rd_pntr_plus1;
  wire [3:0]rd_pntr_plus2;

  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc1.count[2]_i_1 
       (.I0(rd_pntr_plus2[2]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[0]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc1.count[3]_i_1 
       (.I0(rd_pntr_plus2[3]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[2]),
        .O(plusOp[3]));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(rd_pntr_plus1[0]),
        .S(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(rd_pntr_plus1[1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(rd_pntr_plus1[2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(rd_pntr_plus1[3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(rd_pntr_plus2[0]),
        .R(\Q_reg_reg[0] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(rd_pntr_plus2[1]),
        .S(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(rd_pntr_plus2[2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(rd_pntr_plus2[3]),
        .R(\Q_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [2]));
  LUT6 #(
    .INIT(64'hBAABAAAAAAAABAAB)) 
    ram_empty_i_i_1
       (.I0(ram_empty_i_i_2_n_0),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .I2(Q[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .I4(Q[3]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    ram_empty_i_i_2
       (.I0(E),
        .I1(ram_empty_i_i_4_n_0),
        .I2(rd_pntr_plus1[1]),
        .I3(Q[1]),
        .I4(rd_pntr_plus1[0]),
        .I5(Q[0]),
        .O(ram_empty_i_i_2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_4
       (.I0(rd_pntr_plus1[2]),
        .I1(Q[2]),
        .I2(rd_pntr_plus1[3]),
        .I3(Q[3]),
        .O(ram_empty_i_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module system_axi_datamover_0_0_rd_bin_cntr_169
   (ram_empty_fb_i_reg,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    E,
    Q,
    \Q_reg_reg[0] ,
    m_axis_mm2s_cmdsts_aclk);
  output ram_empty_fb_i_reg;
  output [2:0]D;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [0:0]E;
  input [3:0]Q;
  input \Q_reg_reg[0] ;
  input m_axis_mm2s_cmdsts_aclk;

  wire [2:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [3:0]plusOp__0;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_i_4__0_n_0;
  wire [3:0]rd_pntr_plus1;
  wire [3:0]rd_pntr_plus2;

  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1__0 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1__0 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc1.count[2]_i_1__0 
       (.I0(rd_pntr_plus2[2]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[0]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc1.count[3]_i_1__0 
       (.I0(rd_pntr_plus2[3]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[2]),
        .O(plusOp__0[3]));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(rd_pntr_plus1[0]),
        .S(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(rd_pntr_plus1[1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(rd_pntr_plus1[2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(rd_pntr_plus1[3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(rd_pntr_plus2[0]),
        .R(\Q_reg_reg[0] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(rd_pntr_plus2[1]),
        .S(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(rd_pntr_plus2[2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(rd_pntr_plus2[3]),
        .R(\Q_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1__0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    ram_empty_i_i_3
       (.I0(E),
        .I1(ram_empty_i_i_4__0_n_0),
        .I2(rd_pntr_plus1[0]),
        .I3(Q[0]),
        .I4(rd_pntr_plus1[3]),
        .I5(Q[3]),
        .O(ram_empty_fb_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_4__0
       (.I0(rd_pntr_plus1[1]),
        .I1(Q[1]),
        .I2(rd_pntr_plus1[2]),
        .I3(Q[2]),
        .O(ram_empty_i_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module system_axi_datamover_0_0_rd_bin_cntr_57
   (D,
    Q,
    \gc1.count_d2_reg[3]_0 ,
    \Q_reg_reg[0] ,
    E,
    m_axis_s2mm_cmdsts_awclk);
  output [2:0]D;
  output [3:0]Q;
  output [3:0]\gc1.count_d2_reg[3]_0 ;
  input \Q_reg_reg[0] ;
  input [0:0]E;
  input m_axis_s2mm_cmdsts_awclk;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire [3:0]\gc1.count_d2_reg[3]_0 ;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [3:0]plusOp__0;
  wire [3:0]rd_pntr_plus2;

  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1__3 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1__3 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[2]_i_1__3 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc1.count[3]_i_1__3 
       (.I0(rd_pntr_plus2[1]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[2]),
        .I3(rd_pntr_plus2[3]),
        .O(plusOp__0[3]));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(\gc1.count_d2_reg[3]_0 [0]),
        .S(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(\gc1.count_d2_reg[3]_0 [1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(\gc1.count_d2_reg[3]_0 [2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(\gc1.count_d2_reg[3]_0 [3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(\gc1.count_d2_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(\gc1.count_d2_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(\gc1.count_d2_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(\gc1.count_d2_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(rd_pntr_plus2[0]),
        .R(\Q_reg_reg[0] ));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(rd_pntr_plus2[1]),
        .S(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(rd_pntr_plus2[2]),
        .R(\Q_reg_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(rd_pntr_plus2[3]),
        .R(\Q_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module system_axi_datamover_0_0_rd_bin_cntr__parameterized0
   (ram_full_i_reg,
    ram_full_i_reg_0,
    Q,
    ram_empty_fb_i_reg,
    \gc1.count_d2_reg[6]_0 ,
    ram_full_i_reg_1,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    E,
    ram_full_fb_i_reg,
    \gcc0.gc0.count_d1_reg[6] ,
    \gcc0.gc0.count_reg[6] ,
    SR,
    m_axi_mm2s_aclk);
  output ram_full_i_reg;
  output ram_full_i_reg_0;
  output [6:0]Q;
  output ram_empty_fb_i_reg;
  output [4:0]\gc1.count_d2_reg[6]_0 ;
  input ram_full_i_reg_1;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [0:0]E;
  input ram_full_fb_i_reg;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input [6:0]\gcc0.gc0.count_reg[6] ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire \gc1.count[6]_i_2_n_0 ;
  wire [4:0]\gc1.count_d2_reg[6]_0 ;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire [6:0]\gcc0.gc0.count_reg[6] ;
  wire m_axi_mm2s_aclk;
  wire [6:0]plusOp__3;
  wire ram_empty_fb_i_i_6_n_0;
  wire ram_empty_fb_i_i_7_n_0;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_i_3_n_0;
  wire ram_full_fb_i_i_5_n_0;
  wire ram_full_fb_i_i_6_n_0;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire ram_full_i_reg_1;
  wire [4:3]rd_pntr_plus1;
  wire [6:0]rd_pntr_plus2;

  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1__1 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp__3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1__1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gc1.count[2]_i_1__1 
       (.I0(rd_pntr_plus2[2]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[0]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gc1.count[3]_i_1__1 
       (.I0(rd_pntr_plus2[3]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[2]),
        .O(plusOp__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gc1.count[4]_i_1 
       (.I0(rd_pntr_plus2[4]),
        .I1(rd_pntr_plus2[2]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[0]),
        .I4(rd_pntr_plus2[3]),
        .O(plusOp__3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gc1.count[5]_i_1 
       (.I0(rd_pntr_plus2[5]),
        .I1(rd_pntr_plus2[3]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[1]),
        .I4(rd_pntr_plus2[2]),
        .I5(rd_pntr_plus2[4]),
        .O(plusOp__3[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \gc1.count[6]_i_1 
       (.I0(rd_pntr_plus2[6]),
        .I1(\gc1.count[6]_i_2_n_0 ),
        .I2(rd_pntr_plus2[5]),
        .O(plusOp__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gc1.count[6]_i_2 
       (.I0(rd_pntr_plus2[4]),
        .I1(rd_pntr_plus2[2]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[0]),
        .I4(rd_pntr_plus2[3]),
        .O(\gc1.count[6]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(\gc1.count_d2_reg[6]_0 [0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(\gc1.count_d2_reg[6]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(\gc1.count_d2_reg[6]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(rd_pntr_plus1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[4]),
        .Q(rd_pntr_plus1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[5]),
        .Q(\gc1.count_d2_reg[6]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus2[6]),
        .Q(\gc1.count_d2_reg[6]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[6]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[6]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[6]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[6]_0 [3]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[6]_0 [4]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__3[0]),
        .Q(rd_pntr_plus2[0]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__3[1]),
        .Q(rd_pntr_plus2[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__3[2]),
        .Q(rd_pntr_plus2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__3[3]),
        .Q(rd_pntr_plus2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__3[4]),
        .Q(rd_pntr_plus2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__3[5]),
        .Q(rd_pntr_plus2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__3[6]),
        .Q(rd_pntr_plus2[6]),
        .R(SR));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    ram_empty_fb_i_i_3
       (.I0(ram_empty_fb_i_i_6_n_0),
        .I1(ram_empty_fb_i_i_7_n_0),
        .I2(Q[4]),
        .I3(\gcc0.gc0.count_d1_reg[6] [4]),
        .I4(Q[1]),
        .I5(\gcc0.gc0.count_d1_reg[6] [1]),
        .O(ram_full_i_reg_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_5
       (.I0(rd_pntr_plus1[3]),
        .I1(\gcc0.gc0.count_d1_reg[6] [3]),
        .I2(rd_pntr_plus1[4]),
        .I3(\gcc0.gc0.count_d1_reg[6] [4]),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_6
       (.I0(Q[6]),
        .I1(\gcc0.gc0.count_d1_reg[6] [6]),
        .I2(\gcc0.gc0.count_d1_reg[6] [3]),
        .I3(Q[3]),
        .I4(\gcc0.gc0.count_d1_reg[6] [5]),
        .I5(Q[5]),
        .O(ram_empty_fb_i_i_6_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_7
       (.I0(Q[2]),
        .I1(\gcc0.gc0.count_d1_reg[6] [2]),
        .I2(Q[0]),
        .I3(\gcc0.gc0.count_d1_reg[6] [0]),
        .O(ram_empty_fb_i_i_7_n_0));
  LUT6 #(
    .INIT(64'h00F0F0F000200020)) 
    ram_full_fb_i_i_1
       (.I0(ram_full_i_reg_1),
        .I1(ram_full_fb_i_i_3_n_0),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I3(E),
        .I4(ram_full_i_reg_0),
        .I5(ram_full_fb_i_reg),
        .O(ram_full_i_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    ram_full_fb_i_i_3
       (.I0(ram_full_fb_i_i_5_n_0),
        .I1(Q[1]),
        .I2(\gcc0.gc0.count_reg[6] [1]),
        .I3(Q[0]),
        .I4(\gcc0.gc0.count_reg[6] [0]),
        .I5(ram_full_fb_i_i_6_n_0),
        .O(ram_full_fb_i_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_5
       (.I0(Q[3]),
        .I1(\gcc0.gc0.count_reg[6] [3]),
        .I2(Q[2]),
        .I3(\gcc0.gc0.count_reg[6] [2]),
        .O(ram_full_fb_i_i_5_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_full_fb_i_i_6
       (.I0(Q[5]),
        .I1(\gcc0.gc0.count_reg[6] [5]),
        .I2(\gcc0.gc0.count_reg[6] [4]),
        .I3(Q[4]),
        .I4(\gcc0.gc0.count_reg[6] [6]),
        .I5(Q[6]),
        .O(ram_full_fb_i_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module system_axi_datamover_0_0_rd_bin_cntr__parameterized1
   (Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    sig_stream_rst,
    E,
    m_axi_s2mm_aclk);
  output [6:0]Q;
  output [6:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input sig_stream_rst;
  input [0:0]E;
  input m_axi_s2mm_aclk;

  wire [6:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [6:0]Q;
  wire \gc1.count[6]_i_2__0_n_0 ;
  wire m_axi_s2mm_aclk;
  wire [6:0]plusOp__3;
  wire [6:0]rd_pntr_plus2;
  wire sig_stream_rst;

  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1__4 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp__3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1__4 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[2]_i_1__4 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[2]),
        .O(plusOp__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc1.count[3]_i_1__4 
       (.I0(rd_pntr_plus2[1]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[2]),
        .I3(rd_pntr_plus2[3]),
        .O(plusOp__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc1.count[4]_i_1__0 
       (.I0(rd_pntr_plus2[2]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[3]),
        .I4(rd_pntr_plus2[4]),
        .O(plusOp__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc1.count[5]_i_1__0 
       (.I0(rd_pntr_plus2[3]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[2]),
        .I4(rd_pntr_plus2[4]),
        .I5(rd_pntr_plus2[5]),
        .O(plusOp__3[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[6]_i_1__0 
       (.I0(\gc1.count[6]_i_2__0_n_0 ),
        .I1(rd_pntr_plus2[5]),
        .I2(rd_pntr_plus2[6]),
        .O(plusOp__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gc1.count[6]_i_2__0 
       (.I0(rd_pntr_plus2[4]),
        .I1(rd_pntr_plus2[2]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[1]),
        .I4(rd_pntr_plus2[3]),
        .O(\gc1.count[6]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__3[0]),
        .Q(rd_pntr_plus2[0]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__3[1]),
        .Q(rd_pntr_plus2[1]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__3[2]),
        .Q(rd_pntr_plus2[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__3[3]),
        .Q(rd_pntr_plus2[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__3[4]),
        .Q(rd_pntr_plus2[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__3[5]),
        .Q(rd_pntr_plus2[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__3[6]),
        .Q(rd_pntr_plus2[6]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module system_axi_datamover_0_0_rd_fwft
   (out,
    tmp_ram_regout_en,
    E,
    sig_ibtt2wdc_tvalid,
    hold_ff_q_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    ram_empty_fb_i_reg,
    sig_wdc2ibtt_tready,
    hold_ff_q_reg_0);
  output out;
  output tmp_ram_regout_en;
  output [0:0]E;
  output sig_ibtt2wdc_tvalid;
  output hold_ff_q_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input sig_wdc2ibtt_tready;
  input hold_ff_q_reg_0;

  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0__6;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0__1;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire sig_ibtt2wdc_tvalid;
  wire sig_pop_data_fifo__0;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;
  wire tmp_ram_regout_en;
  (* DONT_TOUCH *) wire user_valid;

  assign out = user_valid;
  LUT4 #(
    .INIT(16'hFFB0)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3 
       (.I0(sig_pop_data_fifo__0),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(sig_stream_rst),
        .O(tmp_ram_regout_en));
  LUT3 #(
    .INIT(8'hA8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6 
       (.I0(sig_wdc2ibtt_tready),
        .I1(user_valid),
        .I2(hold_ff_q_reg_0),
        .O(sig_pop_data_fifo__0));
  LUT5 #(
    .INIT(32'hEEFD8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(curr_fwft_state[0]),
        .I1(ram_empty_fb_i_reg),
        .I2(sig_pop_data_fifo__0),
        .I3(curr_fwft_state[1]),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0__6));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__6),
        .Q(aempty_fwft_fb_i),
        .S(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__6),
        .Q(aempty_fwft_i),
        .S(sig_stream_rst));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1__0
       (.I0(sig_pop_data_fifo__0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_fb_i),
        .S(sig_stream_rst));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1__0
       (.I0(sig_pop_data_fifo__0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_i),
        .S(sig_stream_rst));
  LUT4 #(
    .INIT(16'h00BF)) 
    \gc1.count_d1[6]_i_1 
       (.I0(sig_pop_data_fifo__0),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(sig_pop_data_fifo__0),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(sig_pop_data_fifo__0),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h000E)) 
    hold_ff_q_i_1
       (.I0(user_valid),
        .I1(hold_ff_q_reg_0),
        .I2(sig_pop_data_fifo__0),
        .I3(sig_stream_rst),
        .O(hold_ff_q_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_m_valid_dup_i_3
       (.I0(hold_ff_q_reg_0),
        .I1(user_valid),
        .O(sig_ibtt2wdc_tvalid));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module system_axi_datamover_0_0_rd_fwft_177
   (out,
    \gpregsm1.user_valid_reg_0 ,
    ram_empty_fb_i_reg,
    \gc1.count_reg[6] ,
    empty_fwft_fb_o_i_reg_0,
    sig_slast_with_stop,
    FIFO_Full_reg,
    sig_s_ready_out_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    hold_ff_q_reg,
    \gc1.count_reg[6]_0 ,
    m_axi_mm2s_aclk,
    SR,
    \gc1.count_d1_reg[6] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    ram_empty_fb_i_reg_0,
    \gc1.count_d2_reg[4] ,
    ram_full_i_reg,
    sig_sstrb_stop_mask,
    hold_ff_q,
    lsig_cmd_loaded,
    DOBDO,
    sig_s_ready_out_reg_0,
    \INFERRED_GEN.cnt_i_reg[2] );
  output [0:0]out;
  output \gpregsm1.user_valid_reg_0 ;
  output ram_empty_fb_i_reg;
  output \gc1.count_reg[6] ;
  output empty_fwft_fb_o_i_reg_0;
  output sig_slast_with_stop;
  output FIFO_Full_reg;
  output sig_s_ready_out_reg;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output hold_ff_q_reg;
  output \gc1.count_reg[6]_0 ;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input \gc1.count_d1_reg[6] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input ram_empty_fb_i_reg_0;
  input \gc1.count_d2_reg[4] ;
  input [0:0]ram_full_i_reg;
  input [0:0]sig_sstrb_stop_mask;
  input hold_ff_q;
  input lsig_cmd_loaded;
  input [1:0]DOBDO;
  input sig_s_ready_out_reg_0;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;

  wire [1:0]DOBDO;
  wire FIFO_Full_reg;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]SR;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  wire aempty_fwft_fb_i_i_1__0_n_0;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  wire empty_fwft_fb_i_i_1_n_0;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  wire empty_fwft_fb_o_i_reg_0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire \gc1.count_d1_reg[6] ;
  wire \gc1.count_d2_reg[4] ;
  wire \gc1.count_reg[6] ;
  wire \gc1.count_reg[6]_0 ;
  wire \gpregsm1.curr_fwft_state[1]_i_1__0_n_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [0:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [0:0]ram_full_i_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  (* DONT_TOUCH *) wire user_valid;

  assign \gpregsm1.user_valid_reg_0  = user_valid;
  assign out[0] = curr_fwft_state[1];
  LUT5 #(
    .INIT(32'h57FF0000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_12 
       (.I0(sig_s_ready_out_reg_0),
        .I1(hold_ff_q),
        .I2(user_valid),
        .I3(lsig_cmd_loaded),
        .I4(curr_fwft_state[0]),
        .O(\gc1.count_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h02AAAAAA)) 
    FIFO_Full_i_3
       (.I0(lsig_cmd_loaded),
        .I1(user_valid),
        .I2(hold_ff_q),
        .I3(sig_s_ready_out_reg_0),
        .I4(DOBDO[1]),
        .O(FIFO_Full_reg));
  LUT6 #(
    .INIT(64'h1FFFFFFF0000FFFF)) 
    \OMIT_UNPACKING.lsig_cmd_loaded_i_1 
       (.I0(user_valid),
        .I1(hold_ff_q),
        .I2(sig_s_ready_out_reg_0),
        .I3(DOBDO[1]),
        .I4(\INFERRED_GEN.cnt_i_reg[2] ),
        .I5(lsig_cmd_loaded),
        .O(\OMIT_UNPACKING.lsig_cmd_loaded_reg ));
  LUT6 #(
    .INIT(64'hEB00EF80FFFFFFFF)) 
    aempty_fwft_fb_i_i_1__0
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(aempty_fwft_fb_i),
        .I4(empty_fwft_fb_o_i_reg_0),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .O(aempty_fwft_fb_i_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h57FF)) 
    aempty_fwft_fb_i_i_2
       (.I0(lsig_cmd_loaded),
        .I1(user_valid),
        .I2(hold_ff_q),
        .I3(sig_s_ready_out_reg_0),
        .O(empty_fwft_fb_o_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__0_n_0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(aempty_fwft_fb_i_i_1__0_n_0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCF04FFFF)) 
    empty_fwft_fb_i_i_1
       (.I0(empty_fwft_fb_o_i_reg_0),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty_fwft_fb_i),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .O(empty_fwft_fb_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF310)) 
    empty_fwft_fb_o_i_i_1
       (.I0(empty_fwft_fb_o_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_i_i_1_n_0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h15)) 
    \gc1.count_d1[6]_i_1__0 
       (.I0(ram_empty_fb_i_reg_0),
        .I1(curr_fwft_state[1]),
        .I2(\gc1.count_reg[6]_0 ),
        .O(\gc1.count_reg[6] ));
  LUT6 #(
    .INIT(64'hAEAEAEEEEEEEEEEE)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(lsig_cmd_loaded),
        .I3(user_valid),
        .I4(hold_ff_q),
        .I5(sig_s_ready_out_reg_0),
        .O(next_fwft_state));
  LUT3 #(
    .INIT(8'h8F)) 
    \gpregsm1.curr_fwft_state[1]_i_1__0 
       (.I0(curr_fwft_state[1]),
        .I1(\gc1.count_reg[6]_0 ),
        .I2(ram_empty_fb_i_reg_0),
        .O(\gpregsm1.curr_fwft_state[1]_i_1__0_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(curr_fwft_state[0]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state[1]_i_1__0_n_0 ),
        .Q(curr_fwft_state[1]),
        .R(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(next_fwft_state),
        .Q(user_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'h70707000)) 
    hold_ff_q_i_1__2
       (.I0(lsig_cmd_loaded),
        .I1(sig_s_ready_out_reg_0),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I3(hold_ff_q),
        .I4(user_valid),
        .O(hold_ff_q_reg));
  LUT6 #(
    .INIT(64'h0F0FFF0FFF4FFF4F)) 
    ram_empty_fb_i_i_1
       (.I0(\gc1.count_d1_reg[6] ),
        .I1(\gc1.count_reg[6] ),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I3(ram_empty_fb_i_reg_0),
        .I4(\gc1.count_d2_reg[4] ),
        .I5(ram_full_i_reg),
        .O(ram_empty_fb_i_reg));
  LUT3 #(
    .INIT(8'h1F)) 
    sig_last_reg_out_i_2
       (.I0(hold_ff_q),
        .I1(user_valid),
        .I2(lsig_cmd_loaded),
        .O(sig_s_ready_out_reg));
  LUT5 #(
    .INIT(32'hFEAAAAAA)) 
    sig_last_skid_reg_i_1
       (.I0(sig_sstrb_stop_mask),
        .I1(hold_ff_q),
        .I2(user_valid),
        .I3(lsig_cmd_loaded),
        .I4(DOBDO[0]),
        .O(sig_slast_with_stop));
endmodule

(* ORIG_REF_NAME = "rd_handshaking_flags" *) 
module system_axi_datamover_0_0_rd_handshaking_flags
   (\gv.ram_valid_d1_reg_0 ,
    s2mm_dbg_data,
    sig_cmd2mstr_cmd_valid,
    m_axi_s2mm_aclk,
    out,
    hold_ff_q_reg,
    s2mm_dbg_sel,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    ram_empty_i_reg);
  output \gv.ram_valid_d1_reg_0 ;
  output [0:0]s2mm_dbg_data;
  output sig_cmd2mstr_cmd_valid;
  input m_axi_s2mm_aclk;
  input [0:0]out;
  input hold_ff_q_reg;
  input [0:0]s2mm_dbg_sel;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input ram_empty_i_reg;

  wire \gv.ram_valid_d1_i_1__1_n_0 ;
  wire \gv.ram_valid_d1_reg_0 ;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire ram_empty_i_reg;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;

  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gc1.count_d1[3]_i_2__0 
       (.I0(hold_ff_q_reg),
        .I1(\gv.ram_valid_d1_reg_0 ),
        .O(sig_cmd2mstr_cmd_valid));
  LUT6 #(
    .INIT(64'h0000000011111F11)) 
    \gv.ram_valid_d1_i_1__1 
       (.I0(\gv.ram_valid_d1_reg_0 ),
        .I1(hold_ff_q_reg),
        .I2(sig_calc_error_pushed),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(ram_empty_i_reg),
        .O(\gv.ram_valid_d1_i_1__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gv.ram_valid_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gv.ram_valid_d1_i_1__1_n_0 ),
        .Q(\gv.ram_valid_d1_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \s2mm_dbg_data[4]_INST_0 
       (.I0(\gv.ram_valid_d1_reg_0 ),
        .I1(hold_ff_q_reg),
        .I2(s2mm_dbg_sel),
        .O(s2mm_dbg_data));
endmodule

(* ORIG_REF_NAME = "rd_handshaking_flags" *) 
module system_axi_datamover_0_0_rd_handshaking_flags_118
   (\sig_addr_cntr_lsh_im0_reg[0] ,
    mm2s_dbg_data,
    \gc1.count_reg[3] ,
    ram_valid_i,
    m_axi_mm2s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    mm2s_dbg_sel,
    hold_ff_q);
  output \sig_addr_cntr_lsh_im0_reg[0] ;
  output [0:0]mm2s_dbg_data;
  output \gc1.count_reg[3] ;
  input ram_valid_i;
  input m_axi_mm2s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input [0:0]mm2s_dbg_sel;
  input hold_ff_q;

  wire \gc1.count_reg[3] ;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire ram_valid_i;
  wire \sig_addr_cntr_lsh_im0_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gc1.count_d1[3]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg[0] ),
        .I1(hold_ff_q),
        .O(\gc1.count_reg[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gv.ram_valid_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .D(ram_valid_i),
        .Q(\sig_addr_cntr_lsh_im0_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \mm2s_dbg_data[4]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(hold_ff_q),
        .I2(\sig_addr_cntr_lsh_im0_reg[0] ),
        .O(mm2s_dbg_data));
endmodule

(* ORIG_REF_NAME = "rd_handshaking_flags" *) 
module system_axi_datamover_0_0_rd_handshaking_flags_168
   (\gv.ram_valid_d1_reg_0 ,
    m_axis_mm2s_sts_tvalid,
    ram_valid_i,
    m_axis_mm2s_cmdsts_aclk,
    out,
    hold_ff_q_reg);
  output \gv.ram_valid_d1_reg_0 ;
  output m_axis_mm2s_sts_tvalid;
  input ram_valid_i;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]out;
  input hold_ff_q_reg;

  wire \gv.ram_valid_d1_reg_0 ;
  wire hold_ff_q_reg;
  wire m_axis_mm2s_cmdsts_aclk;
  wire m_axis_mm2s_sts_tvalid;
  wire [0:0]out;
  wire ram_valid_i;

  FDCE #(
    .INIT(1'b0)) 
    \gv.ram_valid_d1_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(out),
        .D(ram_valid_i),
        .Q(\gv.ram_valid_d1_reg_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    m_axis_mm2s_sts_tvalid_INST_0
       (.I0(hold_ff_q_reg),
        .I1(\gv.ram_valid_d1_reg_0 ),
        .O(m_axis_mm2s_sts_tvalid));
endmodule

(* ORIG_REF_NAME = "rd_handshaking_flags" *) 
module system_axi_datamover_0_0_rd_handshaking_flags_56
   (\gv.ram_valid_d1_reg_0 ,
    m_axis_s2mm_sts_tvalid,
    hold_ff_q_reg,
    m_axis_s2mm_cmdsts_awclk,
    out,
    hold_ff_q,
    m_axis_s2mm_sts_tready,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out,
    ram_empty_i_reg);
  output \gv.ram_valid_d1_reg_0 ;
  output m_axis_s2mm_sts_tvalid;
  output hold_ff_q_reg;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]out;
  input hold_ff_q;
  input m_axis_s2mm_sts_tready;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;
  input ram_empty_i_reg;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire \gv.ram_valid_d1_i_1__2_n_0 ;
  wire \gv.ram_valid_d1_reg_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire m_axis_s2mm_cmdsts_awclk;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire [0:0]out;
  wire ram_empty_i_reg;
  wire scndry_out;

  LUT4 #(
    .INIT(16'h00F1)) 
    \gv.ram_valid_d1_i_1__2 
       (.I0(\gv.ram_valid_d1_reg_0 ),
        .I1(hold_ff_q),
        .I2(m_axis_s2mm_sts_tready),
        .I3(ram_empty_i_reg),
        .O(\gv.ram_valid_d1_i_1__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gv.ram_valid_d1_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(out),
        .D(\gv.ram_valid_d1_i_1__2_n_0 ),
        .Q(\gv.ram_valid_d1_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h54000000)) 
    hold_ff_q_i_1__1
       (.I0(m_axis_s2mm_sts_tready),
        .I1(hold_ff_q),
        .I2(\gv.ram_valid_d1_reg_0 ),
        .I3(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .I4(scndry_out),
        .O(hold_ff_q_reg));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hE)) 
    m_axis_s2mm_sts_tvalid_INST_0
       (.I0(hold_ff_q),
        .I1(\gv.ram_valid_d1_reg_0 ),
        .O(m_axis_s2mm_sts_tvalid));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module system_axi_datamover_0_0_rd_logic
   (\gv.ram_valid_d1_reg ,
    s2mm_dbg_data,
    tmp_ram_rd_en,
    E,
    sig_cmd2mstr_cmd_valid,
    \gnxpm_cdc.rd_pntr_gc_reg[2] ,
    Q,
    \gc1.count_d2_reg[3] ,
    ram_empty_i0,
    m_axi_s2mm_aclk,
    out,
    \Q_reg_reg[0] ,
    hold_ff_q_reg,
    s2mm_dbg_sel,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output \gv.ram_valid_d1_reg ;
  output [0:0]s2mm_dbg_data;
  output tmp_ram_rd_en;
  output [0:0]E;
  output sig_cmd2mstr_cmd_valid;
  output [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  output [3:0]Q;
  output [3:0]\gc1.count_d2_reg[3] ;
  input ram_empty_i0;
  input m_axi_s2mm_aclk;
  input [0:0]out;
  input \Q_reg_reg[0] ;
  input hold_ff_q_reg;
  input [0:0]s2mm_dbg_sel;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire [0:0]E;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire ram_empty_i0;
  wire [0:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sig_afifo_empty;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_rd_status_flags_as \gras.rsts 
       (.E(E),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out),
        .out(sig_afifo_empty),
        .ram_empty_i0(ram_empty_i0),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  system_axi_datamover_0_0_rd_handshaking_flags \grhf.rhf 
       (.\gv.ram_valid_d1_reg_0 (\gv.ram_valid_d1_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_empty_i_reg(sig_afifo_empty),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
  system_axi_datamover_0_0_rd_bin_cntr rpntr
       (.E(E),
        .Q(Q),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .\gc1.count_d2_reg[3]_0 (\gc1.count_d2_reg[3] ),
        .\gnxpm_cdc.rd_pntr_gc_reg[2] (\gnxpm_cdc.rd_pntr_gc_reg[2] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module system_axi_datamover_0_0_rd_logic_131
   (\gv.ram_valid_d1_reg ,
    m_axis_mm2s_sts_tvalid,
    tmp_ram_rd_en,
    ram_empty_fb_i_reg,
    D,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ram_empty_i0,
    m_axis_mm2s_cmdsts_aclk,
    out,
    \Q_reg_reg[0] ,
    hold_ff_q_reg,
    m_axis_mm2s_sts_tready,
    Q);
  output \gv.ram_valid_d1_reg ;
  output m_axis_mm2s_sts_tvalid;
  output tmp_ram_rd_en;
  output ram_empty_fb_i_reg;
  output [2:0]D;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input ram_empty_i0;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]out;
  input \Q_reg_reg[0] ;
  input hold_ff_q_reg;
  input m_axis_mm2s_sts_tready;
  input [3:0]Q;

  wire [2:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q_reg;
  wire m_axis_mm2s_cmdsts_aclk;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid;
  wire [0:0]out;
  wire p_8_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i0;
  wire ram_valid_i;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_rd_status_flags_as_167 \gras.rsts 
       (.E(p_8_out),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .out(out),
        .ram_empty_i0(ram_empty_i0),
        .ram_valid_i(ram_valid_i),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  system_axi_datamover_0_0_rd_handshaking_flags_168 \grhf.rhf 
       (.\gv.ram_valid_d1_reg_0 (\gv.ram_valid_d1_reg ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .m_axis_mm2s_sts_tvalid(m_axis_mm2s_sts_tvalid),
        .out(out),
        .ram_valid_i(ram_valid_i));
  system_axi_datamover_0_0_rd_bin_cntr_169 rpntr
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(p_8_out),
        .Q(Q),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module system_axi_datamover_0_0_rd_logic_26
   (tmp_ram_rd_en,
    m_axis_s2mm_sts_tvalid,
    D,
    Q,
    hold_ff_q_reg,
    E,
    \gc1.count_d2_reg[3] ,
    ram_empty_i0,
    m_axis_s2mm_cmdsts_awclk,
    out,
    \Q_reg_reg[0] ,
    hold_ff_q,
    m_axis_s2mm_sts_tready,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    scndry_out);
  output tmp_ram_rd_en;
  output m_axis_s2mm_sts_tvalid;
  output [2:0]D;
  output [3:0]Q;
  output hold_ff_q_reg;
  output [0:0]E;
  output [3:0]\gc1.count_d2_reg[3] ;
  input ram_empty_i0;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]out;
  input \Q_reg_reg[0] ;
  input hold_ff_q;
  input m_axis_s2mm_sts_tready;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input scndry_out;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire \grhf.rhf_n_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire m_axis_s2mm_cmdsts_awclk;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid;
  wire [0:0]out;
  wire ram_empty_i0;
  wire scndry_out;
  wire sig_afifo_empty;
  wire tmp_ram_rd_en;

  system_axi_datamover_0_0_rd_status_flags_as_55 \gras.rsts 
       (.E(E),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .\gv.ram_valid_d1_reg (\grhf.rhf_n_0 ),
        .hold_ff_q(hold_ff_q),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out),
        .out(sig_afifo_empty),
        .ram_empty_i0(ram_empty_i0),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  system_axi_datamover_0_0_rd_handshaking_flags_56 \grhf.rhf 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .\gv.ram_valid_d1_reg_0 (\grhf.rhf_n_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid(m_axis_s2mm_sts_tvalid),
        .out(out),
        .ram_empty_i_reg(sig_afifo_empty),
        .scndry_out(scndry_out));
  system_axi_datamover_0_0_rd_bin_cntr_57 rpntr
       (.D(D),
        .E(E),
        .Q(Q),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .\gc1.count_d2_reg[3]_0 (\gc1.count_d2_reg[3] ),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module system_axi_datamover_0_0_rd_logic_81
   (out,
    \gc1.count_reg[3] ,
    \sig_addr_cntr_lsh_im0_reg[0] ,
    mm2s_dbg_data,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \gc1.count_reg[3]_0 ,
    \gnxpm_cdc.rd_pntr_gc_reg[2] ,
    m_axi_mm2s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \Q_reg_reg[0] ,
    ram_valid_i,
    mm2s_dbg_sel,
    hold_ff_q,
    \gnxpm_cdc.wr_pntr_bin_reg[0] ,
    Q,
    E);
  output out;
  output \gc1.count_reg[3] ;
  output \sig_addr_cntr_lsh_im0_reg[0] ;
  output [0:0]mm2s_dbg_data;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output \gc1.count_reg[3]_0 ;
  output [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  input m_axi_mm2s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input \Q_reg_reg[0] ;
  input ram_valid_i;
  input [0:0]mm2s_dbg_sel;
  input hold_ff_q;
  input \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  input [3:0]Q;
  input [0:0]E;

  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire \Q_reg_reg[0] ;
  wire \gc1.count_reg[3] ;
  wire \gc1.count_reg[3]_0 ;
  wire [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[0] ;
  wire hold_ff_q;
  wire m_axi_mm2s_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  wire out;
  wire ram_empty_i0;
  wire ram_valid_i;
  wire \sig_addr_cntr_lsh_im0_reg[0] ;

  system_axi_datamover_0_0_rd_status_flags_as_117 \gras.rsts 
       (.\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .\gc1.count_reg[3] (\gc1.count_reg[3] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .out(out),
        .ram_empty_i0(ram_empty_i0));
  system_axi_datamover_0_0_rd_handshaking_flags_118 \grhf.rhf 
       (.\gc1.count_reg[3] (\gc1.count_reg[3]_0 ),
        .hold_ff_q(hold_ff_q),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .ram_valid_i(ram_valid_i),
        .\sig_addr_cntr_lsh_im0_reg[0] (\sig_addr_cntr_lsh_im0_reg[0] ));
  system_axi_datamover_0_0_rd_bin_cntr_119 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(Q),
        .\Q_reg_reg[0] (\Q_reg_reg[0] ),
        .\gnxpm_cdc.rd_pntr_gc_reg[2] (\gnxpm_cdc.rd_pntr_gc_reg[2] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[0] (\gnxpm_cdc.wr_pntr_bin_reg[0] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_empty_i0(ram_empty_i0));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module system_axi_datamover_0_0_rd_logic__parameterized0
   (out,
    \gpregsm1.user_valid_reg ,
    ram_full_i_reg,
    E,
    empty_fwft_fb_o_i_reg,
    sig_slast_with_stop,
    FIFO_Full_reg,
    sig_s_ready_out_reg,
    Q,
    ram_empty_fb_i_reg,
    \gc1.count_d2_reg[6] ,
    sig_ok_to_post_rd_addr0,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    hold_ff_q_reg,
    \gc1.count_reg[6] ,
    m_axi_mm2s_aclk,
    SR,
    ram_full_i_reg_0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    ram_full_fb_i_reg,
    \gc1.count_d1_reg[6] ,
    ram_full_i_reg_1,
    sig_sstrb_stop_mask,
    hold_ff_q,
    lsig_cmd_loaded,
    DOBDO,
    sig_s_ready_out_reg_0,
    \gcc0.gc0.count_d1_reg[6] ,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg,
    \gcc0.gc0.count_reg[6] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    ram_full_i_reg_2);
  output [0:0]out;
  output \gpregsm1.user_valid_reg ;
  output ram_full_i_reg;
  output [0:0]E;
  output empty_fwft_fb_o_i_reg;
  output sig_slast_with_stop;
  output FIFO_Full_reg;
  output sig_s_ready_out_reg;
  output [6:0]Q;
  output ram_empty_fb_i_reg;
  output [4:0]\gc1.count_d2_reg[6] ;
  output sig_ok_to_post_rd_addr0;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output hold_ff_q_reg;
  output \gc1.count_reg[6] ;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input ram_full_i_reg_0;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input ram_full_fb_i_reg;
  input \gc1.count_d1_reg[6] ;
  input [0:0]ram_full_i_reg_1;
  input [0:0]sig_sstrb_stop_mask;
  input hold_ff_q;
  input lsig_cmd_loaded;
  input [1:0]DOBDO;
  input sig_s_ready_out_reg_0;
  input [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg;
  input [6:0]\gcc0.gc0.count_reg[6] ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]ram_full_i_reg_2;

  wire [1:0]DOBDO;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire empty_fwft_fb_o_i_reg;
  wire \gc1.count_d1_reg[6] ;
  wire [4:0]\gc1.count_d2_reg[6] ;
  wire \gc1.count_reg[6] ;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire [6:0]\gcc0.gc0.count_reg[6] ;
  wire \gpregsm1.user_valid_reg ;
  wire \gr1.gr1_int.rfwft_n_2 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [0:0]out;
  wire p_2_out_1;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire [0:0]ram_full_i_reg_1;
  wire [0:0]ram_full_i_reg_2;
  wire rpntr_n_1;
  wire sig_ok_to_post_rd_addr0;
  wire sig_posted_to_axi_2_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;

  system_axi_datamover_0_0_rd_fwft_177 \gr1.gr1_int.rfwft 
       (.DOBDO(DOBDO),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .SR(SR),
        .empty_fwft_fb_o_i_reg_0(empty_fwft_fb_o_i_reg),
        .\gc1.count_d1_reg[6] (\gc1.count_d1_reg[6] ),
        .\gc1.count_d2_reg[4] (rpntr_n_1),
        .\gc1.count_reg[6] (E),
        .\gc1.count_reg[6]_0 (\gc1.count_reg[6] ),
        .\gpregsm1.user_valid_reg_0 (\gpregsm1.user_valid_reg ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .ram_empty_fb_i_reg(\gr1.gr1_int.rfwft_n_2 ),
        .ram_empty_fb_i_reg_0(p_2_out_1),
        .ram_full_i_reg(ram_full_i_reg_1),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask));
  system_axi_datamover_0_0_dc_ss \grss.gdc.dc 
       (.E(E),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_full_i_reg(ram_full_i_reg_2),
        .sig_ok_to_post_rd_addr0(sig_ok_to_post_rd_addr0),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .\sig_token_cntr_reg[0] (\sig_token_cntr_reg[0] ),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
  system_axi_datamover_0_0_rd_status_flags_ss_178 \grss.rsts 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_2_out_1),
        .ram_empty_fb_i_reg_0(\gr1.gr1_int.rfwft_n_2 ));
  system_axi_datamover_0_0_rd_bin_cntr__parameterized0 rpntr
       (.E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .Q(Q),
        .SR(SR),
        .\gc1.count_d2_reg[6]_0 (\gc1.count_d2_reg[6] ),
        .\gcc0.gc0.count_d1_reg[6] (\gcc0.gc0.count_d1_reg[6] ),
        .\gcc0.gc0.count_reg[6] (\gcc0.gc0.count_reg[6] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(rpntr_n_1),
        .ram_full_i_reg_1(ram_full_i_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module system_axi_datamover_0_0_rd_logic__parameterized1
   (out,
    hold_ff_q_reg,
    tmp_ram_regout_en,
    tmp_ram_rd_en,
    p_7_out,
    sig_ibtt2wdc_tvalid,
    hold_ff_q_reg_0,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    ram_empty_i0__3,
    sig_wdc2ibtt_tready,
    hold_ff_q_reg_1);
  output out;
  output hold_ff_q_reg;
  output tmp_ram_regout_en;
  output tmp_ram_rd_en;
  output p_7_out;
  output sig_ibtt2wdc_tvalid;
  output hold_ff_q_reg_0;
  output [6:0]Q;
  output [6:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input ram_empty_i0__3;
  input sig_wdc2ibtt_tready;
  input hold_ff_q_reg_1;

  wire [6:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [6:0]Q;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire hold_ff_q_reg_1;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_7_out;
  wire ram_empty_i0__3;
  wire sig_ibtt2wdc_tvalid;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;
  wire tmp_ram_rd_en;
  wire tmp_ram_regout_en;

  system_axi_datamover_0_0_rd_fwft \gr1.gr1_int.rfwft 
       (.E(p_7_out),
        .hold_ff_q_reg(hold_ff_q_reg_0),
        .hold_ff_q_reg_0(hold_ff_q_reg_1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(hold_ff_q_reg),
        .ram_empty_fb_i_reg(out),
        .sig_ibtt2wdc_tvalid(sig_ibtt2wdc_tvalid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready),
        .tmp_ram_regout_en(tmp_ram_regout_en));
  system_axi_datamover_0_0_rd_status_flags_ss \grss.rsts 
       (.E(p_7_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_empty_i0__3(ram_empty_i0__3),
        .sig_stream_rst(sig_stream_rst),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  system_axi_datamover_0_0_rd_bin_cntr__parameterized1 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .E(p_7_out),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module system_axi_datamover_0_0_rd_status_flags_as
   (out,
    tmp_ram_rd_en,
    E,
    ram_empty_i0,
    m_axi_s2mm_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \Q_reg_reg[0] ,
    sig_cmd2mstr_cmd_valid,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg);
  output out;
  output tmp_ram_rd_en;
  output [0:0]E;
  input ram_empty_i0;
  input m_axi_s2mm_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input \Q_reg_reg[0] ;
  input sig_cmd2mstr_cmd_valid;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;

  wire [0:0]E;
  wire \Q_reg_reg[0] ;
  wire m_axi_s2mm_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i0;
  wire sig_calc_error_pushed;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire tmp_ram_rd_en;

  assign out = ram_empty_i;
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0 
       (.I0(\Q_reg_reg[0] ),
        .I1(ram_empty_fb_i),
        .I2(E),
        .O(tmp_ram_rd_en));
  LUT6 #(
    .INIT(64'h0000000011111B11)) 
    \gc1.count_d1[3]_i_1__1 
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(ram_empty_i),
        .I2(sig_calc_error_pushed),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(ram_empty_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_fb_i),
        .S(\Q_reg_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module system_axi_datamover_0_0_rd_status_flags_as_117
   (out,
    \gc1.count_reg[3] ,
    ram_empty_i0,
    m_axi_mm2s_aclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \Q_reg_reg[0] );
  output out;
  output \gc1.count_reg[3] ;
  input ram_empty_i0;
  input m_axi_mm2s_aclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input \Q_reg_reg[0] ;

  wire \Q_reg_reg[0] ;
  wire m_axi_mm2s_aclk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i0;

  assign \gc1.count_reg[3]  = ram_empty_fb_i;
  assign out = ram_empty_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_fb_i),
        .S(\Q_reg_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module system_axi_datamover_0_0_rd_status_flags_as_167
   (tmp_ram_rd_en,
    E,
    ram_valid_i,
    ram_empty_i0,
    m_axis_mm2s_cmdsts_aclk,
    out,
    \Q_reg_reg[0] ,
    \gv.ram_valid_d1_reg ,
    hold_ff_q_reg,
    m_axis_mm2s_sts_tready);
  output tmp_ram_rd_en;
  output [0:0]E;
  output ram_valid_i;
  input ram_empty_i0;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]out;
  input \Q_reg_reg[0] ;
  input \gv.ram_valid_d1_reg ;
  input hold_ff_q_reg;
  input m_axis_mm2s_sts_tready;

  wire [0:0]E;
  wire \Q_reg_reg[0] ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q_reg;
  wire m_axis_mm2s_cmdsts_aclk;
  wire m_axis_mm2s_sts_tready;
  wire [0:0]out;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_valid_i;
  wire tmp_ram_rd_en;

  LUT6 #(
    .INIT(64'hBBBBBBABAAAAAAAB)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(\Q_reg_reg[0] ),
        .I1(ram_empty_fb_i),
        .I2(ram_empty_i),
        .I3(\gv.ram_valid_d1_reg ),
        .I4(hold_ff_q_reg),
        .I5(m_axis_mm2s_sts_tready),
        .O(tmp_ram_rd_en));
  LUT5 #(
    .INIT(32'h0000A8AB)) 
    \gc1.count_d1[3]_i_1__0 
       (.I0(m_axis_mm2s_sts_tready),
        .I1(hold_ff_q_reg),
        .I2(\gv.ram_valid_d1_reg ),
        .I3(ram_empty_i),
        .I4(ram_empty_fb_i),
        .O(E));
  LUT4 #(
    .INIT(16'h5501)) 
    \gv.ram_valid_d1_i_1__0 
       (.I0(ram_empty_i),
        .I1(\gv.ram_valid_d1_reg ),
        .I2(hold_ff_q_reg),
        .I3(m_axis_mm2s_sts_tready),
        .O(ram_valid_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_fb_i),
        .S(\Q_reg_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .PRE(out),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module system_axi_datamover_0_0_rd_status_flags_as_55
   (out,
    tmp_ram_rd_en,
    E,
    ram_empty_i0,
    m_axis_s2mm_cmdsts_awclk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ,
    \Q_reg_reg[0] ,
    \gv.ram_valid_d1_reg ,
    hold_ff_q,
    m_axis_s2mm_sts_tready);
  output out;
  output tmp_ram_rd_en;
  output [0:0]E;
  input ram_empty_i0;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  input \Q_reg_reg[0] ;
  input \gv.ram_valid_d1_reg ;
  input hold_ff_q;
  input m_axis_s2mm_sts_tready;

  wire [0:0]E;
  wire \Q_reg_reg[0] ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire m_axis_s2mm_cmdsts_awclk;
  wire m_axis_s2mm_sts_tready;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i0;
  wire tmp_ram_rd_en;

  assign out = ram_empty_i;
  LUT6 #(
    .INIT(64'hBBBABBBBAAAAAAAB)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0 
       (.I0(\Q_reg_reg[0] ),
        .I1(ram_empty_fb_i),
        .I2(\gv.ram_valid_d1_reg ),
        .I3(hold_ff_q),
        .I4(ram_empty_i),
        .I5(m_axis_s2mm_sts_tready),
        .O(tmp_ram_rd_en));
  LUT5 #(
    .INIT(32'h0000EF01)) 
    \gc1.count_d1[3]_i_1__2 
       (.I0(\gv.ram_valid_d1_reg ),
        .I1(hold_ff_q),
        .I2(ram_empty_i),
        .I3(m_axis_s2mm_sts_tready),
        .I4(ram_empty_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_fb_i),
        .S(\Q_reg_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module system_axi_datamover_0_0_rd_status_flags_ss
   (out,
    tmp_ram_rd_en,
    sig_stream_rst,
    ram_empty_i0__3,
    m_axi_s2mm_aclk,
    E);
  output out;
  output tmp_ram_rd_en;
  input sig_stream_rst;
  input ram_empty_i0__3;
  input m_axi_s2mm_aclk;
  input [0:0]E;

  wire [0:0]E;
  wire m_axi_s2mm_aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i0__3;
  wire sig_stream_rst;
  wire tmp_ram_rd_en;

  assign out = ram_empty_fb_i;
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__1 
       (.I0(sig_stream_rst),
        .I1(ram_empty_fb_i),
        .I2(E),
        .O(tmp_ram_rd_en));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_empty_i0__3),
        .Q(ram_empty_fb_i),
        .S(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_empty_i0__3),
        .Q(ram_empty_i),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module system_axi_datamover_0_0_rd_status_flags_ss_178
   (out,
    ram_empty_fb_i_reg_0,
    m_axi_mm2s_aclk);
  output out;
  input ram_empty_fb_i_reg_0;
  input m_axi_mm2s_aclk;

  wire m_axi_mm2s_aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire ram_empty_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_empty_fb_i_reg_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module system_axi_datamover_0_0_reset_blk_ramfifo
   (out,
    \gv.ram_valid_d1_reg ,
    ram_full_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    SR,
    WEBWE,
    s_axis_s2mm_cmd_tready,
    m_axi_s2mm_aclk,
    m_axis_s2mm_cmdsts_awclk,
    sig_fifo_ainit,
    sig_inhibit_rdy_n,
    ram_full_i_reg_0,
    s_axis_s2mm_cmd_tvalid,
    ram_full_fb_i_reg);
  output out;
  output [0:0]\gv.ram_valid_d1_reg ;
  output ram_full_i_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [0:0]SR;
  output [0:0]WEBWE;
  output s_axis_s2mm_cmd_tready;
  input m_axi_s2mm_aclk;
  input m_axis_s2mm_cmdsts_awclk;
  input sig_fifo_ainit;
  input sig_inhibit_rdy_n;
  input ram_full_i_reg_0;
  input s_axis_s2mm_cmd_tvalid;
  input ram_full_fb_i_reg;

  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \arst_sync_q[1]_2 ;
  wire \arst_sync_q[2]_3 ;
  wire \arst_sync_q[3]_4 ;
  wire \arst_sync_q[4]_5 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ;
  wire out;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_8_out;
  wire p_9_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg_0;
  wire rd_rst_active;
  wire rd_rst_asreg;
  wire rd_rst_comb;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  wire \rrst_q[1]_6 ;
  wire \rrst_q[2]_7 ;
  wire \rrst_wr_q[2]_8 ;
  wire \rrst_wr_q[3]_10 ;
  wire \rrst_wr_q[4]_12 ;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sckt_rd_rst_d1;
  wire sckt_wr_rst_i_q;
  wire sckt_wrst_i;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire wr_rst_asreg;
  wire wr_rst_busy_i2_out;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;
  wire \wrst_ext_q[2]_9 ;
  wire \wrst_ext_q[3]_11 ;
  wire \wrst_ext_q[4]_13 ;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram  = rst_d3;
  assign \gv.ram_valid_d1_reg [0] = rd_rst_reg[2];
  assign ram_full_i_reg = rst_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  LUT2 #(
    .INIT(4'hE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__1 
       (.I0(rst_d2),
        .I1(SR),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  system_axi_datamover_0_0_synchronizer_ff \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_2 ),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(rst_wr_reg2));
  system_axi_datamover_0_0_synchronizer_ff_2 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_2 ),
        .\Q_reg_reg[0]_1 (\arst_sync_q[4]_5 ),
        .\Q_reg_reg[0]_2 (\arst_sync_q[3]_4 ),
        .\Q_reg_reg[0]_3 (\wrst_ext_q[4]_13 ),
        .\Q_reg_reg[0]_4 (\rrst_wr_q[4]_12 ),
        .WEBWE(WEBWE),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_d3),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst_n_1 ),
        .out(\arst_sync_q[2]_3 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg_0),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sckt_wr_rst_i_q(sckt_wr_rst_i_q),
        .sckt_wrst_i(sckt_wrst_i),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
  system_axi_datamover_0_0_synchronizer_ff_3 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[3]_4 ),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(\arst_sync_q[2]_3 ));
  system_axi_datamover_0_0_synchronizer_ff_4 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[3]_4 ),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(\arst_sync_q[4]_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ),
        .Q(fifo_rrst_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_1 ),
        .Q(fifo_wrst_done),
        .R(1'b0));
  system_axi_datamover_0_0_synchronizer_ff_5 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\rrst_q[1]_6 ),
        .sckt_wrst_i(sckt_wrst_i));
  system_axi_datamover_0_0_synchronizer_ff_6 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (p_9_out),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(out));
  system_axi_datamover_0_0_synchronizer_ff_7 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst 
       (.m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(p_8_out),
        .sckt_wrst_i(sckt_wrst_i));
  system_axi_datamover_0_0_synchronizer_ff_8 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[2]_7 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\rrst_q[1]_6 ));
  system_axi_datamover_0_0_synchronizer_ff_9 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (p_9_out),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(\rrst_wr_q[2]_8 ));
  system_axi_datamover_0_0_synchronizer_ff_10 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_9 ),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(p_8_out));
  system_axi_datamover_0_0_synchronizer_ff_11 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[2]_7 ),
        .\Q_reg_reg[0]_1 (p_14_out),
        .\Q_reg_reg[0]_2 (p_12_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .out(out),
        .rd_rst_active(rd_rst_active),
        .sckt_rd_rst_d1(sckt_rd_rst_d1));
  system_axi_datamover_0_0_synchronizer_ff_12 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_10 ),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(\rrst_wr_q[2]_8 ));
  system_axi_datamover_0_0_synchronizer_ff_13 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_9 ),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(\wrst_ext_q[3]_11 ));
  system_axi_datamover_0_0_synchronizer_ff_14 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out));
  system_axi_datamover_0_0_synchronizer_ff_15 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_10 ),
        .\Q_reg_reg[0]_1 (\wrst_ext_q[4]_13 ),
        .\Q_reg_reg[0]_2 (\arst_sync_q[4]_5 ),
        .fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ),
        .out(\rrst_wr_q[4]_12 ),
        .sckt_wrst_i(sckt_wrst_i));
  system_axi_datamover_0_0_synchronizer_ff_16 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst 
       (.fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg (\wrst_ext_q[4]_13 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_1 ),
        .out(\wrst_ext_q[3]_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst_n_1 ),
        .Q(SR),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .Q(sckt_wr_rst_i_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ),
        .Q(sckt_wrst_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ),
        .Q(rd_rst_active),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sckt_rd_rst_d1),
        .R(1'b0));
  system_axi_datamover_0_0_synchronizer_ff_17 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_10_out));
  system_axi_datamover_0_0_synchronizer_ff_18 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(p_11_out));
  system_axi_datamover_0_0_synchronizer_ff_19 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_10_out));
  system_axi_datamover_0_0_synchronizer_ff_20 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(p_11_out));
  system_axi_datamover_0_0_synchronizer_ff_21 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .in0(rd_rst_asreg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ),
        .out(p_14_out));
  system_axi_datamover_0_0_synchronizer_ff_22 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .in0(wr_rst_asreg),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ),
        .out(p_15_out));
  system_axi_datamover_0_0_synchronizer_ff_23 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst 
       (.AS(rd_rst_comb),
        .in0(rd_rst_asreg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_14_out),
        .rd_rst_active(rd_rst_active));
  system_axi_datamover_0_0_synchronizer_ff_24 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .in0(wr_rst_asreg),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(p_15_out));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sig_fifo_ainit),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(sig_fifo_ainit),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sig_fifo_ainit),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(sig_fifo_ainit),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module system_axi_datamover_0_0_reset_blk_ramfifo_134
   (out,
    \gv.ram_valid_d1_reg ,
    ram_full_i_reg,
    SR,
    mm2s_dbg_data,
    ram_full_fb_i_reg,
    E,
    \sig_next_tag_reg_reg[3] ,
    sig_rd_sts_okay_reg_reg,
    m_axis_mm2s_cmdsts_aclk,
    m_axi_mm2s_aclk,
    sig_fifo_ainit,
    mm2s_dbg_sel,
    sig_inhibit_rdy_n,
    ram_full_i_reg_0,
    \gic0.gc1.count_d2_reg[3] ,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    sig_rsc2stat_status_valid,
    ram_full_fb_i_reg_0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 );
  output out;
  output [0:0]\gv.ram_valid_d1_reg ;
  output ram_full_i_reg;
  output [0:0]SR;
  output [0:0]mm2s_dbg_data;
  output ram_full_fb_i_reg;
  output [0:0]E;
  output \sig_next_tag_reg_reg[3] ;
  output [0:0]sig_rd_sts_okay_reg_reg;
  input m_axis_mm2s_cmdsts_aclk;
  input m_axi_mm2s_aclk;
  input sig_fifo_ainit;
  input [0:0]mm2s_dbg_sel;
  input sig_inhibit_rdy_n;
  input ram_full_i_reg_0;
  input \gic0.gc1.count_d2_reg[3] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input sig_rsc2stat_status_valid;
  input ram_full_fb_i_reg_0;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]SR;
  wire \arst_sync_q[1]_17 ;
  wire \arst_sync_q[2]_18 ;
  wire \arst_sync_q[3]_19 ;
  wire \arst_sync_q[4]_20 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire \gic0.gc1.count_d2_reg[3] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_6 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_7 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ;
  wire out;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_8_out;
  wire p_9_out;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_i_reg_0;
  wire rd_rst_active;
  wire rd_rst_asreg;
  wire rd_rst_comb;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  wire \rrst_q[1]_21 ;
  wire \rrst_q[2]_22 ;
  wire \rrst_wr_q[2]_23 ;
  wire \rrst_wr_q[3]_25 ;
  wire \rrst_wr_q[4]_27 ;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire sckt_rd_rst_d1;
  wire sckt_wr_rst_i_q;
  wire sckt_wrst_i;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire \sig_next_tag_reg_reg[3] ;
  wire [0:0]sig_rd_sts_okay_reg_reg;
  wire sig_rsc2stat_status_valid;
  wire wr_rst_asreg;
  wire wr_rst_busy_i2_out;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;
  wire \wrst_ext_q[2]_24 ;
  wire \wrst_ext_q[3]_26 ;
  wire \wrst_ext_q[4]_28 ;

  assign \gv.ram_valid_d1_reg [0] = rd_rst_reg[2];
  assign ram_full_i_reg = rst_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  LUT2 #(
    .INIT(4'hE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__0 
       (.I0(SR),
        .I1(rst_d2),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  system_axi_datamover_0_0_synchronizer_ff_135 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_17 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(rst_wr_reg2));
  system_axi_datamover_0_0_synchronizer_ff_136 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_17 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\arst_sync_q[2]_18 ));
  system_axi_datamover_0_0_synchronizer_ff_137 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[3]_19 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\arst_sync_q[2]_18 ));
  system_axi_datamover_0_0_synchronizer_ff_138 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[3]_19 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\arst_sync_q[4]_20 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ),
        .Q(fifo_rrst_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_7 ),
        .Q(fifo_wrst_done),
        .R(1'b0));
  system_axi_datamover_0_0_synchronizer_ff_139 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst 
       (.in0(sckt_wrst_i),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(\rrst_q[1]_21 ));
  system_axi_datamover_0_0_synchronizer_ff_140 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (p_9_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out));
  system_axi_datamover_0_0_synchronizer_ff_141 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst 
       (.in0(sckt_wrst_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_8_out));
  system_axi_datamover_0_0_synchronizer_ff_142 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[2]_22 ),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(\rrst_q[1]_21 ));
  system_axi_datamover_0_0_synchronizer_ff_143 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (p_9_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\rrst_wr_q[2]_23 ));
  system_axi_datamover_0_0_synchronizer_ff_144 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_24 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_8_out));
  system_axi_datamover_0_0_synchronizer_ff_145 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[2]_22 ),
        .\Q_reg_reg[0]_1 (p_14_out),
        .\Q_reg_reg[0]_2 (p_12_out),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .out(out),
        .rd_rst_active(rd_rst_active),
        .sckt_rd_rst_d1(sckt_rd_rst_d1));
  system_axi_datamover_0_0_synchronizer_ff_146 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_25 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\rrst_wr_q[2]_23 ));
  system_axi_datamover_0_0_synchronizer_ff_147 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_24 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\wrst_ext_q[3]_26 ));
  system_axi_datamover_0_0_synchronizer_ff_148 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst 
       (.m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(out));
  system_axi_datamover_0_0_synchronizer_ff_149 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_25 ),
        .\Q_reg_reg[0]_1 (\wrst_ext_q[4]_28 ),
        .\Q_reg_reg[0]_2 (\arst_sync_q[4]_20 ),
        .fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .in0(sckt_wrst_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ),
        .out(\rrst_wr_q[4]_27 ));
  system_axi_datamover_0_0_synchronizer_ff_150 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst 
       (.E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\Q_reg_reg[0]_0 (\rrst_wr_q[4]_27 ),
        .\Q_reg_reg[0]_1 (\arst_sync_q[4]_20 ),
        .\Q_reg_reg[0]_2 (\arst_sync_q[2]_18 ),
        .\Q_reg_reg[0]_3 (\arst_sync_q[3]_19 ),
        .fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .\gic0.gc1.count_d2_reg[3] (\gic0.gc1.count_d2_reg[3] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_d3),
        .in0(sckt_wrst_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dbg_data(mm2s_dbg_data),
        .mm2s_dbg_sel(mm2s_dbg_sel),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg (\wrst_ext_q[4]_28 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_7 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_6 ),
        .out(\wrst_ext_q[3]_26 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_0),
        .ram_full_i_reg(ram_full_i_reg_0),
        .sckt_wr_rst_i_q(sckt_wr_rst_i_q),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3] ),
        .sig_rd_sts_okay_reg_reg(sig_rd_sts_okay_reg_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_6 ),
        .Q(SR),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .Q(sckt_wr_rst_i_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ),
        .Q(sckt_wrst_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ),
        .Q(rd_rst_active),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sckt_rd_rst_d1),
        .R(1'b0));
  system_axi_datamover_0_0_synchronizer_ff_151 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(p_10_out));
  system_axi_datamover_0_0_synchronizer_ff_152 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_11_out));
  system_axi_datamover_0_0_synchronizer_ff_153 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(p_10_out));
  system_axi_datamover_0_0_synchronizer_ff_154 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_11_out));
  system_axi_datamover_0_0_synchronizer_ff_155 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .in0(rd_rst_asreg),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ),
        .out(p_14_out));
  system_axi_datamover_0_0_synchronizer_ff_156 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .in0(wr_rst_asreg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ),
        .out(p_15_out));
  system_axi_datamover_0_0_synchronizer_ff_157 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst 
       (.AS(rd_rst_comb),
        .in0(rd_rst_asreg),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(p_14_out),
        .rd_rst_active(rd_rst_active));
  system_axi_datamover_0_0_synchronizer_ff_158 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .in0(wr_rst_asreg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_15_out));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sig_fifo_ainit),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(sig_fifo_ainit),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sig_fifo_ainit),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(sig_fifo_ainit),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module system_axi_datamover_0_0_reset_blk_ramfifo_28
   (out,
    \gv.ram_valid_d1_reg ,
    ram_full_i_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    SR,
    p_5_out,
    s2mm_dbg_data,
    WEBWE,
    sig_dqual_reg_empty_reg,
    m_axis_s2mm_cmdsts_awclk,
    m_axi_s2mm_aclk,
    sig_fifo_ainit_0,
    sig_stream_rst,
    sig_inhibit_rdy_n,
    ram_full_i_reg_0,
    sig_wsc2stat_status_valid,
    s2mm_dbg_sel,
    ram_full_fb_i_reg);
  output out;
  output [0:0]\gv.ram_valid_d1_reg ;
  output ram_full_i_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [0:0]SR;
  output p_5_out;
  output [1:0]s2mm_dbg_data;
  output [0:0]WEBWE;
  output sig_dqual_reg_empty_reg;
  input m_axis_s2mm_cmdsts_awclk;
  input m_axi_s2mm_aclk;
  input sig_fifo_ainit_0;
  input sig_stream_rst;
  input sig_inhibit_rdy_n;
  input ram_full_i_reg_0;
  input sig_wsc2stat_status_valid;
  input [0:0]s2mm_dbg_sel;
  input ram_full_fb_i_reg;

  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \arst_sync_q[1]_17 ;
  wire \arst_sync_q[2]_18 ;
  wire \arst_sync_q[3]_19 ;
  wire \arst_sync_q[4]_20 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_cmdsts_awclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst_n_5 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ;
  wire out;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_5_out;
  wire p_8_out;
  wire p_9_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg_0;
  wire rd_rst_active;
  wire rd_rst_asreg;
  wire rd_rst_comb;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  wire \rrst_q[1]_21 ;
  wire \rrst_q[2]_22 ;
  wire \rrst_wr_q[2]_23 ;
  wire \rrst_wr_q[3]_25 ;
  wire \rrst_wr_q[4]_27 ;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sckt_rd_rst_d1;
  wire sckt_wr_rst_i_q;
  wire sckt_wrst_i;
  wire sig_dqual_reg_empty_reg;
  wire sig_fifo_ainit_0;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;
  wire wr_rst_asreg;
  wire wr_rst_busy_i2_out;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;
  wire \wrst_ext_q[2]_24 ;
  wire \wrst_ext_q[3]_26 ;
  wire \wrst_ext_q[4]_28 ;

  assign \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg  = rst_d3;
  assign \gv.ram_valid_d1_reg [0] = rd_rst_reg[2];
  assign ram_full_i_reg = rst_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  LUT2 #(
    .INIT(4'hE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1__2 
       (.I0(rst_d2),
        .I1(SR),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  system_axi_datamover_0_0_synchronizer_ff_29 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_17 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(rst_wr_reg2));
  system_axi_datamover_0_0_synchronizer_ff_30 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_17 ),
        .\Q_reg_reg[0]_1 (\arst_sync_q[4]_20 ),
        .\Q_reg_reg[0]_2 (\arst_sync_q[3]_19 ),
        .\Q_reg_reg[0]_3 (\wrst_ext_q[4]_28 ),
        .\Q_reg_reg[0]_4 (\rrst_wr_q[4]_27 ),
        .WEBWE(WEBWE),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_d3),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst_n_5 ),
        .out(\arst_sync_q[2]_18 ),
        .p_5_out(p_5_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg_0),
        .s2mm_dbg_data(s2mm_dbg_data),
        .s2mm_dbg_sel(s2mm_dbg_sel),
        .sckt_wr_rst_i_q(sckt_wr_rst_i_q),
        .sckt_wrst_i(sckt_wrst_i),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
  system_axi_datamover_0_0_synchronizer_ff_31 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[3]_19 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\arst_sync_q[2]_18 ));
  system_axi_datamover_0_0_synchronizer_ff_32 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[3]_19 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\arst_sync_q[4]_20 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ),
        .Q(fifo_rrst_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_1 ),
        .Q(fifo_wrst_done),
        .R(1'b0));
  system_axi_datamover_0_0_synchronizer_ff_33 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst 
       (.m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(\rrst_q[1]_21 ),
        .sckt_wrst_i(sckt_wrst_i));
  system_axi_datamover_0_0_synchronizer_ff_34 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (p_9_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out));
  system_axi_datamover_0_0_synchronizer_ff_35 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_8_out),
        .sckt_wrst_i(sckt_wrst_i));
  system_axi_datamover_0_0_synchronizer_ff_36 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[2]_22 ),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(\rrst_q[1]_21 ));
  system_axi_datamover_0_0_synchronizer_ff_37 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (p_9_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\rrst_wr_q[2]_23 ));
  system_axi_datamover_0_0_synchronizer_ff_38 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_24 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_8_out));
  system_axi_datamover_0_0_synchronizer_ff_39 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[2]_22 ),
        .\Q_reg_reg[0]_1 (p_14_out),
        .\Q_reg_reg[0]_2 (p_12_out),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .out(out),
        .rd_rst_active(rd_rst_active),
        .sckt_rd_rst_d1(sckt_rd_rst_d1));
  system_axi_datamover_0_0_synchronizer_ff_40 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_25 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\rrst_wr_q[2]_23 ));
  system_axi_datamover_0_0_synchronizer_ff_41 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_24 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\wrst_ext_q[3]_26 ));
  system_axi_datamover_0_0_synchronizer_ff_42 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst 
       (.m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(out));
  system_axi_datamover_0_0_synchronizer_ff_43 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_25 ),
        .\Q_reg_reg[0]_1 (\wrst_ext_q[4]_28 ),
        .\Q_reg_reg[0]_2 (\arst_sync_q[4]_20 ),
        .fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ),
        .out(\rrst_wr_q[4]_27 ),
        .sckt_wrst_i(sckt_wrst_i));
  system_axi_datamover_0_0_synchronizer_ff_44 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst 
       (.fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg (\wrst_ext_q[4]_28 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_1 ),
        .out(\wrst_ext_q[3]_26 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst_n_5 ),
        .Q(SR),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .Q(sckt_wr_rst_i_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ),
        .Q(sckt_wrst_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_1 ),
        .Q(rd_rst_active),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(out),
        .Q(sckt_rd_rst_d1),
        .R(1'b0));
  system_axi_datamover_0_0_synchronizer_ff_45 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(p_10_out));
  system_axi_datamover_0_0_synchronizer_ff_46 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_11_out));
  system_axi_datamover_0_0_synchronizer_ff_47 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(p_10_out));
  system_axi_datamover_0_0_synchronizer_ff_48 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_11_out));
  system_axi_datamover_0_0_synchronizer_ff_49 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .in0(rd_rst_asreg),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ),
        .out(p_14_out));
  system_axi_datamover_0_0_synchronizer_ff_50 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .in0(wr_rst_asreg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ),
        .out(p_15_out));
  system_axi_datamover_0_0_synchronizer_ff_51 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst 
       (.AS(rd_rst_comb),
        .in0(rd_rst_asreg),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(p_14_out),
        .rd_rst_active(rd_rst_active));
  system_axi_datamover_0_0_synchronizer_ff_52 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .in0(wr_rst_asreg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_15_out));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sig_fifo_ainit_0),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(sig_fifo_ainit_0),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sig_fifo_ainit_0),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(sig_fifo_ainit_0),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module system_axi_datamover_0_0_reset_blk_ramfifo_84
   (out,
    \gv.ram_valid_d1_reg ,
    ram_full_i_reg,
    \gic0.gc1.count_reg[3] ,
    wr_rst_busy_i2_out,
    SR,
    s_axis_mm2s_cmd_tready,
    tmp_ram_rd_en,
    m_axi_mm2s_aclk,
    m_axis_mm2s_cmdsts_aclk,
    sig_fifo_ainit,
    sig_inhibit_rdy_n,
    ram_full_i_reg_0,
    E);
  output out;
  output [0:0]\gv.ram_valid_d1_reg ;
  output ram_full_i_reg;
  output \gic0.gc1.count_reg[3] ;
  output wr_rst_busy_i2_out;
  output [0:0]SR;
  output s_axis_mm2s_cmd_tready;
  output tmp_ram_rd_en;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_cmdsts_aclk;
  input sig_fifo_ainit;
  input sig_inhibit_rdy_n;
  input ram_full_i_reg_0;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire \arst_sync_q[1]_2 ;
  wire \arst_sync_q[2]_3 ;
  wire \arst_sync_q[3]_4 ;
  wire \arst_sync_q[4]_5 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire \grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_cmdsts_aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_3 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_4 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ;
  wire out;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_8_out;
  wire p_9_out;
  wire ram_full_i_reg_0;
  wire rd_rst_active;
  wire rd_rst_asreg;
  wire rd_rst_comb;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  wire \rrst_q[1]_6 ;
  wire \rrst_q[2]_7 ;
  wire \rrst_wr_q[2]_8 ;
  wire \rrst_wr_q[3]_10 ;
  wire \rrst_wr_q[4]_12 ;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire s_axis_mm2s_cmd_tready;
  wire sckt_rd_rst_d1;
  wire sckt_wr_rst_i_q;
  wire sckt_wrst_i;
  wire sig_fifo_ainit;
  wire sig_inhibit_rdy_n;
  wire tmp_ram_rd_en;
  wire wr_rst_asreg;
  wire wr_rst_busy_i2_out;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;
  wire \wrst_ext_q[2]_9 ;
  wire \wrst_ext_q[3]_11 ;
  wire \wrst_ext_q[4]_13 ;

  assign \gic0.gc1.count_reg[3]  = rst_d3;
  assign \gv.ram_valid_d1_reg [0] = rd_rst_reg[2];
  assign ram_full_i_reg = rst_d2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  LUT2 #(
    .INIT(4'hE)) 
    \grstd1.grst_full.grst_f.rst_d3_i_1 
       (.I0(SR),
        .I1(rst_d2),
        .O(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_i_1_n_0 ),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  system_axi_datamover_0_0_synchronizer_ff_85 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_2 ),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(rst_wr_reg2));
  system_axi_datamover_0_0_synchronizer_ff_86 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[1]_2 ),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(\arst_sync_q[2]_3 ));
  system_axi_datamover_0_0_synchronizer_ff_87 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[3]_4 ),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(\arst_sync_q[2]_3 ));
  system_axi_datamover_0_0_synchronizer_ff_88 \ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst 
       (.\Q_reg_reg[0]_0 (\arst_sync_q[3]_4 ),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(\arst_sync_q[4]_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ),
        .Q(fifo_rrst_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_4 ),
        .Q(fifo_wrst_done),
        .R(1'b0));
  system_axi_datamover_0_0_synchronizer_ff_89 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst 
       (.in0(sckt_wrst_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\rrst_q[1]_6 ));
  system_axi_datamover_0_0_synchronizer_ff_90 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (p_9_out),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(out));
  system_axi_datamover_0_0_synchronizer_ff_91 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst 
       (.in0(sckt_wrst_i),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(p_8_out));
  system_axi_datamover_0_0_synchronizer_ff_92 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst 
       (.\Q_reg_reg[0]_0 (\rrst_q[2]_7 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(\rrst_q[1]_6 ));
  system_axi_datamover_0_0_synchronizer_ff_93 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (p_9_out),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(\rrst_wr_q[2]_8 ));
  system_axi_datamover_0_0_synchronizer_ff_94 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_9 ),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(p_8_out));
  system_axi_datamover_0_0_synchronizer_ff_95 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst 
       (.E(E),
        .\Q_reg_reg[0]_0 (\rrst_q[2]_7 ),
        .\Q_reg_reg[0]_1 (p_14_out),
        .\Q_reg_reg[0]_2 (p_12_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .out(out),
        .rd_rst_active(rd_rst_active),
        .sckt_rd_rst_d1(sckt_rd_rst_d1),
        .tmp_ram_rd_en(tmp_ram_rd_en));
  system_axi_datamover_0_0_synchronizer_ff_96 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_10 ),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(\rrst_wr_q[2]_8 ));
  system_axi_datamover_0_0_synchronizer_ff_97 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\wrst_ext_q[2]_9 ),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(\wrst_ext_q[3]_11 ));
  system_axi_datamover_0_0_synchronizer_ff_98 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_inst 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out));
  system_axi_datamover_0_0_synchronizer_ff_99 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[3]_10 ),
        .\Q_reg_reg[0]_1 (\wrst_ext_q[4]_13 ),
        .\Q_reg_reg[0]_2 (\arst_sync_q[4]_5 ),
        .fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .in0(sckt_wrst_i),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_1 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ),
        .out(\rrst_wr_q[4]_12 ));
  system_axi_datamover_0_0_synchronizer_ff_100 \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst 
       (.\Q_reg_reg[0]_0 (\rrst_wr_q[4]_12 ),
        .\Q_reg_reg[0]_1 (\arst_sync_q[4]_5 ),
        .\Q_reg_reg[0]_2 (\arst_sync_q[2]_3 ),
        .\Q_reg_reg[0]_3 (\arst_sync_q[3]_4 ),
        .fifo_rrst_done(fifo_rrst_done),
        .fifo_wrst_done(fifo_wrst_done),
        .\grstd1.grst_full.grst_f.rst_d3_reg (rst_d3),
        .in0(sckt_wrst_i),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg (\wrst_ext_q[4]_13 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_4 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_3 ),
        .\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg (wr_rst_busy_i2_out),
        .out(\wrst_ext_q[3]_11 ),
        .ram_full_i_reg(ram_full_i_reg_0),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .sckt_wr_rst_i_q(sckt_wr_rst_i_q),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst_n_3 ),
        .Q(SR),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(wr_rst_busy_i2_out),
        .Q(sckt_wr_rst_i_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst_n_2 ),
        .Q(sckt_wrst_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_2 ),
        .Q(rd_rst_active),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst_n_3 ),
        .Q(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sckt_rd_rst_d1),
        .R(1'b0));
  system_axi_datamover_0_0_synchronizer_ff_101 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_10_out));
  system_axi_datamover_0_0_synchronizer_ff_102 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(p_11_out));
  system_axi_datamover_0_0_synchronizer_ff_103 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_10_out));
  system_axi_datamover_0_0_synchronizer_ff_104 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(p_11_out));
  system_axi_datamover_0_0_synchronizer_ff_105 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_12_out),
        .in0(rd_rst_asreg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ),
        .out(p_14_out));
  system_axi_datamover_0_0_synchronizer_ff_106 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_13_out),
        .in0(wr_rst_asreg),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ),
        .out(p_15_out));
  system_axi_datamover_0_0_synchronizer_ff_107 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst 
       (.AS(rd_rst_comb),
        .in0(rd_rst_asreg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(p_14_out),
        .rd_rst_active(rd_rst_active));
  system_axi_datamover_0_0_synchronizer_ff_108 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .in0(wr_rst_asreg),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(p_15_out));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rd_rst_comb),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sig_fifo_ainit),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(sig_fifo_ainit),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sig_fifo_ainit),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(sig_fifo_ainit),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff
   (\Q_reg_reg[0]_0 ,
    out,
    m_axis_s2mm_cmdsts_awclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axis_s2mm_cmdsts_awclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_10
   (\Q_reg_reg[0]_0 ,
    out,
    m_axis_s2mm_cmdsts_awclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axis_s2mm_cmdsts_awclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_100
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ,
    s_axis_mm2s_cmd_tready,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ,
    out,
    m_axis_mm2s_cmdsts_aclk,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    sig_inhibit_rdy_n,
    ram_full_i_reg,
    sckt_wr_rst_i_q,
    in0,
    \Q_reg_reg[0]_0 ,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    \Q_reg_reg[0]_3 ,
    fifo_rrst_done,
    fifo_wrst_done);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ;
  output s_axis_mm2s_cmd_tready;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ;
  input out;
  input m_axis_mm2s_cmdsts_aclk;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input sig_inhibit_rdy_n;
  input ram_full_i_reg;
  input sckt_wr_rst_i_q;
  input [0:0]in0;
  input \Q_reg_reg[0]_0 ;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input \Q_reg_reg[0]_3 ;
  input fifo_rrst_done;
  input fifo_wrst_done;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire \Q_reg_reg[0]_3 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire [0:0]in0;
  wire m_axis_mm2s_cmdsts_aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ;
  wire out;
  wire ram_full_i_reg;
  wire s_axis_mm2s_cmd_tready;
  wire sckt_wr_rst_i_q;
  wire sig_inhibit_rdy_n;

  assign \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_i_1 
       (.I0(fifo_rrst_done),
        .I1(fifo_wrst_done),
        .I2(Q_reg),
        .I3(out),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_i_1 
       (.I0(sckt_wr_rst_i_q),
        .I1(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    s_axis_mm2s_cmd_tready_INST_0
       (.I0(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ),
        .I1(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I2(sig_inhibit_rdy_n),
        .I3(ram_full_i_reg),
        .O(s_axis_mm2s_cmd_tready));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    s_axis_mm2s_cmd_tready_INST_0_i_1
       (.I0(in0),
        .I1(Q_reg),
        .I2(\Q_reg_reg[0]_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .I5(\Q_reg_reg[0]_3 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_101
   (out,
    in0,
    m_axi_mm2s_aclk);
  output out;
  input [0:0]in0;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_102
   (out,
    in0,
    m_axis_mm2s_cmdsts_aclk);
  output out;
  input [0:0]in0;
  input m_axis_mm2s_cmdsts_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axis_mm2s_cmdsts_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_103
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_mm2s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_104
   (\Q_reg_reg[0]_0 ,
    out,
    m_axis_mm2s_cmdsts_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axis_mm2s_cmdsts_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_105
   (out,
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ,
    \Q_reg_reg[0]_0 ,
    m_axi_mm2s_aclk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axi_mm2s_aclk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_106
   (out,
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ,
    \Q_reg_reg[0]_0 ,
    m_axis_mm2s_cmdsts_aclk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire m_axis_mm2s_cmdsts_aclk;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_107
   (AS,
    out,
    m_axi_mm2s_aclk,
    rd_rst_active,
    in0);
  output [0:0]AS;
  input out;
  input m_axi_mm2s_aclk;
  input rd_rst_active;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;
  wire out;
  wire rd_rst_active;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(in0),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_108
   (AS,
    out,
    m_axis_mm2s_cmdsts_aclk,
    in0);
  output [0:0]AS;
  input out;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_11
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ,
    \Q_reg_reg[0]_0 ,
    m_axi_s2mm_aclk,
    rd_rst_active,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    sckt_rd_rst_d1);
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axi_s2mm_aclk;
  input rd_rst_active;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input sckt_rd_rst_d1;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire m_axi_s2mm_aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  wire rd_rst_active;
  wire sckt_rd_rst_d1;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h222F2222)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1__1 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ));
  LUT5 #(
    .INIT(32'hD0DFD0D0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_i_1__1 
       (.I0(sckt_rd_rst_d1),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_12
   (\Q_reg_reg[0]_0 ,
    out,
    m_axis_s2mm_cmdsts_awclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axis_s2mm_cmdsts_awclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_13
   (out,
    \Q_reg_reg[0]_0 ,
    m_axis_s2mm_cmdsts_awclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input m_axis_s2mm_cmdsts_awclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axis_s2mm_cmdsts_awclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_135
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_mm2s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_136
   (out,
    \Q_reg_reg[0]_0 ,
    m_axi_mm2s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axi_mm2s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_137
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_mm2s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_138
   (out,
    \Q_reg_reg[0]_0 ,
    m_axi_mm2s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axi_mm2s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_139
   (out,
    in0,
    m_axis_mm2s_cmdsts_aclk);
  output out;
  input [0:0]in0;
  input m_axis_mm2s_cmdsts_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axis_mm2s_cmdsts_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_14
   (out,
    m_axi_s2mm_aclk);
  input out;
  input m_axi_s2mm_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_s2mm_aclk;
  wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_140
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_mm2s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_141
   (out,
    in0,
    m_axi_mm2s_aclk);
  output out;
  input [0:0]in0;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_142
   (\Q_reg_reg[0]_0 ,
    out,
    m_axis_mm2s_cmdsts_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axis_mm2s_cmdsts_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_143
   (out,
    \Q_reg_reg[0]_0 ,
    m_axi_mm2s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axi_mm2s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_144
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_mm2s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_145
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ,
    \Q_reg_reg[0]_0 ,
    m_axis_mm2s_cmdsts_aclk,
    rd_rst_active,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    sckt_rd_rst_d1);
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axis_mm2s_cmdsts_aclk;
  input rd_rst_active;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input sckt_rd_rst_d1;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire m_axis_mm2s_cmdsts_aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  wire rd_rst_active;
  wire sckt_rd_rst_d1;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h222F2222)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1__0 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ));
  LUT5 #(
    .INIT(32'hD0DFD0D0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_i_1__0 
       (.I0(sckt_rd_rst_d1),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_146
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_mm2s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_147
   (out,
    \Q_reg_reg[0]_0 ,
    m_axi_mm2s_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axi_mm2s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_148
   (out,
    m_axis_mm2s_cmdsts_aclk);
  input out;
  input m_axis_mm2s_cmdsts_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_149
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ,
    \Q_reg_reg[0]_0 ,
    m_axi_mm2s_aclk,
    fifo_rrst_done,
    fifo_wrst_done,
    \Q_reg_reg[0]_1 ,
    in0,
    \Q_reg_reg[0]_2 );
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axi_mm2s_aclk;
  input fifo_rrst_done;
  input fifo_wrst_done;
  input \Q_reg_reg[0]_1 ;
  input [0:0]in0;
  input \Q_reg_reg[0]_2 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F22)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_i_1__0 
       (.I0(fifo_rrst_done),
        .I1(fifo_wrst_done),
        .I2(Q_reg),
        .I3(\Q_reg_reg[0]_0 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ));
  LUT6 #(
    .INIT(64'h7777000F77770000)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_i_1__0 
       (.I0(fifo_wrst_done),
        .I1(fifo_rrst_done),
        .I2(Q_reg),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(in0),
        .I5(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_15
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ,
    \Q_reg_reg[0]_0 ,
    m_axis_s2mm_cmdsts_awclk,
    fifo_wrst_done,
    fifo_rrst_done,
    sckt_wrst_i,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 );
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axis_s2mm_cmdsts_awclk;
  input fifo_wrst_done;
  input fifo_rrst_done;
  input sckt_wrst_i;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire m_axis_s2mm_cmdsts_awclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  wire sckt_wrst_i;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_i_1__1 
       (.I0(fifo_wrst_done),
        .I1(fifo_rrst_done),
        .I2(Q_reg),
        .I3(\Q_reg_reg[0]_0 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ));
  LUT6 #(
    .INIT(64'h7700770F77007700)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_i_1__1 
       (.I0(fifo_rrst_done),
        .I1(fifo_wrst_done),
        .I2(Q_reg),
        .I3(sckt_wrst_i),
        .I4(\Q_reg_reg[0]_1 ),
        .I5(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_150
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ,
    mm2s_dbg_data,
    wr_rst_busy_i2_out,
    ram_full_fb_i_reg,
    E,
    \sig_next_tag_reg_reg[3] ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ,
    sig_rd_sts_okay_reg_reg,
    out,
    m_axi_mm2s_aclk,
    mm2s_dbg_sel,
    sig_inhibit_rdy_n,
    ram_full_i_reg,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    \gic0.gc1.count_d2_reg[3] ,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    sig_rsc2stat_status_valid,
    ram_full_fb_i_reg_0,
    sckt_wr_rst_i_q,
    in0,
    \Q_reg_reg[0]_0 ,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    \Q_reg_reg[0]_3 ,
    fifo_rrst_done,
    fifo_wrst_done,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 );
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ;
  output [0:0]mm2s_dbg_data;
  output wr_rst_busy_i2_out;
  output ram_full_fb_i_reg;
  output [0:0]E;
  output \sig_next_tag_reg_reg[3] ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ;
  output [0:0]sig_rd_sts_okay_reg_reg;
  input out;
  input m_axi_mm2s_aclk;
  input [0:0]mm2s_dbg_sel;
  input sig_inhibit_rdy_n;
  input ram_full_i_reg;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input \gic0.gc1.count_d2_reg[3] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input sig_rsc2stat_status_valid;
  input ram_full_fb_i_reg_0;
  input sckt_wr_rst_i_q;
  input [0:0]in0;
  input \Q_reg_reg[0]_0 ;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input \Q_reg_reg[0]_3 ;
  input fifo_rrst_done;
  input fifo_wrst_done;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire \Q_reg_reg[0]_3 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire \gic0.gc1.count_d2_reg[3] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;
  wire [0:0]mm2s_dbg_data;
  wire [0:0]mm2s_dbg_sel;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  wire out;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_i_reg;
  wire sckt_wr_rst_i_q;
  wire sig_inhibit_rdy_n;
  wire \sig_next_tag_reg_reg[3] ;
  wire [0:0]sig_rd_sts_okay_reg_reg;
  wire sig_rsc2stat_status_valid;
  wire wr_rst_busy_i2_out;

  assign \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg  = Q_reg;
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(wr_rst_busy_i2_out),
        .I1(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I2(ram_full_i_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_rsc2stat_status_valid),
        .I5(ram_full_fb_i_reg_0),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \mm2s_dbg_data[6]_INST_0 
       (.I0(mm2s_dbg_sel),
        .I1(sig_inhibit_rdy_n),
        .I2(ram_full_i_reg),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(wr_rst_busy_i2_out),
        .O(mm2s_dbg_data));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mm2s_dbg_data[6]_INST_0_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .I2(\Q_reg_reg[0]_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .I5(\Q_reg_reg[0]_3 ),
        .O(wr_rst_busy_i2_out));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_i_1__0 
       (.I0(fifo_rrst_done),
        .I1(fifo_wrst_done),
        .I2(Q_reg),
        .I3(out),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_i_1__0 
       (.I0(sckt_wr_rst_i_q),
        .I1(wr_rst_busy_i2_out),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ));
  LUT4 #(
    .INIT(16'h005D)) 
    ram_full_i_i_1__0
       (.I0(\gic0.gc1.count_d2_reg[3] ),
        .I1(E),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .O(ram_full_fb_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \sig_next_tag_reg[3]_i_4 
       (.I0(wr_rst_busy_i2_out),
        .I1(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I2(ram_full_i_reg),
        .I3(sig_inhibit_rdy_n),
        .O(\sig_next_tag_reg_reg[3] ));
  LUT6 #(
    .INIT(64'h01000000FFFFFFFF)) 
    sig_rd_sts_reg_full_i_1
       (.I0(wr_rst_busy_i2_out),
        .I1(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I2(ram_full_i_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_rsc2stat_status_valid),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .O(sig_rd_sts_okay_reg_reg));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_151
   (out,
    in0,
    m_axis_mm2s_cmdsts_aclk);
  output out;
  input [0:0]in0;
  input m_axis_mm2s_cmdsts_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axis_mm2s_cmdsts_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_152
   (out,
    in0,
    m_axi_mm2s_aclk);
  output out;
  input [0:0]in0;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_153
   (\Q_reg_reg[0]_0 ,
    out,
    m_axis_mm2s_cmdsts_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axis_mm2s_cmdsts_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_154
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_mm2s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_155
   (out,
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ,
    \Q_reg_reg[0]_0 ,
    m_axis_mm2s_cmdsts_aclk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire m_axis_mm2s_cmdsts_aclk;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_156
   (out,
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ,
    \Q_reg_reg[0]_0 ,
    m_axi_mm2s_aclk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axi_mm2s_aclk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_157
   (AS,
    out,
    m_axis_mm2s_cmdsts_aclk,
    rd_rst_active,
    in0);
  output [0:0]AS;
  input out;
  input m_axis_mm2s_cmdsts_aclk;
  input rd_rst_active;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;
  wire rd_rst_active;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(in0),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_158
   (AS,
    out,
    m_axi_mm2s_aclk,
    in0);
  output [0:0]AS;
  input out;
  input m_axi_mm2s_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;
  wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_16
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ,
    out,
    m_axis_s2mm_cmdsts_awclk,
    fifo_wrst_done,
    fifo_rrst_done);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ;
  input out;
  input m_axis_s2mm_cmdsts_awclk;
  input fifo_wrst_done;
  input fifo_rrst_done;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire m_axis_s2mm_cmdsts_awclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ;
  wire out;

  assign \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F22)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_i_1__1 
       (.I0(fifo_wrst_done),
        .I1(fifo_rrst_done),
        .I2(Q_reg),
        .I3(out),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_17
   (out,
    in0,
    m_axi_s2mm_aclk);
  output out;
  input [0:0]in0;
  input m_axi_s2mm_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axi_s2mm_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_18
   (out,
    in0,
    m_axis_s2mm_cmdsts_awclk);
  output out;
  input [0:0]in0;
  input m_axis_s2mm_cmdsts_awclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axis_s2mm_cmdsts_awclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_19
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_s2mm_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_s2mm_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_s2mm_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_2
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ,
    wr_rst_busy_i2_out,
    WEBWE,
    s_axis_s2mm_cmd_tready,
    \Q_reg_reg[0]_0 ,
    m_axis_s2mm_cmdsts_awclk,
    sckt_wr_rst_i_q,
    sckt_wrst_i,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    \Q_reg_reg[0]_3 ,
    \Q_reg_reg[0]_4 ,
    sig_inhibit_rdy_n,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    ram_full_i_reg,
    s_axis_s2mm_cmd_tvalid,
    ram_full_fb_i_reg);
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  output wr_rst_busy_i2_out;
  output [0:0]WEBWE;
  output s_axis_s2mm_cmd_tready;
  input \Q_reg_reg[0]_0 ;
  input m_axis_s2mm_cmdsts_awclk;
  input sckt_wr_rst_i_q;
  input sckt_wrst_i;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input \Q_reg_reg[0]_3 ;
  input \Q_reg_reg[0]_4 ;
  input sig_inhibit_rdy_n;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input ram_full_i_reg;
  input s_axis_s2mm_cmd_tvalid;
  input ram_full_fb_i_reg;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire \Q_reg_reg[0]_3 ;
  wire \Q_reg_reg[0]_4 ;
  wire [0:0]WEBWE;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axis_s2mm_cmdsts_awclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid;
  wire sckt_wr_rst_i_q;
  wire sckt_wrst_i;
  wire sig_inhibit_rdy_n;
  wire wr_rst_busy_i2_out;

  assign out = Q_reg;
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__1 
       (.I0(sig_inhibit_rdy_n),
        .I1(wr_rst_busy_i2_out),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(ram_full_i_reg),
        .I4(s_axis_s2mm_cmd_tvalid),
        .I5(ram_full_fb_i_reg),
        .O(WEBWE));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_i_1__1 
       (.I0(sckt_wr_rst_i_q),
        .I1(sckt_wrst_i),
        .I2(wr_rst_busy_i2_out),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ));
  LUT4 #(
    .INIT(16'h0002)) 
    s_axis_s2mm_cmd_tready_INST_0
       (.I0(sig_inhibit_rdy_n),
        .I1(wr_rst_busy_i2_out),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(ram_full_i_reg),
        .O(s_axis_s2mm_cmd_tready));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    s_axis_s2mm_cmd_tready_INST_0_i_1
       (.I0(Q_reg),
        .I1(\Q_reg_reg[0]_1 ),
        .I2(\Q_reg_reg[0]_2 ),
        .I3(\Q_reg_reg[0]_3 ),
        .I4(sckt_wrst_i),
        .I5(\Q_reg_reg[0]_4 ),
        .O(wr_rst_busy_i2_out));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_20
   (\Q_reg_reg[0]_0 ,
    out,
    m_axis_s2mm_cmdsts_awclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axis_s2mm_cmdsts_awclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_21
   (out,
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ,
    \Q_reg_reg[0]_0 ,
    m_axi_s2mm_aclk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axi_s2mm_aclk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire m_axi_s2mm_aclk;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__2 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_22
   (out,
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ,
    \Q_reg_reg[0]_0 ,
    m_axis_s2mm_cmdsts_awclk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire m_axis_s2mm_cmdsts_awclk;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_23
   (AS,
    out,
    m_axi_s2mm_aclk,
    rd_rst_active,
    in0);
  output [0:0]AS;
  input out;
  input m_axi_s2mm_aclk;
  input rd_rst_active;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_rst_active;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(in0),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_24
   (AS,
    out,
    m_axis_s2mm_cmdsts_awclk,
    in0);
  output [0:0]AS;
  input out;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_29
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_s2mm_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_s2mm_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_s2mm_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_3
   (\Q_reg_reg[0]_0 ,
    out,
    m_axis_s2mm_cmdsts_awclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axis_s2mm_cmdsts_awclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_30
   (out,
    p_5_out,
    wr_rst_busy_i2_out,
    s2mm_dbg_data,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ,
    WEBWE,
    sig_dqual_reg_empty_reg,
    \Q_reg_reg[0]_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_inhibit_rdy_n,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    ram_full_i_reg,
    sig_wsc2stat_status_valid,
    s2mm_dbg_sel,
    sckt_wr_rst_i_q,
    sckt_wrst_i,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    \Q_reg_reg[0]_3 ,
    \Q_reg_reg[0]_4 ,
    ram_full_fb_i_reg);
  output out;
  output p_5_out;
  output wr_rst_busy_i2_out;
  output [1:0]s2mm_dbg_data;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  output [0:0]WEBWE;
  output sig_dqual_reg_empty_reg;
  input \Q_reg_reg[0]_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_inhibit_rdy_n;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input ram_full_i_reg;
  input sig_wsc2stat_status_valid;
  input [0:0]s2mm_dbg_sel;
  input sckt_wr_rst_i_q;
  input sckt_wrst_i;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input \Q_reg_reg[0]_3 ;
  input \Q_reg_reg[0]_4 ;
  input ram_full_fb_i_reg;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire \Q_reg_reg[0]_3 ;
  wire \Q_reg_reg[0]_4 ;
  wire [0:0]WEBWE;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_s2mm_aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ;
  wire p_5_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire [1:0]s2mm_dbg_data;
  wire [0:0]s2mm_dbg_sel;
  wire sckt_wr_rst_i_q;
  wire sckt_wrst_i;
  wire sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;
  wire wr_rst_busy_i2_out;

  assign out = Q_reg;
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__0 
       (.I0(sig_inhibit_rdy_n),
        .I1(wr_rst_busy_i2_out),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(ram_full_i_reg),
        .I4(sig_wsc2stat_status_valid),
        .I5(ram_full_fb_i_reg),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(sig_stream_rst),
        .I1(sig_inhibit_rdy_n),
        .I2(wr_rst_busy_i2_out),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I4(ram_full_i_reg),
        .I5(sig_wsc2stat_status_valid),
        .O(p_5_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_i_1__2 
       (.I0(sckt_wr_rst_i_q),
        .I1(sckt_wrst_i),
        .I2(wr_rst_busy_i2_out),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \s2mm_dbg_data[20]_INST_0 
       (.I0(ram_full_i_reg),
        .I1(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I2(wr_rst_busy_i2_out),
        .I3(sig_inhibit_rdy_n),
        .I4(s2mm_dbg_sel),
        .O(s2mm_dbg_data[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s2mm_dbg_data[20]_INST_0_i_1 
       (.I0(Q_reg),
        .I1(\Q_reg_reg[0]_1 ),
        .I2(\Q_reg_reg[0]_2 ),
        .I3(\Q_reg_reg[0]_3 ),
        .I4(sckt_wrst_i),
        .I5(\Q_reg_reg[0]_4 ),
        .O(wr_rst_busy_i2_out));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \s2mm_dbg_data[6]_INST_0 
       (.I0(s2mm_dbg_sel),
        .I1(ram_full_i_reg),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(wr_rst_busy_i2_out),
        .I4(sig_inhibit_rdy_n),
        .O(s2mm_dbg_data[0]));
  LUT4 #(
    .INIT(16'h0002)) 
    sig_dqual_reg_full_i_6
       (.I0(sig_inhibit_rdy_n),
        .I1(wr_rst_busy_i2_out),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(ram_full_i_reg),
        .O(sig_dqual_reg_empty_reg));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_31
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_s2mm_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_s2mm_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_s2mm_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_32
   (out,
    \Q_reg_reg[0]_0 ,
    m_axi_s2mm_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input m_axi_s2mm_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axi_s2mm_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_33
   (out,
    sckt_wrst_i,
    m_axis_s2mm_cmdsts_awclk);
  output out;
  input sckt_wrst_i;
  input m_axis_s2mm_cmdsts_awclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_s2mm_cmdsts_awclk;
  wire sckt_wrst_i;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(sckt_wrst_i),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_34
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_s2mm_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_s2mm_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_s2mm_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_35
   (out,
    sckt_wrst_i,
    m_axi_s2mm_aclk);
  output out;
  input sckt_wrst_i;
  input m_axi_s2mm_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_s2mm_aclk;
  wire sckt_wrst_i;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sckt_wrst_i),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_36
   (\Q_reg_reg[0]_0 ,
    out,
    m_axis_s2mm_cmdsts_awclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axis_s2mm_cmdsts_awclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_37
   (out,
    \Q_reg_reg[0]_0 ,
    m_axi_s2mm_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input m_axi_s2mm_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axi_s2mm_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_38
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_s2mm_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_s2mm_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_s2mm_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_39
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ,
    \Q_reg_reg[0]_0 ,
    m_axis_s2mm_cmdsts_awclk,
    rd_rst_active,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    sckt_rd_rst_d1);
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axis_s2mm_cmdsts_awclk;
  input rd_rst_active;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input sckt_rd_rst_d1;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire m_axis_s2mm_cmdsts_awclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  wire rd_rst_active;
  wire sckt_rd_rst_d1;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h222F2222)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1__2 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ));
  LUT5 #(
    .INIT(32'hD0DFD0D0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_i_1__2 
       (.I0(sckt_rd_rst_d1),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_4
   (out,
    \Q_reg_reg[0]_0 ,
    m_axis_s2mm_cmdsts_awclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input m_axis_s2mm_cmdsts_awclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axis_s2mm_cmdsts_awclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_40
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_s2mm_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_s2mm_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_s2mm_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_41
   (out,
    \Q_reg_reg[0]_0 ,
    m_axi_s2mm_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input m_axi_s2mm_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axi_s2mm_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_42
   (out,
    m_axis_s2mm_cmdsts_awclk);
  input out;
  input m_axis_s2mm_cmdsts_awclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_43
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ,
    \Q_reg_reg[0]_0 ,
    m_axi_s2mm_aclk,
    fifo_wrst_done,
    fifo_rrst_done,
    sckt_wrst_i,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 );
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axi_s2mm_aclk;
  input fifo_wrst_done;
  input fifo_rrst_done;
  input sckt_wrst_i;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire m_axi_s2mm_aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  wire sckt_wrst_i;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_i_1__2 
       (.I0(fifo_wrst_done),
        .I1(fifo_rrst_done),
        .I2(Q_reg),
        .I3(\Q_reg_reg[0]_0 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ));
  LUT6 #(
    .INIT(64'h7700770F77007700)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_i_1__2 
       (.I0(fifo_rrst_done),
        .I1(fifo_wrst_done),
        .I2(Q_reg),
        .I3(sckt_wrst_i),
        .I4(\Q_reg_reg[0]_1 ),
        .I5(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_44
   (\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ,
    out,
    m_axi_s2mm_aclk,
    fifo_wrst_done,
    fifo_rrst_done);
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ;
  input out;
  input m_axi_s2mm_aclk;
  input fifo_wrst_done;
  input fifo_rrst_done;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire m_axi_s2mm_aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ;
  wire out;

  assign \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F22)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_i_1__2 
       (.I0(fifo_wrst_done),
        .I1(fifo_rrst_done),
        .I2(Q_reg),
        .I3(out),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_wrst_done_reg_0 ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_45
   (out,
    in0,
    m_axis_s2mm_cmdsts_awclk);
  output out;
  input [0:0]in0;
  input m_axis_s2mm_cmdsts_awclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axis_s2mm_cmdsts_awclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_46
   (out,
    in0,
    m_axi_s2mm_aclk);
  output out;
  input [0:0]in0;
  input m_axi_s2mm_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axi_s2mm_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_47
   (\Q_reg_reg[0]_0 ,
    out,
    m_axis_s2mm_cmdsts_awclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axis_s2mm_cmdsts_awclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_48
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_s2mm_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_s2mm_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_s2mm_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_49
   (out,
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ,
    \Q_reg_reg[0]_0 ,
    m_axis_s2mm_cmdsts_awclk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire m_axis_s2mm_cmdsts_awclk;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_5
   (out,
    sckt_wrst_i,
    m_axi_s2mm_aclk);
  output out;
  input sckt_wrst_i;
  input m_axi_s2mm_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_s2mm_aclk;
  wire sckt_wrst_i;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sckt_wrst_i),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_50
   (out,
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ,
    \Q_reg_reg[0]_0 ,
    m_axi_s2mm_aclk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axi_s2mm_aclk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire m_axi_s2mm_aclk;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__2 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_51
   (AS,
    out,
    m_axis_s2mm_cmdsts_awclk,
    rd_rst_active,
    in0);
  output [0:0]AS;
  input out;
  input m_axis_s2mm_cmdsts_awclk;
  input rd_rst_active;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;
  wire rd_rst_active;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(in0),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_52
   (AS,
    out,
    m_axi_s2mm_aclk,
    in0);
  output [0:0]AS;
  input out;
  input m_axi_s2mm_aclk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axi_s2mm_aclk;
  wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__2 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_6
   (\Q_reg_reg[0]_0 ,
    out,
    m_axis_s2mm_cmdsts_awclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axis_s2mm_cmdsts_awclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_7
   (out,
    sckt_wrst_i,
    m_axis_s2mm_cmdsts_awclk);
  output out;
  input sckt_wrst_i;
  input m_axis_s2mm_cmdsts_awclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_s2mm_cmdsts_awclk;
  wire sckt_wrst_i;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(sckt_wrst_i),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_8
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_s2mm_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_s2mm_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_s2mm_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_85
   (\Q_reg_reg[0]_0 ,
    out,
    m_axis_mm2s_cmdsts_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axis_mm2s_cmdsts_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_86
   (out,
    \Q_reg_reg[0]_0 ,
    m_axis_mm2s_cmdsts_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input m_axis_mm2s_cmdsts_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axis_mm2s_cmdsts_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_87
   (\Q_reg_reg[0]_0 ,
    out,
    m_axis_mm2s_cmdsts_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axis_mm2s_cmdsts_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_88
   (out,
    \Q_reg_reg[0]_0 ,
    m_axis_mm2s_cmdsts_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input m_axis_mm2s_cmdsts_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axis_mm2s_cmdsts_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_89
   (out,
    in0,
    m_axi_mm2s_aclk);
  output out;
  input [0:0]in0;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axi_mm2s_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_9
   (out,
    \Q_reg_reg[0]_0 ,
    m_axis_s2mm_cmdsts_awclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input m_axis_s2mm_cmdsts_awclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axis_s2mm_cmdsts_awclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_90
   (\Q_reg_reg[0]_0 ,
    out,
    m_axis_mm2s_cmdsts_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axis_mm2s_cmdsts_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_91
   (out,
    in0,
    m_axis_mm2s_cmdsts_aclk);
  output out;
  input [0:0]in0;
  input m_axis_mm2s_cmdsts_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire m_axis_mm2s_cmdsts_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_92
   (\Q_reg_reg[0]_0 ,
    out,
    m_axi_mm2s_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_93
   (out,
    \Q_reg_reg[0]_0 ,
    m_axis_mm2s_cmdsts_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input m_axis_mm2s_cmdsts_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axis_mm2s_cmdsts_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_94
   (\Q_reg_reg[0]_0 ,
    out,
    m_axis_mm2s_cmdsts_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axis_mm2s_cmdsts_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_95
   (out,
    tmp_ram_rd_en,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ,
    \Q_reg_reg[0]_0 ,
    m_axi_mm2s_aclk,
    E,
    rd_rst_active,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ,
    \Q_reg_reg[0]_1 ,
    \Q_reg_reg[0]_2 ,
    sckt_rd_rst_d1);
  output out;
  output tmp_ram_rd_en;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input rd_rst_active;
  input \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  input \Q_reg_reg[0]_1 ;
  input \Q_reg_reg[0]_2 ;
  input sckt_rd_rst_d1;

  wire [0:0]E;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire m_axi_mm2s_aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ;
  wire rd_rst_active;
  wire sckt_rd_rst_d1;
  wire tmp_ram_rd_en;

  assign out = Q_reg;
  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1 
       (.I0(Q_reg),
        .I1(E),
        .O(tmp_ram_rd_en));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h222F2222)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1 
       (.I0(rd_rst_active),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg ));
  LUT5 #(
    .INIT(32'hD0DFD0D0)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_i_1 
       (.I0(sckt_rd_rst_d1),
        .I1(Q_reg),
        .I2(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg_0 ),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_middle_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_96
   (\Q_reg_reg[0]_0 ,
    out,
    m_axis_mm2s_cmdsts_aclk);
  output \Q_reg_reg[0]_0 ;
  input out;
  input m_axis_mm2s_cmdsts_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_97
   (out,
    \Q_reg_reg[0]_0 ,
    m_axis_mm2s_cmdsts_aclk);
  output out;
  input \Q_reg_reg[0]_0 ;
  input m_axis_mm2s_cmdsts_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axis_mm2s_cmdsts_aclk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_98
   (out,
    m_axi_mm2s_aclk);
  input out;
  input m_axi_mm2s_aclk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire m_axi_mm2s_aclk;
  wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff_99
   (out,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ,
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ,
    \Q_reg_reg[0]_0 ,
    m_axis_mm2s_cmdsts_aclk,
    fifo_rrst_done,
    fifo_wrst_done,
    \Q_reg_reg[0]_1 ,
    in0,
    \Q_reg_reg[0]_2 );
  output out;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  output \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;
  input \Q_reg_reg[0]_0 ;
  input m_axis_mm2s_cmdsts_aclk;
  input fifo_rrst_done;
  input fifo_wrst_done;
  input \Q_reg_reg[0]_1 ;
  input [0:0]in0;
  input \Q_reg_reg[0]_2 ;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire \Q_reg_reg[0]_1 ;
  wire \Q_reg_reg[0]_2 ;
  wire fifo_rrst_done;
  wire fifo_wrst_done;
  wire [0:0]in0;
  wire m_axis_mm2s_cmdsts_aclk;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ;
  wire \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F22)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_i_1 
       (.I0(fifo_rrst_done),
        .I1(fifo_wrst_done),
        .I2(Q_reg),
        .I3(\Q_reg_reg[0]_0 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg ));
  LUT6 #(
    .INIT(64'h7777000F77770000)) 
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_i_1 
       (.I0(fifo_wrst_done),
        .I1(fifo_rrst_done),
        .I2(Q_reg),
        .I3(\Q_reg_reg[0]_1 ),
        .I4(in0),
        .I5(\Q_reg_reg[0]_2 ),
        .O(\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wrst_i_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff__parameterized0
   (D,
    Q,
    m_axi_s2mm_aclk,
    \Q_reg_reg[0]_0 );
  output [3:0]D;
  input [3:0]Q;
  input m_axi_s2mm_aclk;
  input \Q_reg_reg[0]_0 ;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axi_s2mm_aclk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff__parameterized0_120
   (D,
    Q,
    m_axi_mm2s_aclk,
    \Q_reg_reg[0]_0 );
  output [3:0]D;
  input [3:0]Q;
  input m_axi_mm2s_aclk;
  input \Q_reg_reg[0]_0 ;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axi_mm2s_aclk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff__parameterized0_170
   (D,
    Q,
    m_axis_mm2s_cmdsts_aclk,
    \Q_reg_reg[0]_0 );
  output [3:0]D;
  input [3:0]Q;
  input m_axis_mm2s_cmdsts_aclk;
  input \Q_reg_reg[0]_0 ;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axis_mm2s_cmdsts_aclk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff__parameterized0_58
   (D,
    Q,
    m_axis_s2mm_cmdsts_awclk,
    \Q_reg_reg[0]_0 );
  output [3:0]D;
  input [3:0]Q;
  input m_axis_s2mm_cmdsts_awclk;
  input \Q_reg_reg[0]_0 ;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire m_axis_s2mm_cmdsts_awclk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff__parameterized1
   (D,
    Q,
    m_axis_s2mm_cmdsts_awclk,
    SR);
  output [3:0]D;
  input [3:0]Q;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]SR;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [0:0]SR;
  wire m_axis_s2mm_cmdsts_awclk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff__parameterized1_121
   (D,
    Q,
    m_axis_mm2s_cmdsts_aclk,
    SR);
  output [3:0]D;
  input [3:0]Q;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]SR;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [0:0]SR;
  wire m_axis_mm2s_cmdsts_aclk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff__parameterized1_171
   (D,
    Q,
    m_axi_mm2s_aclk,
    SR);
  output [3:0]D;
  input [3:0]Q;
  input m_axi_mm2s_aclk;
  input [0:0]SR;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff__parameterized1_59
   (D,
    Q,
    m_axi_s2mm_aclk,
    SR);
  output [3:0]D;
  input [3:0]Q;
  input m_axi_s2mm_aclk;
  input [0:0]SR;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;

  assign D[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff__parameterized2
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    m_axi_s2mm_aclk,
    \Q_reg_reg[0]_0 );
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input m_axi_s2mm_aclk;
  input \Q_reg_reg[0]_0 ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire m_axi_s2mm_aclk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1__1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff__parameterized2_122
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    m_axi_mm2s_aclk,
    \Q_reg_reg[0]_0 );
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input m_axi_mm2s_aclk;
  input \Q_reg_reg[0]_0 ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire m_axi_mm2s_aclk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff__parameterized2_172
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    m_axis_mm2s_cmdsts_aclk,
    \Q_reg_reg[0]_0 );
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input m_axis_mm2s_cmdsts_aclk;
  input \Q_reg_reg[0]_0 ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire m_axis_mm2s_cmdsts_aclk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1__0 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff__parameterized2_60
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    m_axis_s2mm_cmdsts_awclk,
    \Q_reg_reg[0]_0 );
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input m_axis_s2mm_cmdsts_awclk;
  input \Q_reg_reg[0]_0 ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire m_axis_s2mm_cmdsts_awclk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(\Q_reg_reg[0]_0 ),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1__2 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff__parameterized3
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    m_axis_s2mm_cmdsts_awclk,
    SR);
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input m_axis_s2mm_cmdsts_awclk;
  input [0:0]SR;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire [0:0]SR;
  wire m_axis_s2mm_cmdsts_awclk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1__1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff__parameterized3_123
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    m_axis_mm2s_cmdsts_aclk,
    SR);
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input m_axis_mm2s_cmdsts_aclk;
  input [0:0]SR;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire [0:0]SR;
  wire m_axis_mm2s_cmdsts_aclk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff__parameterized3_173
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    m_axi_mm2s_aclk,
    SR);
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input m_axi_mm2s_aclk;
  input [0:0]SR;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1__0 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module system_axi_datamover_0_0_synchronizer_ff__parameterized3_61
   (out,
    D,
    \Q_reg_reg[3]_0 ,
    m_axi_s2mm_aclk,
    SR);
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input m_axi_s2mm_aclk;
  input [0:0]SR;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;

  assign out[3:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1__2 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module system_axi_datamover_0_0_updn_cntr
   (sig_ok_to_post_rd_addr0,
    \sig_token_cntr_reg[0] ,
    \sig_token_cntr_reg[3] ,
    sig_posted_to_axi_2_reg,
    E,
    SR,
    ram_full_i_reg,
    m_axi_mm2s_aclk);
  output sig_ok_to_post_rd_addr0;
  input \sig_token_cntr_reg[0] ;
  input [3:0]\sig_token_cntr_reg[3] ;
  input sig_posted_to_axi_2_reg;
  input [0:0]E;
  input [0:0]SR;
  input [0:0]ram_full_i_reg;
  input m_axi_mm2s_aclk;

  wire [0:0]E;
  wire [0:0]SR;
  wire \count[0]_i_1_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire \count[4]_i_3_n_0 ;
  wire \count[4]_i_4_n_0 ;
  wire \count[4]_i_5_n_0 ;
  wire \count[4]_i_6_n_0 ;
  wire \count[6]_i_3_n_0 ;
  wire \count[6]_i_4_n_0 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire \count_reg[6]_i_2_n_3 ;
  wire \count_reg[6]_i_2_n_6 ;
  wire \count_reg[6]_i_2_n_7 ;
  wire [6:4]count_reg__0;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire \count_reg_n_0_[3] ;
  wire m_axi_mm2s_aclk;
  wire [0:0]ram_full_i_reg;
  wire sig_ok_to_post_rd_addr0;
  wire sig_ok_to_post_rd_addr_i_3_n_0;
  wire sig_posted_to_axi_2_reg;
  wire \sig_token_cntr_reg[0] ;
  wire [3:0]\sig_token_cntr_reg[3] ;
  wire [3:1]\NLW_count_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_count_reg[6]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(\count_reg_n_0_[0] ),
        .O(\count[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[4]_i_2 
       (.I0(\count_reg_n_0_[1] ),
        .O(\count[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[4]_i_3 
       (.I0(\count_reg_n_0_[3] ),
        .I1(count_reg__0[4]),
        .O(\count[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[4]_i_4 
       (.I0(\count_reg_n_0_[2] ),
        .I1(\count_reg_n_0_[3] ),
        .O(\count[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[4]_i_5 
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[2] ),
        .O(\count[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count[4]_i_6 
       (.I0(\count_reg_n_0_[1] ),
        .I1(E),
        .O(\count[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[6]_i_3 
       (.I0(count_reg__0[5]),
        .I1(count_reg__0[6]),
        .O(\count[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[6]_i_4 
       (.I0(count_reg__0[4]),
        .I1(count_reg__0[5]),
        .O(\count[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_i_reg),
        .D(\count[0]_i_1_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_i_reg),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(\count_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_i_reg),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(\count_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_i_reg),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(\count_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_i_reg),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(count_reg__0[4]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(\count_reg_n_0_[0] ),
        .DI({\count_reg_n_0_[3] ,\count_reg_n_0_[2] ,\count_reg_n_0_[1] ,\count[4]_i_2_n_0 }),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S({\count[4]_i_3_n_0 ,\count[4]_i_4_n_0 ,\count[4]_i_5_n_0 ,\count[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_i_reg),
        .D(\count_reg[6]_i_2_n_7 ),
        .Q(count_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(ram_full_i_reg),
        .D(\count_reg[6]_i_2_n_6 ),
        .Q(count_reg__0[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \count_reg[6]_i_2 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\NLW_count_reg[6]_i_2_CO_UNCONNECTED [3:1],\count_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,count_reg__0[4]}),
        .O({\NLW_count_reg[6]_i_2_O_UNCONNECTED [3:2],\count_reg[6]_i_2_n_6 ,\count_reg[6]_i_2_n_7 }),
        .S({1'b0,1'b0,\count[6]_i_3_n_0 ,\count[6]_i_4_n_0 }));
  LUT6 #(
    .INIT(64'h0000000000D04D04)) 
    sig_ok_to_post_rd_addr_i_2
       (.I0(count_reg__0[6]),
        .I1(sig_ok_to_post_rd_addr_i_3_n_0),
        .I2(\sig_token_cntr_reg[0] ),
        .I3(\sig_token_cntr_reg[3] [2]),
        .I4(\sig_token_cntr_reg[3] [3]),
        .I5(sig_posted_to_axi_2_reg),
        .O(sig_ok_to_post_rd_addr0));
  LUT4 #(
    .INIT(16'h4513)) 
    sig_ok_to_post_rd_addr_i_3
       (.I0(count_reg__0[5]),
        .I1(\sig_token_cntr_reg[3] [0]),
        .I2(count_reg__0[4]),
        .I3(\sig_token_cntr_reg[3] [1]),
        .O(sig_ok_to_post_rd_addr_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module system_axi_datamover_0_0_wr_bin_cntr
   (ram_full_fb_i_reg,
    Q,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    WEBWE,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    SR,
    m_axis_s2mm_cmdsts_awclk);
  output ram_full_fb_i_reg;
  output [3:0]Q;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [0:0]WEBWE;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [0:0]SR;
  input m_axis_s2mm_cmdsts_awclk;

  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \gwas.wsts/comp1 ;
  wire \gwas.wsts/comp2 ;
  wire m_axis_s2mm_cmdsts_awclk;
  wire [3:0]p_14_out;
  wire [3:0]plusOp__1;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_4__1_n_0;
  wire ram_full_i_i_5__1_n_0;
  wire [3:0]wr_pntr_plus2;
  wire [3:0]wr_pntr_plus3;

  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc1.count[0]_i_1__1 
       (.I0(wr_pntr_plus3[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc1.count[1]_i_1__1 
       (.I0(wr_pntr_plus3[0]),
        .I1(wr_pntr_plus3[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc1.count[2]_i_1__1 
       (.I0(wr_pntr_plus3[0]),
        .I1(wr_pntr_plus3[1]),
        .I2(wr_pntr_plus3[2]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc1.count[3]_i_1__1 
       (.I0(wr_pntr_plus3[1]),
        .I1(wr_pntr_plus3[0]),
        .I2(wr_pntr_plus3[2]),
        .I3(wr_pntr_plus3[3]),
        .O(plusOp__1[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(WEBWE),
        .D(wr_pntr_plus3[0]),
        .Q(wr_pntr_plus2[0]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d1_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(WEBWE),
        .D(wr_pntr_plus3[1]),
        .Q(wr_pntr_plus2[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(WEBWE),
        .D(wr_pntr_plus3[2]),
        .Q(wr_pntr_plus2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(WEBWE),
        .D(wr_pntr_plus3[3]),
        .Q(wr_pntr_plus2[3]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d2_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(WEBWE),
        .D(wr_pntr_plus2[0]),
        .Q(p_14_out[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(WEBWE),
        .D(wr_pntr_plus2[1]),
        .Q(p_14_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(WEBWE),
        .D(wr_pntr_plus2[2]),
        .Q(p_14_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(WEBWE),
        .D(wr_pntr_plus2[3]),
        .Q(p_14_out[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(WEBWE),
        .D(p_14_out[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(WEBWE),
        .D(p_14_out[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(WEBWE),
        .D(p_14_out[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(WEBWE),
        .D(p_14_out[3]),
        .Q(Q[3]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[0] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(WEBWE),
        .D(plusOp__1[0]),
        .Q(wr_pntr_plus3[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[1] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(WEBWE),
        .D(plusOp__1[1]),
        .Q(wr_pntr_plus3[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[2] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(WEBWE),
        .D(plusOp__1[2]),
        .Q(wr_pntr_plus3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[3] 
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(WEBWE),
        .D(plusOp__1[3]),
        .Q(wr_pntr_plus3[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h00F8)) 
    ram_full_i_i_1__1
       (.I0(\gwas.wsts/comp2 ),
        .I1(WEBWE),
        .I2(\gwas.wsts/comp1 ),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .O(ram_full_fb_i_reg));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_2__1
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I1(wr_pntr_plus2[3]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .I3(wr_pntr_plus2[2]),
        .I4(ram_full_i_i_4__1_n_0),
        .O(\gwas.wsts/comp2 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_3__1
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I1(p_14_out[3]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .I3(p_14_out[2]),
        .I4(ram_full_i_i_5__1_n_0),
        .O(\gwas.wsts/comp1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_4__1
       (.I0(wr_pntr_plus2[1]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .I2(wr_pntr_plus2[0]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .O(ram_full_i_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_5__1
       (.I0(p_14_out[1]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .I2(p_14_out[0]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .O(ram_full_i_i_5__1_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module system_axi_datamover_0_0_wr_bin_cntr_116
   (ram_full_fb_i_reg,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    SR,
    E,
    m_axis_mm2s_cmdsts_aclk);
  output ram_full_fb_i_reg;
  output [3:0]Q;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [0:0]SR;
  input [0:0]E;
  input m_axis_mm2s_cmdsts_aclk;

  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire m_axis_mm2s_cmdsts_aclk;
  wire [3:0]plusOp__1;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_5_n_0;
  wire [3:0]wr_pntr_plus2;
  wire [3:0]wr_pntr_plus3;

  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc1.count[0]_i_1 
       (.I0(wr_pntr_plus3[0]),
        .O(plusOp__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc1.count[1]_i_1 
       (.I0(wr_pntr_plus3[0]),
        .I1(wr_pntr_plus3[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gic0.gc1.count[2]_i_1 
       (.I0(wr_pntr_plus3[2]),
        .I1(wr_pntr_plus3[1]),
        .I2(wr_pntr_plus3[0]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gic0.gc1.count[3]_i_1 
       (.I0(wr_pntr_plus3[3]),
        .I1(wr_pntr_plus3[0]),
        .I2(wr_pntr_plus3[1]),
        .I3(wr_pntr_plus3[2]),
        .O(plusOp__1[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(wr_pntr_plus3[0]),
        .Q(wr_pntr_plus2[0]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d1_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(wr_pntr_plus3[1]),
        .Q(wr_pntr_plus2[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(wr_pntr_plus3[2]),
        .Q(wr_pntr_plus2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(wr_pntr_plus3[3]),
        .Q(wr_pntr_plus2[3]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d2_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(wr_pntr_plus2[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(wr_pntr_plus2[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(wr_pntr_plus2[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[0] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(plusOp__1[0]),
        .Q(wr_pntr_plus3[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[1] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(plusOp__1[1]),
        .Q(wr_pntr_plus3[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[2] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(plusOp__1[2]),
        .Q(wr_pntr_plus3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[3] 
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(E),
        .D(plusOp__1[3]),
        .Q(wr_pntr_plus3[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_3
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .I1(wr_pntr_plus2[0]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .I3(wr_pntr_plus2[1]),
        .I4(ram_full_i_i_5_n_0),
        .O(ram_full_fb_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_5
       (.I0(wr_pntr_plus2[2]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .I2(wr_pntr_plus2[3]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .O(ram_full_i_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module system_axi_datamover_0_0_wr_bin_cntr_166
   (ram_full_fb_i_reg,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    SR,
    E,
    m_axi_mm2s_aclk);
  output ram_full_fb_i_reg;
  output [3:0]Q;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [0:0]SR;
  input [0:0]E;
  input m_axi_mm2s_aclk;

  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire m_axi_mm2s_aclk;
  wire [3:0]plusOp__2;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_5__0_n_0;
  wire [3:0]wr_pntr_plus2;
  wire [3:0]wr_pntr_plus3;

  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc1.count[0]_i_1__0 
       (.I0(wr_pntr_plus3[0]),
        .O(plusOp__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc1.count[1]_i_1__0 
       (.I0(wr_pntr_plus3[0]),
        .I1(wr_pntr_plus3[1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gic0.gc1.count[2]_i_1__0 
       (.I0(wr_pntr_plus3[2]),
        .I1(wr_pntr_plus3[1]),
        .I2(wr_pntr_plus3[0]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gic0.gc1.count[3]_i_1__0 
       (.I0(wr_pntr_plus3[3]),
        .I1(wr_pntr_plus3[0]),
        .I2(wr_pntr_plus3[1]),
        .I3(wr_pntr_plus3[2]),
        .O(plusOp__2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(wr_pntr_plus3[0]),
        .Q(wr_pntr_plus2[0]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(wr_pntr_plus3[1]),
        .Q(wr_pntr_plus2[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(wr_pntr_plus3[2]),
        .Q(wr_pntr_plus2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(wr_pntr_plus3[3]),
        .Q(wr_pntr_plus2[3]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(wr_pntr_plus2[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram [3]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[0]),
        .Q(wr_pntr_plus3[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[1]),
        .Q(wr_pntr_plus3[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[2]),
        .Q(wr_pntr_plus3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__2[3]),
        .Q(wr_pntr_plus3[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_i_i_3__0
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I1(wr_pntr_plus2[3]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .I3(wr_pntr_plus2[2]),
        .I4(ram_full_i_i_5__0_n_0),
        .O(ram_full_fb_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_5__0
       (.I0(wr_pntr_plus2[1]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .I2(wr_pntr_plus2[0]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .O(ram_full_i_i_5__0_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module system_axi_datamover_0_0_wr_bin_cntr_54
   (ram_full_fb_i_reg,
    Q,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    WEBWE,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    SR,
    m_axi_s2mm_aclk);
  output ram_full_fb_i_reg;
  output [3:0]Q;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [0:0]WEBWE;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;

  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire \gwas.wsts/comp1 ;
  wire \gwas.wsts/comp2 ;
  wire m_axi_s2mm_aclk;
  wire [3:0]p_14_out;
  wire [3:0]plusOp__2;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_4__2_n_0;
  wire ram_full_i_i_5__2_n_0;
  wire [3:0]wr_pntr_plus2;
  wire [3:0]wr_pntr_plus3;

  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc1.count[0]_i_1__2 
       (.I0(wr_pntr_plus3[0]),
        .O(plusOp__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc1.count[1]_i_1__2 
       (.I0(wr_pntr_plus3[0]),
        .I1(wr_pntr_plus3[1]),
        .O(plusOp__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc1.count[2]_i_1__2 
       (.I0(wr_pntr_plus3[0]),
        .I1(wr_pntr_plus3[1]),
        .I2(wr_pntr_plus3[2]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc1.count[3]_i_1__2 
       (.I0(wr_pntr_plus3[1]),
        .I1(wr_pntr_plus3[0]),
        .I2(wr_pntr_plus3[2]),
        .I3(wr_pntr_plus3[3]),
        .O(plusOp__2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus3[0]),
        .Q(wr_pntr_plus2[0]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus3[1]),
        .Q(wr_pntr_plus2[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus3[2]),
        .Q(wr_pntr_plus2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus3[3]),
        .Q(wr_pntr_plus2[3]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus2[0]),
        .Q(p_14_out[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus2[1]),
        .Q(p_14_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus2[2]),
        .Q(p_14_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(wr_pntr_plus2[3]),
        .Q(p_14_out[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_14_out[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_14_out[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_14_out[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_d3_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_14_out[3]),
        .Q(Q[3]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__2[0]),
        .Q(wr_pntr_plus3[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gic0.gc1.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__2[1]),
        .Q(wr_pntr_plus3[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__2[2]),
        .Q(wr_pntr_plus3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc1.count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__2[3]),
        .Q(wr_pntr_plus3[3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h00F8)) 
    ram_full_i_i_1__2
       (.I0(\gwas.wsts/comp2 ),
        .I1(WEBWE),
        .I2(\gwas.wsts/comp1 ),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .O(ram_full_fb_i_reg));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_2__2
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I1(wr_pntr_plus2[3]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .I3(wr_pntr_plus2[2]),
        .I4(ram_full_i_i_4__2_n_0),
        .O(\gwas.wsts/comp2 ));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_3__2
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I1(p_14_out[3]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .I3(p_14_out[2]),
        .I4(ram_full_i_i_5__2_n_0),
        .O(\gwas.wsts/comp1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_4__2
       (.I0(wr_pntr_plus2[1]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .I2(wr_pntr_plus2[0]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .O(ram_full_i_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_5__2
       (.I0(p_14_out[1]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .I2(p_14_out[0]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .O(ram_full_i_i_5__2_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module system_axi_datamover_0_0_wr_bin_cntr__parameterized0
   (ram_empty_fb_i_reg,
    Q,
    \gcc0.gc0.count_d1_reg[6]_0 ,
    \gc1.count_d1_reg[3] ,
    \gc1.count_d1_reg[6] ,
    SR,
    E,
    m_axi_mm2s_aclk);
  output ram_empty_fb_i_reg;
  output [6:0]Q;
  output [6:0]\gcc0.gc0.count_d1_reg[6]_0 ;
  input \gc1.count_d1_reg[3] ;
  input [4:0]\gc1.count_d1_reg[6] ;
  input [0:0]SR;
  input [0:0]E;
  input m_axi_mm2s_aclk;

  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire \gc1.count_d1_reg[3] ;
  wire [4:0]\gc1.count_d1_reg[6] ;
  wire \gcc0.gc0.count[6]_i_2_n_0 ;
  wire [6:0]\gcc0.gc0.count_d1_reg[6]_0 ;
  wire m_axi_mm2s_aclk;
  wire [6:0]plusOp__4;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_reg;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .O(plusOp__4[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .I1(\gcc0.gc0.count_d1_reg[6]_0 [1]),
        .O(plusOp__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[6]_0 [2]),
        .I1(\gcc0.gc0.count_d1_reg[6]_0 [1]),
        .I2(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[6]_0 [3]),
        .I1(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .I2(\gcc0.gc0.count_d1_reg[6]_0 [1]),
        .I3(\gcc0.gc0.count_d1_reg[6]_0 [2]),
        .O(plusOp__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[6]_0 [4]),
        .I1(\gcc0.gc0.count_d1_reg[6]_0 [2]),
        .I2(\gcc0.gc0.count_d1_reg[6]_0 [1]),
        .I3(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .I4(\gcc0.gc0.count_d1_reg[6]_0 [3]),
        .O(plusOp__4[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \gcc0.gc0.count[5]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[6]_0 [5]),
        .I1(\gcc0.gc0.count_d1_reg[6]_0 [3]),
        .I2(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .I3(\gcc0.gc0.count_d1_reg[6]_0 [1]),
        .I4(\gcc0.gc0.count_d1_reg[6]_0 [2]),
        .I5(\gcc0.gc0.count_d1_reg[6]_0 [4]),
        .O(plusOp__4[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \gcc0.gc0.count[6]_i_1 
       (.I0(\gcc0.gc0.count_d1_reg[6]_0 [6]),
        .I1(\gcc0.gc0.count[6]_i_2_n_0 ),
        .I2(\gcc0.gc0.count_d1_reg[6]_0 [5]),
        .O(plusOp__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gcc0.gc0.count[6]_i_2 
       (.I0(\gcc0.gc0.count_d1_reg[6]_0 [4]),
        .I1(\gcc0.gc0.count_d1_reg[6]_0 [2]),
        .I2(\gcc0.gc0.count_d1_reg[6]_0 [1]),
        .I3(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .I4(\gcc0.gc0.count_d1_reg[6]_0 [3]),
        .O(\gcc0.gc0.count[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[6]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[6]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[6]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[6]_0 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[6]_0 [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\gcc0.gc0.count_d1_reg[6]_0 [6]),
        .Q(Q[6]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__4[0]),
        .Q(\gcc0.gc0.count_d1_reg[6]_0 [0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__4[1]),
        .Q(\gcc0.gc0.count_d1_reg[6]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__4[2]),
        .Q(\gcc0.gc0.count_d1_reg[6]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__4[3]),
        .Q(\gcc0.gc0.count_d1_reg[6]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__4[4]),
        .Q(\gcc0.gc0.count_d1_reg[6]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__4[5]),
        .Q(\gcc0.gc0.count_d1_reg[6]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(plusOp__4[6]),
        .Q(\gcc0.gc0.count_d1_reg[6]_0 [6]),
        .R(SR));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    ram_empty_fb_i_i_2
       (.I0(ram_empty_fb_i_i_4_n_0),
        .I1(\gc1.count_d1_reg[3] ),
        .I2(\gc1.count_d1_reg[6] [4]),
        .I3(Q[6]),
        .I4(\gc1.count_d1_reg[6] [3]),
        .I5(Q[5]),
        .O(ram_empty_fb_i_reg));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_empty_fb_i_i_4
       (.I0(Q[0]),
        .I1(\gc1.count_d1_reg[6] [0]),
        .I2(Q[1]),
        .I3(\gc1.count_d1_reg[6] [1]),
        .I4(\gc1.count_d1_reg[6] [2]),
        .I5(Q[2]),
        .O(ram_empty_fb_i_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module system_axi_datamover_0_0_wr_bin_cntr__parameterized1
   (ram_empty_i0__3,
    Q,
    ram_full_i_reg,
    p_7_out,
    ram_full_i_reg_0,
    out,
    \gc1.count_d2_reg[6] ,
    \gc1.count_d1_reg[6] ,
    ram_full_fb_i_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output ram_empty_i0__3;
  output [6:0]Q;
  output ram_full_i_reg;
  input p_7_out;
  input ram_full_i_reg_0;
  input out;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]\gc1.count_d1_reg[6] ;
  input ram_full_fb_i_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [6:0]Q;
  wire [6:0]\gc1.count_d1_reg[6] ;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire \gcc0.gc0.count[6]_i_2__0_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0 ;
  wire \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ;
  wire \gwss.wsts/comp1 ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [6:0]p_12_out;
  wire p_7_out;
  wire [6:0]plusOp__4;
  wire ram_empty_fb_i_i_3__0_n_0;
  wire ram_empty_fb_i_i_4__0_n_0;
  wire ram_empty_i0__3;
  wire ram_full_fb_i_i_4__0_n_0;
  wire ram_full_fb_i_i_5__0_n_0;
  wire ram_full_fb_i_i_6__0_n_0;
  wire ram_full_fb_i_i_7_n_0;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_stream_rst;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__0 
       (.I0(p_12_out[0]),
        .O(plusOp__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__0 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .O(plusOp__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1__0 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .I2(p_12_out[2]),
        .O(plusOp__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1__0 
       (.I0(p_12_out[1]),
        .I1(p_12_out[0]),
        .I2(p_12_out[2]),
        .I3(p_12_out[3]),
        .O(plusOp__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1__0 
       (.I0(p_12_out[2]),
        .I1(p_12_out[0]),
        .I2(p_12_out[1]),
        .I3(p_12_out[3]),
        .I4(p_12_out[4]),
        .O(plusOp__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1__0 
       (.I0(p_12_out[3]),
        .I1(p_12_out[1]),
        .I2(p_12_out[0]),
        .I3(p_12_out[2]),
        .I4(p_12_out[4]),
        .I5(p_12_out[5]),
        .O(plusOp__4[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[6]_i_1__0 
       (.I0(\gcc0.gc0.count[6]_i_2__0_n_0 ),
        .I1(p_12_out[5]),
        .I2(p_12_out[6]),
        .O(plusOp__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gcc0.gc0.count[6]_i_2__0 
       (.I0(p_12_out[4]),
        .I1(p_12_out[2]),
        .I2(p_12_out[0]),
        .I3(p_12_out[1]),
        .I4(p_12_out[3]),
        .O(\gcc0.gc0.count[6]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(p_12_out[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(p_12_out[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(p_12_out[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(p_12_out[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(p_12_out[4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(p_12_out[5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(p_12_out[6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(plusOp__4[0]),
        .Q(p_12_out[0]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(plusOp__4[1]),
        .Q(p_12_out[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(plusOp__4[2]),
        .Q(p_12_out[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(plusOp__4[3]),
        .Q(p_12_out[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(plusOp__4[4]),
        .Q(p_12_out[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(plusOp__4[5]),
        .Q(p_12_out[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(ram_full_i_reg_0),
        .D(plusOp__4[6]),
        .Q(p_12_out[6]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    ram_empty_fb_i_i_1__0
       (.I0(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ),
        .I1(p_7_out),
        .I2(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0 ),
        .I3(ram_full_i_reg_0),
        .I4(out),
        .O(ram_empty_i0__3));
  LUT6 #(
    .INIT(64'h1001000000001001)) 
    ram_empty_fb_i_i_2__0
       (.I0(ram_empty_fb_i_i_3__0_n_0),
        .I1(ram_empty_fb_i_i_4__0_n_0),
        .I2(Q[3]),
        .I3(\gc1.count_d1_reg[6] [3]),
        .I4(Q[2]),
        .I5(\gc1.count_d1_reg[6] [2]),
        .O(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_empty_fb_i_i_3__0
       (.I0(Q[5]),
        .I1(\gc1.count_d1_reg[6] [5]),
        .I2(\gc1.count_d1_reg[6] [4]),
        .I3(Q[4]),
        .I4(\gc1.count_d1_reg[6] [6]),
        .I5(Q[6]),
        .O(ram_empty_fb_i_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_4__0
       (.I0(Q[1]),
        .I1(\gc1.count_d1_reg[6] [1]),
        .I2(Q[0]),
        .I3(\gc1.count_d1_reg[6] [0]),
        .O(ram_empty_fb_i_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h5500FFC0)) 
    ram_full_fb_i_i_1__0
       (.I0(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0 ),
        .I1(ram_full_i_reg_0),
        .I2(\gwss.wsts/comp1 ),
        .I3(ram_full_fb_i_reg),
        .I4(p_7_out),
        .O(ram_full_i_reg));
  LUT6 #(
    .INIT(64'h1001000000001001)) 
    ram_full_fb_i_i_2__0
       (.I0(ram_full_fb_i_i_4__0_n_0),
        .I1(ram_full_fb_i_i_5__0_n_0),
        .I2(Q[3]),
        .I3(\gc1.count_d2_reg[6] [3]),
        .I4(Q[2]),
        .I5(\gc1.count_d2_reg[6] [2]),
        .O(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0 ));
  LUT6 #(
    .INIT(64'h1001000000001001)) 
    ram_full_fb_i_i_3__0
       (.I0(ram_full_fb_i_i_6__0_n_0),
        .I1(ram_full_fb_i_i_7_n_0),
        .I2(p_12_out[3]),
        .I3(\gc1.count_d2_reg[6] [3]),
        .I4(p_12_out[2]),
        .I5(\gc1.count_d2_reg[6] [2]),
        .O(\gwss.wsts/comp1 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_full_fb_i_i_4__0
       (.I0(Q[5]),
        .I1(\gc1.count_d2_reg[6] [5]),
        .I2(\gc1.count_d2_reg[6] [4]),
        .I3(Q[4]),
        .I4(\gc1.count_d2_reg[6] [6]),
        .I5(Q[6]),
        .O(ram_full_fb_i_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_5__0
       (.I0(Q[1]),
        .I1(\gc1.count_d2_reg[6] [1]),
        .I2(Q[0]),
        .I3(\gc1.count_d2_reg[6] [0]),
        .O(ram_full_fb_i_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    ram_full_fb_i_i_6__0
       (.I0(p_12_out[5]),
        .I1(\gc1.count_d2_reg[6] [5]),
        .I2(\gc1.count_d2_reg[6] [4]),
        .I3(p_12_out[4]),
        .I4(\gc1.count_d2_reg[6] [6]),
        .I5(p_12_out[6]),
        .O(ram_full_fb_i_i_6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_7
       (.I0(p_12_out[1]),
        .I1(\gc1.count_d2_reg[6] [1]),
        .I2(p_12_out[0]),
        .I3(\gc1.count_d2_reg[6] [0]),
        .O(ram_full_fb_i_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module system_axi_datamover_0_0_wr_logic
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    Q,
    m_axis_s2mm_cmdsts_awclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    WEBWE,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [3:0]Q;
  input m_axis_s2mm_cmdsts_awclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [0:0]WEBWE;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axis_s2mm_cmdsts_awclk;
  wire out;
  wire wpntr_n_0;

  system_axi_datamover_0_0_wr_status_flags_as \gwas.wsts 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .SR(SR),
        .\grstd1.grst_full.grst_f.rst_d2_reg (\grstd1.grst_full.grst_f.rst_d2_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (wpntr_n_0),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .out(out));
  system_axi_datamover_0_0_wr_bin_cntr wpntr
       (.Q(Q),
        .SR(SR),
        .WEBWE(WEBWE),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axis_s2mm_cmdsts_awclk(m_axis_s2mm_cmdsts_awclk),
        .ram_full_fb_i_reg(wpntr_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module system_axi_datamover_0_0_wr_logic_132
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    ram_full_fb_i_reg,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    m_axi_mm2s_aclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    E);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output ram_full_fb_i_reg;
  output [3:0]Q;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input m_axi_mm2s_aclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [0:0]E;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire ram_full_fb_i_reg;

  system_axi_datamover_0_0_wr_status_flags_as_165 \gwas.wsts 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .SR(SR),
        .\grstd1.grst_full.grst_f.rst_d2_reg (\grstd1.grst_full.grst_f.rst_d2_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out));
  system_axi_datamover_0_0_wr_bin_cntr_166 wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module system_axi_datamover_0_0_wr_logic_27
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    Q,
    m_axi_s2mm_aclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    WEBWE,
    \grstd1.grst_full.grst_f.rst_d3_reg );
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  output [3:0]Q;
  input m_axi_s2mm_aclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [0:0]WEBWE;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire wpntr_n_0;

  system_axi_datamover_0_0_wr_status_flags_as_53 \gwas.wsts 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .SR(SR),
        .\grstd1.grst_full.grst_f.rst_d2_reg (\grstd1.grst_full.grst_f.rst_d2_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (wpntr_n_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out));
  system_axi_datamover_0_0_wr_bin_cntr_54 wpntr
       (.Q(Q),
        .SR(SR),
        .WEBWE(WEBWE),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_fb_i_reg(wpntr_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module system_axi_datamover_0_0_wr_logic_82
   (out,
    E,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    m_axis_mm2s_cmdsts_aclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR,
    \gic0.gc1.count_d2_reg[3] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    sig_inhibit_rdy_n,
    wr_rst_busy_i2_out,
    s_axis_mm2s_cmd_tvalid,
    \gnxpm_cdc.rd_pntr_bin_reg[3] );
  output out;
  output [0:0]E;
  output [3:0]Q;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input m_axis_mm2s_cmdsts_aclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;
  input \gic0.gc1.count_d2_reg[3] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input sig_inhibit_rdy_n;
  input wr_rst_busy_i2_out;
  input s_axis_mm2s_cmd_tvalid;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;

  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \gic0.gc1.count_d2_reg[3] ;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axis_mm2s_cmdsts_aclk;
  wire out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire wpntr_n_0;
  wire wr_rst_busy_i2_out;

  system_axi_datamover_0_0_wr_status_flags_as_115 \gwas.wsts 
       (.E(E),
        .SR(SR),
        .\gic0.gc1.count_d2_reg[3] (\gic0.gc1.count_d2_reg[3] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[0] (wpntr_n_0),
        .\grstd1.grst_full.grst_f.rst_d2_reg (\grstd1.grst_full.grst_f.rst_d2_reg ),
        .\grstd1.grst_full.grst_f.rst_d3_reg (\grstd1.grst_full.grst_f.rst_d3_reg ),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .wr_rst_busy_i2_out(wr_rst_busy_i2_out));
  system_axi_datamover_0_0_wr_bin_cntr_116 wpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(E),
        .Q(Q),
        .SR(SR),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .m_axis_mm2s_cmdsts_aclk(m_axis_mm2s_cmdsts_aclk),
        .ram_full_fb_i_reg(wpntr_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module system_axi_datamover_0_0_wr_logic__parameterized0
   (ram_full_i_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    ram_empty_fb_i_reg,
    Q,
    sig_ok_to_post_rd_addr_reg,
    \gcc0.gc0.count_d1_reg[6] ,
    ram_full_fb_i_reg,
    m_axi_mm2s_aclk,
    \gc1.count_d1_reg[3] ,
    \gc1.count_d1_reg[6] ,
    sig_posted_to_axi_2_reg,
    \sig_token_cntr_reg[3] ,
    SR,
    E);
  output ram_full_i_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output ram_empty_fb_i_reg;
  output [6:0]Q;
  output sig_ok_to_post_rd_addr_reg;
  output [6:0]\gcc0.gc0.count_d1_reg[6] ;
  input ram_full_fb_i_reg;
  input m_axi_mm2s_aclk;
  input \gc1.count_d1_reg[3] ;
  input [4:0]\gc1.count_d1_reg[6] ;
  input sig_posted_to_axi_2_reg;
  input [3:0]\sig_token_cntr_reg[3] ;
  input [0:0]SR;
  input [0:0]E;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire \gc1.count_d1_reg[3] ;
  wire [4:0]\gc1.count_d1_reg[6] ;
  wire [6:0]\gcc0.gc0.count_d1_reg[6] ;
  wire m_axi_mm2s_aclk;
  wire ram_empty_fb_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire [3:0]\sig_token_cntr_reg[3] ;

  system_axi_datamover_0_0_wr_status_flags_ss_176 \gwss.wsts 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .\sig_token_cntr_reg[3] (\sig_token_cntr_reg[3] ));
  system_axi_datamover_0_0_wr_bin_cntr__parameterized0 wpntr
       (.E(E),
        .Q(Q),
        .SR(SR),
        .\gc1.count_d1_reg[3] (\gc1.count_d1_reg[3] ),
        .\gc1.count_d1_reg[6] (\gc1.count_d1_reg[6] ),
        .\gcc0.gc0.count_d1_reg[6]_0 (\gcc0.gc0.count_d1_reg[6] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module system_axi_datamover_0_0_wr_logic__parameterized1
   (ram_full_i_reg,
    sig_cmd_empty_reg,
    ram_empty_i0__3,
    Q,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    p_7_out,
    ram_full_i_reg_0,
    out,
    \gc1.count_d2_reg[6] ,
    \gc1.count_d1_reg[6] );
  output ram_full_i_reg;
  output sig_cmd_empty_reg;
  output ram_empty_i0__3;
  output [6:0]Q;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input p_7_out;
  input ram_full_i_reg_0;
  input out;
  input [6:0]\gc1.count_d2_reg[6] ;
  input [6:0]\gc1.count_d1_reg[6] ;

  wire [6:0]Q;
  wire [6:0]\gc1.count_d1_reg[6] ;
  wire [6:0]\gc1.count_d2_reg[6] ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_7_out;
  wire ram_empty_i0__3;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sig_cmd_empty_reg;
  wire sig_stream_rst;
  wire wpntr_n_8;

  system_axi_datamover_0_0_wr_status_flags_ss \gwss.wsts 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_fb_i_reg_0(wpntr_n_8),
        .ram_full_i_reg_0(ram_full_i_reg),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_stream_rst(sig_stream_rst));
  system_axi_datamover_0_0_wr_bin_cntr__parameterized1 wpntr
       (.Q(Q),
        .\gc1.count_d1_reg[6] (\gc1.count_d1_reg[6] ),
        .\gc1.count_d2_reg[6] (\gc1.count_d2_reg[6] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .ram_empty_i0__3(ram_empty_i0__3),
        .ram_full_fb_i_reg(ram_full_i_reg),
        .ram_full_i_reg(wpntr_n_8),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module system_axi_datamover_0_0_wr_status_flags_as
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    m_axis_s2mm_cmdsts_awclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input m_axis_s2mm_cmdsts_awclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;

  wire [0:0]SR;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axis_s2mm_cmdsts_awclk;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram  = ram_full_fb_i;
  assign out = ram_full_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_fb_i),
        .S(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(m_axis_s2mm_cmdsts_awclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .PRE(\grstd1.grst_full.grst_f.rst_d2_reg ),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module system_axi_datamover_0_0_wr_status_flags_as_115
   (out,
    E,
    m_axis_mm2s_cmdsts_aclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR,
    \gic0.gc1.count_d2_reg[3] ,
    \gnxpm_cdc.rd_pntr_bin_reg[0] ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    sig_inhibit_rdy_n,
    wr_rst_busy_i2_out,
    s_axis_mm2s_cmd_tvalid);
  output out;
  output [0:0]E;
  input m_axis_mm2s_cmdsts_aclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;
  input \gic0.gc1.count_d2_reg[3] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[0] ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input sig_inhibit_rdy_n;
  input wr_rst_busy_i2_out;
  input s_axis_mm2s_cmd_tvalid;

  wire [0:0]E;
  wire [0:0]SR;
  wire \gic0.gc1.count_d2_reg[3] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[0] ;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axis_mm2s_cmdsts_aclk;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_i_1_n_0;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire wr_rst_busy_i2_out;

  assign out = ram_full_i;
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2 
       (.I0(ram_full_i),
        .I1(sig_inhibit_rdy_n),
        .I2(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .I3(wr_rst_busy_i2_out),
        .I4(s_axis_mm2s_cmd_tvalid),
        .I5(ram_full_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(ram_full_i_i_1_n_0),
        .Q(ram_full_fb_i),
        .S(SR));
  LUT4 #(
    .INIT(16'h005D)) 
    ram_full_i_i_1
       (.I0(\gic0.gc1.count_d2_reg[3] ),
        .I1(E),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[0] ),
        .I3(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .O(ram_full_i_i_1_n_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(m_axis_mm2s_cmdsts_aclk),
        .CE(1'b1),
        .D(ram_full_i_i_1_n_0),
        .PRE(\grstd1.grst_full.grst_f.rst_d2_reg ),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module system_axi_datamover_0_0_wr_status_flags_as_165
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    m_axi_mm2s_aclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input m_axi_mm2s_aclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;

  wire [0:0]SR;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_mm2s_aclk;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram  = ram_full_fb_i;
  assign out = ram_full_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_fb_i),
        .S(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .PRE(\grstd1.grst_full.grst_f.rst_d2_reg ),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module system_axi_datamover_0_0_wr_status_flags_as_53
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \grstd1.grst_full.grst_f.rst_d3_reg ,
    m_axi_s2mm_aclk,
    \grstd1.grst_full.grst_f.rst_d2_reg ,
    SR);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input \grstd1.grst_full.grst_f.rst_d3_reg ;
  input m_axi_s2mm_aclk;
  input \grstd1.grst_full.grst_f.rst_d2_reg ;
  input [0:0]SR;

  wire [0:0]SR;
  wire \grstd1.grst_full.grst_f.rst_d2_reg ;
  wire \grstd1.grst_full.grst_f.rst_d3_reg ;
  wire m_axi_s2mm_aclk;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram  = ram_full_fb_i;
  assign out = ram_full_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .Q(ram_full_fb_i),
        .S(SR));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\grstd1.grst_full.grst_f.rst_d3_reg ),
        .PRE(\grstd1.grst_full.grst_f.rst_d2_reg ),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module system_axi_datamover_0_0_wr_status_flags_ss
   (ram_full_i_reg_0,
    sig_cmd_empty_reg,
    sig_stream_rst,
    ram_full_fb_i_reg_0,
    m_axi_s2mm_aclk);
  output ram_full_i_reg_0;
  output sig_cmd_empty_reg;
  input sig_stream_rst;
  input ram_full_fb_i_reg_0;
  input m_axi_s2mm_aclk;

  wire m_axi_s2mm_aclk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire sig_stream_rst;

  assign ram_full_i_reg_0 = ram_full_fb_i;
  assign sig_cmd_empty_reg = ram_full_i;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_fb_i),
        .R(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_i),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module system_axi_datamover_0_0_wr_status_flags_ss_176
   (ram_full_i_reg_0,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_ok_to_post_rd_addr_reg,
    ram_full_fb_i_reg_0,
    m_axi_mm2s_aclk,
    sig_posted_to_axi_2_reg,
    \sig_token_cntr_reg[3] );
  output ram_full_i_reg_0;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output sig_ok_to_post_rd_addr_reg;
  input ram_full_fb_i_reg_0;
  input m_axi_mm2s_aclk;
  input sig_posted_to_axi_2_reg;
  input [3:0]\sig_token_cntr_reg[3] ;

  wire m_axi_mm2s_aclk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_posted_to_axi_2_reg;
  wire [3:0]\sig_token_cntr_reg[3] ;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram  = ram_full_i;
  assign ram_full_i_reg_0 = ram_full_fb_i;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000023)) 
    sig_ok_to_post_rd_addr_i_5
       (.I0(sig_posted_to_axi_2_reg),
        .I1(\sig_token_cntr_reg[3] [1]),
        .I2(\sig_token_cntr_reg[3] [0]),
        .I3(\sig_token_cntr_reg[3] [3]),
        .I4(\sig_token_cntr_reg[3] [2]),
        .I5(ram_full_i),
        .O(sig_ok_to_post_rd_addr_reg));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
