vendor_name = ModelSim
source_file = 1, C:/Users/Iagof/Documents/Estudos/Per-odo-6-facul/SISTEMAS-EMBARCADOS/trabalhos/atividade1/projeto-quartus/port_and.vhd
source_file = 1, C:/Users/Iagof/Documents/Estudos/Per-odo-6-facul/SISTEMAS-EMBARCADOS/trabalhos/atividade1/projeto-quartus/Waveform.vwf
source_file = 1, C:/Users/Iagof/Documents/Estudos/Per-odo-6-facul/SISTEMAS-EMBARCADOS/trabalhos/atividade1/projeto-quartus/db/port_and.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = port_and
instance = comp, \c~output , c~output, port_and, 1
instance = comp, \a~input , a~input, port_and, 1
instance = comp, \b~input , b~input, port_and, 1
instance = comp, \c~0 , c~0, port_and, 1
