#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56460dfe3b30 .scope module, "UnidadeControle_simulacao" "UnidadeControle_simulacao" 2 3;
 .timescale 0 0;
v0x56460e005070_0 .net "ALUOp", 1 0, v0x56460dfbfe60_0;  1 drivers
v0x56460e005150_0 .net "ALUSrc1", 0 0, v0x56460dfc0490_0;  1 drivers
v0x56460e005220_0 .net "ALUSrc2", 1 0, v0x56460e0042b0_0;  1 drivers
v0x56460e005320_0 .net "Cond", 0 0, v0x56460e004370_0;  1 drivers
v0x56460e0053f0_0 .var "Funct", 2 0;
v0x56460e005490_0 .net "Jump", 0 0, v0x56460e004560_0;  1 drivers
v0x56460e005560_0 .net "JumpValue", 1 0, v0x56460e004620_0;  1 drivers
v0x56460e005630_0 .net "MenRead", 0 0, v0x56460e004700_0;  1 drivers
v0x56460e005700_0 .net "MenToReg", 0 0, v0x56460e0047c0_0;  1 drivers
v0x56460e0057d0_0 .net "MenWrite", 0 0, v0x56460e004880_0;  1 drivers
v0x56460e0058a0_0 .var "Opcode", 1 0;
v0x56460e005970_0 .net "PCWrite", 0 0, v0x56460e004a20_0;  1 drivers
v0x56460e005a40_0 .net "RegDst", 0 0, v0x56460e004ae0_0;  1 drivers
v0x56460e005b10_0 .net "RegOrg1", 0 0, v0x56460e004ba0_0;  1 drivers
v0x56460e005be0_0 .net "RegOrg2", 0 0, v0x56460e004c60_0;  1 drivers
v0x56460e005cb0_0 .net "RegWrite", 0 0, v0x56460e004d20_0;  1 drivers
v0x56460e005d80_0 .var "i", 3 0;
v0x56460e005e20_0 .var "j", 4 0;
S_0x56460dfdc5e0 .scope module, "UnidadeControle1" "UnidadeControle" 2 28, 3 1 0, S_0x56460dfe3b30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Opcode";
    .port_info 1 /INPUT 3 "Funct";
    .port_info 2 /OUTPUT 1 "PCWrite";
    .port_info 3 /OUTPUT 1 "RegOrg1";
    .port_info 4 /OUTPUT 1 "RegOrg2";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc1";
    .port_info 8 /OUTPUT 2 "ALUSrc2";
    .port_info 9 /OUTPUT 2 "ALUOp";
    .port_info 10 /OUTPUT 2 "JumpValue";
    .port_info 11 /OUTPUT 1 "Cond";
    .port_info 12 /OUTPUT 1 "Jump";
    .port_info 13 /OUTPUT 1 "MenWrite";
    .port_info 14 /OUTPUT 1 "MenRead";
    .port_info 15 /OUTPUT 1 "MenToReg";
v0x56460dfbfe60_0 .var "ALUOp", 1 0;
v0x56460dfc0490_0 .var "ALUSrc1", 0 0;
v0x56460e0042b0_0 .var "ALUSrc2", 1 0;
v0x56460e004370_0 .var "Cond", 0 0;
v0x56460e004430_0 .net "Funct", 2 0, v0x56460e0053f0_0;  1 drivers
v0x56460e004560_0 .var "Jump", 0 0;
v0x56460e004620_0 .var "JumpValue", 1 0;
v0x56460e004700_0 .var "MenRead", 0 0;
v0x56460e0047c0_0 .var "MenToReg", 0 0;
v0x56460e004880_0 .var "MenWrite", 0 0;
v0x56460e004940_0 .net "Opcode", 1 0, v0x56460e0058a0_0;  1 drivers
v0x56460e004a20_0 .var "PCWrite", 0 0;
v0x56460e004ae0_0 .var "RegDst", 0 0;
v0x56460e004ba0_0 .var "RegOrg1", 0 0;
v0x56460e004c60_0 .var "RegOrg2", 0 0;
v0x56460e004d20_0 .var "RegWrite", 0 0;
E_0x56460dfc4950 .event edge, v0x56460e004430_0, v0x56460e004940_0;
    .scope S_0x56460dfdc5e0;
T_0 ;
    %wait E_0x56460dfc4950;
    %load/vec4 v0x56460e004940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x56460e004430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %jmp T_0.14;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004a20_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004ba0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004c60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004d20_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460dfc0490_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460e0042b0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460dfbfe60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460e004620_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004370_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004700_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e0047c0_0, 0;
    %jmp T_0.14;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004ba0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004d20_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460dfc0490_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460e0042b0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460dfbfe60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460e004620_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e0047c0_0, 0;
    %jmp T_0.14;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004c60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004d20_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460dfc0490_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460e0042b0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460dfbfe60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460e004620_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004700_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e0047c0_0, 0;
    %jmp T_0.14;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004ba0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004c60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004d20_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460dfc0490_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460e0042b0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460dfbfe60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56460e004620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004700_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e0047c0_0, 0;
    %jmp T_0.14;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004a20_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004ba0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460dfc0490_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56460e0042b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56460dfbfe60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460e004620_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e0047c0_0, 0;
    %jmp T_0.14;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004ba0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460dfc0490_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460e0042b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56460dfbfe60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460e004620_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e0047c0_0, 0;
    %jmp T_0.14;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004ba0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004c60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460dfc0490_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56460e0042b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56460dfbfe60_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56460e004620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004700_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e0047c0_0, 0;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460dfc0490_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56460e0042b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56460dfbfe60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460e004620_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e0047c0_0, 0;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x56460e004430_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004ba0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460dfc0490_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56460e0042b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56460dfbfe60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460e004620_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e0047c0_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004a20_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004ba0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004c60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004d20_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460dfc0490_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460e0042b0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460dfbfe60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56460e004620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004700_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e0047c0_0, 0;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x56460e004430_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %jmp T_0.20;
T_0.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004c60_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460dfc0490_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56460e0042b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56460dfbfe60_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56460e004620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004700_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e0047c0_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460e004d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56460dfc0490_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56460e0042b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56460dfbfe60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56460e004620_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56460e004370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e004700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56460e0047c0_0, 0;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56460dfe3b30;
T_1 ;
    %vpi_call 2 13 "$monitor", "Time=%0d Opcode=%b Funct=%b PCWrite=%b RegOrg1=%b RegOrg2=%b RegDst=%b RegWrite=%b ALUSrc1=%b ALUSrc2=%b ALUOp=%b JumpValue=%b Cond=%b Jump=%b MenWrite=%b MenRead=%b MenToReg=%b", $time, v0x56460e0058a0_0, v0x56460e0053f0_0, v0x56460e005970_0, v0x56460e005b10_0, v0x56460e005be0_0, v0x56460e005a40_0, v0x56460e005cb0_0, v0x56460e005150_0, v0x56460e005220_0, v0x56460e005070_0, v0x56460e005560_0, v0x56460e005320_0, v0x56460e005490_0, v0x56460e0057d0_0, v0x56460e005630_0, v0x56460e005700_0 {0 0 0};
    %delay 50, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56460dfe3b30;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56460e005d80_0, 0, 4;
T_2.0 ;
    %load/vec4 v0x56460e005d80_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x56460e005d80_0;
    %pad/u 2;
    %assign/vec4 v0x56460e0058a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56460e005e20_0, 0, 5;
T_2.2 ;
    %load/vec4 v0x56460e005e20_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0x56460e005e20_0;
    %pad/u 3;
    %assign/vec4 v0x56460e0053f0_0, 0;
    %delay 1, 0;
    %load/vec4 v0x56460e005e20_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56460e005e20_0, 0, 5;
    %jmp T_2.2;
T_2.3 ;
    %load/vec4 v0x56460e005d80_0;
    %addi 1, 0, 4;
    %store/vec4 v0x56460e005d80_0, 0, 4;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "UnidadeControle_simulacao.v";
    "./../src/UnidadeControle.v";
