
*** Running vivado
    with args -log processor_jtag_cable_comm_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor_jtag_cable_comm_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source processor_jtag_cable_comm_0_0.tcl -notrace
Command: synth_design -top processor_jtag_cable_comm_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11343 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1458.262 ; gain = 89.910 ; free physical = 862 ; free virtual = 3827
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'processor_jtag_cable_comm_0_0' [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/ip/processor_jtag_cable_comm_0_0/synth/processor_jtag_cable_comm_0_0.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'jtag_cable_comm' declared at '/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd:5' bound to instance 'U0' of component 'jtag_cable_comm' [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/ip/processor_jtag_cable_comm_0_0/synth/processor_jtag_cable_comm_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'jtag_cable_comm' [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd:42]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_to_jtag_engine' [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/axi_to_jtag_engine.vhd:45]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/axi_to_jtag_engine.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'axi_to_jtag_engine' (1#1) [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/axi_to_jtag_engine.vhd:45]
WARNING: [Synth 8-3848] Net jtag_tck in module/entity jtag_cable_comm does not have driver. [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd:35]
WARNING: [Synth 8-3848] Net jtag_tms in module/entity jtag_cable_comm does not have driver. [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd:37]
WARNING: [Synth 8-3848] Net jtag_tdi in module/entity jtag_cable_comm does not have driver. [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd:38]
WARNING: [Synth 8-3848] Net jtag_tdo_vector in module/entity jtag_cable_comm does not have driver. [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd:50]
WARNING: [Synth 8-3848] Net jtag_done in module/entity jtag_cable_comm does not have driver. [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'jtag_cable_comm' (2#1) [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/src/hdl/jtag_cable_comm.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'processor_jtag_cable_comm_0_0' (3#1) [/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.srcs/sources_1/bd/processor/ip/processor_jtag_cable_comm_0_0/synth/processor_jtag_cable_comm_0_0.vhd:86]
WARNING: [Synth 8-3331] design axi_to_jtag_engine has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_to_jtag_engine has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_to_jtag_engine has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_to_jtag_engine has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_to_jtag_engine has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_to_jtag_engine has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design jtag_cable_comm has unconnected port jtag_tck
WARNING: [Synth 8-3331] design jtag_cable_comm has unconnected port jtag_tms
WARNING: [Synth 8-3331] design jtag_cable_comm has unconnected port jtag_tdi
WARNING: [Synth 8-3331] design jtag_cable_comm has unconnected port jtag_tdo
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1504.012 ; gain = 135.660 ; free physical = 830 ; free virtual = 3799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1504.012 ; gain = 135.660 ; free physical = 879 ; free virtual = 3849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1504.012 ; gain = 135.660 ; free physical = 869 ; free virtual = 3838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1520.027 ; gain = 151.676 ; free physical = 858 ; free virtual = 3828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   6 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_to_jtag_engine 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   6 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design processor_jtag_cable_comm_0_0 has unconnected port jtag_tck
WARNING: [Synth 8-3331] design processor_jtag_cable_comm_0_0 has unconnected port jtag_tms
WARNING: [Synth 8-3331] design processor_jtag_cable_comm_0_0 has unconnected port jtag_tdi
WARNING: [Synth 8-3331] design processor_jtag_cable_comm_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design processor_jtag_cable_comm_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design processor_jtag_cable_comm_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design processor_jtag_cable_comm_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design processor_jtag_cable_comm_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design processor_jtag_cable_comm_0_0 has unconnected port s_axi_arprot[0]
WARNING: [Synth 8-3331] design processor_jtag_cable_comm_0_0 has unconnected port jtag_tdo
INFO: [Synth 8-3886] merging instance 'U0/axi_to_jtag_engine_1/axi_rresp_reg[0]' (FDRE) to 'U0/axi_to_jtag_engine_1/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_to_jtag_engine_1/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/axi_to_jtag_engine_1/axi_bresp_reg[0]' (FDRE) to 'U0/axi_to_jtag_engine_1/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_to_jtag_engine_1/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1635.395 ; gain = 267.043 ; free physical = 525 ; free virtual = 3521
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1635.395 ; gain = 267.043 ; free physical = 520 ; free virtual = 3516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1635.395 ; gain = 267.043 ; free physical = 521 ; free virtual = 3517
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.395 ; gain = 267.043 ; free physical = 451 ; free virtual = 3447
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.395 ; gain = 267.043 ; free physical = 451 ; free virtual = 3447
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.395 ; gain = 267.043 ; free physical = 451 ; free virtual = 3447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.395 ; gain = 267.043 ; free physical = 451 ; free virtual = 3447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.395 ; gain = 267.043 ; free physical = 451 ; free virtual = 3447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.395 ; gain = 267.043 ; free physical = 451 ; free virtual = 3447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     7|
|5     |LUT5 |    84|
|6     |LUT6 |    37|
|7     |FDRE |   200|
|8     |FDSE |     4|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------+-------------------+------+
|      |Instance                 |Module             |Cells |
+------+-------------------------+-------------------+------+
|1     |top                      |                   |   335|
|2     |  U0                     |jtag_cable_comm    |   335|
|3     |    axi_to_jtag_engine_1 |axi_to_jtag_engine |   335|
+------+-------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.395 ; gain = 267.043 ; free physical = 451 ; free virtual = 3447
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.395 ; gain = 267.043 ; free physical = 452 ; free virtual = 3448
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.402 ; gain = 267.043 ; free physical = 452 ; free virtual = 3448
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1735.406 ; gain = 0.000 ; free physical = 416 ; free virtual = 3412
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1735.406 ; gain = 378.598 ; free physical = 471 ; free virtual = 3467
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1735.406 ; gain = 0.000 ; free physical = 471 ; free virtual = 3468
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/processor_jtag_cable_comm_0_0_synth_1/processor_jtag_cable_comm_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2192.996 ; gain = 457.590 ; free physical = 125 ; free virtual = 3032
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2192.996 ; gain = 0.000 ; free physical = 165 ; free virtual = 2980
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/petr/Projects/fpga/redpitaya/wrk/Smart_JTAG_cable/rtl/vivado/smart_jtag_cable.runs/processor_jtag_cable_comm_0_0_synth_1/processor_jtag_cable_comm_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_jtag_cable_comm_0_0_utilization_synth.rpt -pb processor_jtag_cable_comm_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 21:33:40 2019...
