local: https://raw.githubusercontent.com/pine64/OpenPineBuds/533d01aee617f24dfe9cda124fbb20b6efbe2f73/platform/hal/best2300p/reg_codec_best2300p.h
remote: https://raw.githubusercontent.com/dawmlight/device_bestechnic/fc81e5e2ceafd3610bae6591117735ff997d478d/bes2600w/sdk_liteos/bsp/platform/hal/best2003/reg_codec_best2003.h
diff -sw local remote
---

1c1,5
< /***************************************************************************
---
> /*
>  * Copyright (c) 2021 bestechnic (Shanghai) Technologies CO., LIMITED.
>  * Licensed under the Apache License, Version 2.0 (the "License");
>  * you may not use this file except in compliance with the License.
>  * You may obtain a copy of the License at
3,4c7
<  * Copyright 2015-2019 BES.
<  * All rights reserved. All unpublished rights reserved.
---
>  *     http://www.apache.org/licenses/LICENSE-2.0
6,17c9,16
<  * No part of this work may be used or reproduced in any form or by any
<  * means, or stored in a database or retrieval system, without prior written
<  * permission of BES.
<  *
<  * Use of this work is governed by a license granted by BES.
<  * This work contains confidential and proprietary information of
<  * BES. which is protected by copyright, trade secret,
<  * trademark and other intellectual property rights.
<  *
<  ****************************************************************************/
< #ifndef __REG_CODEC_H__
< #define __REG_CODEC_H__
---
>  * Unless required by applicable law or agreed to in writing, software
>  * distributed under the License is distributed on an "AS IS" BASIS,
>  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
>  * See the License for the specific language governing permissions and
>  * limitations under the License.
>  */
> #ifndef __REG_CODEC_BEST2003_H__
> #define __REG_CODEC_BEST2003_H__
162a162,174
>     __IO uint32_t REG_234;
>     __IO uint32_t REG_238;
>     __IO uint32_t REG_23C;
>     __IO uint32_t REG_240;
>     __IO uint32_t REG_244;
>     __IO uint32_t REG_248;
>     __IO uint32_t REG_24C;
>     __IO uint32_t REG_250;
>     __IO uint32_t REG_254;
>     __IO uint32_t REG_258;
>     __IO uint32_t REG_25C;
>     __IO uint32_t REG_260;
>     __IO uint32_t REG_264;
175,177c187,191
< #define CODEC_DAC_ENABLE                        (1 << 9)
< #define CODEC_DMACTRL_RX                        (1 << 10)
< #define CODEC_DMACTRL_TX                        (1 << 11)
---
> #define CODEC_ADC_ENABLE_CH7                                (1 << 9)
> #define CODEC_DAC_ENABLE                                    (1 << 10)
> #define CODEC_DMACTRL_RX                                    (1 << 11)
> #define CODEC_DMACTRL_TX                                    (1 << 12)
> #define CODEC_ADC_ENABLE_OUT                                (1 << 13)
187,192c201,204
< #define CODEC_TX_FIFO_FLUSH                     (1 << 7)
< #define CODEC_DSD_RX_FIFO_FLUSH                 (1 << 8)
< #define CODEC_DSD_TX_FIFO_FLUSH                 (1 << 9)
< #define CODEC_MC_FIFO_FLUSH                     (1 << 10)
< #define CODEC_IIR_RX_FIFO_FLUSH                 (1 << 11)
< #define CODEC_IIR_TX_FIFO_FLUSH                 (1 << 12)
---
> #define CODEC_RX_FIFO_FLUSH_CH7                             (1 << 7)
> #define CODEC_TX_FIFO_FLUSH                                 (1 << 8)
> #define CODEC_DSD_RX_FIFO_FLUSH                             (1 << 9)
> #define CODEC_DSD_TX_FIFO_FLUSH                             (1 << 10)
207,215d218
< #define CODEC_MC_THRESHOLD(n)                   (((n) & 0xF) << 15)
< #define CODEC_MC_THRESHOLD_MASK                 (0xF << 15)
< #define CODEC_MC_THRESHOLD_SHIFT                (15)
< #define CODEC_IIR_RX_THRESHOLD(n)               (((n) & 0x3F) << 19)
< #define CODEC_IIR_RX_THRESHOLD_MASK             (0x3F << 19)
< #define CODEC_IIR_RX_THRESHOLD_SHIFT            (19)
< #define CODEC_IIR_TX_THRESHOLD(n)               (((n) & 0x3F) << 25)
< #define CODEC_IIR_TX_THRESHOLD_MASK             (0x3F << 25)
< #define CODEC_IIR_TX_THRESHOLD_SHIFT            (25)
218,219c221,222
< #define CODEC_CODEC_RX_OVERFLOW(n)              (((n) & 0x1F) << 0)
< #define CODEC_CODEC_RX_OVERFLOW_MASK            (0x1F << 0)
---
> #define CODEC_CODEC_RX_OVERFLOW(n)                          (((n) & 0xFF) << 0)
> #define CODEC_CODEC_RX_OVERFLOW_MASK                        (0xFF << 0)
221,235c224,232
< #define CODEC_CODEC_RX_UNDERFLOW(n)             (((n) & 0x1F) << 5)
< #define CODEC_CODEC_RX_UNDERFLOW_MASK           (0x1F << 5)
< #define CODEC_CODEC_RX_UNDERFLOW_SHIFT          (5)
< #define CODEC_CODEC_TX_OVERFLOW                 (1 << 10)
< #define CODEC_CODEC_TX_UNDERFLOW                (1 << 11)
< #define CODEC_DSD_RX_OVERFLOW                   (1 << 12)
< #define CODEC_DSD_RX_UNDERFLOW                  (1 << 13)
< #define CODEC_DSD_TX_OVERFLOW                   (1 << 14)
< #define CODEC_DSD_TX_UNDERFLOW                  (1 << 15)
< #define CODEC_MC_OVERFLOW                       (1 << 16)
< #define CODEC_MC_UNDERFLOW                      (1 << 17)
< #define CODEC_IIR_RX_OVERFLOW                   (1 << 18)
< #define CODEC_IIR_RX_UNDERFLOW                  (1 << 19)
< #define CODEC_IIR_TX_OVERFLOW                   (1 << 20)
< #define CODEC_IIR_TX_UNDERFLOW                  (1 << 21)
---
> #define CODEC_CODEC_RX_UNDERFLOW(n)                         (((n) & 0xFF) << 8)
> #define CODEC_CODEC_RX_UNDERFLOW_MASK                       (0xFF << 8)
> #define CODEC_CODEC_RX_UNDERFLOW_SHIFT                      (8)
> #define CODEC_CODEC_TX_OVERFLOW                             (1 << 16)
> #define CODEC_CODEC_TX_UNDERFLOW                            (1 << 17)
> #define CODEC_DSD_RX_OVERFLOW                               (1 << 18)
> #define CODEC_DSD_RX_UNDERFLOW                              (1 << 19)
> #define CODEC_DSD_TX_OVERFLOW                               (1 << 20)
> #define CODEC_DSD_TX_UNDERFLOW                              (1 << 21)
237,243c234,242
< #define CODEC_FB_CHECK_ERROR_TRIG_CH0           (1 << 23)
< #define CODEC_FB_CHECK_ERROR_TRIG_CH1           (1 << 24)
< #define CODEC_VAD_FIND                          (1 << 25)
< #define CODEC_VAD_NOT_FIND                      (1 << 26)
< #define CODEC_BT_TRIGGER                        (1 << 27)
< #define CODEC_ADC_MAX_OVERFLOW                  (1 << 28)
< #define CODEC_TIME_TRIGGER_STATUS               (1 << 29)
---
> #define CODEC_VAD_FIND                                      (1 << 23)
> #define CODEC_VAD_NOT_FIND                                  (1 << 24)
> #define CODEC_BT_TRIGGER                                    (1 << 25)
> #define CODEC_TSF_TRIGGER                                   (1 << 26)
> #define CODEC_ADC_MAX_OVERFLOW                              (1 << 27)
> #define CODEC_TIME_TRIGGER                                  (1 << 28)
> #define CODEC_BT_TRIGGER1                                   (1 << 29)
> #define CODEC_BT_TRIGGER2                                   (1 << 30)
> #define CODEC_BT_TRIGGER3                                   (1 << 31)
246,247c245,246
< #define CODEC_CODEC_RX_OVERFLOW_MSK(n)          (((n) & 0x1F) << 0)
< #define CODEC_CODEC_RX_OVERFLOW_MSK_MASK        (0x1F << 0)
---
> #define CODEC_CODEC_RX_OVERFLOW_MSK(n)                     (((n) & 0xFF) << 0)
> #define CODEC_CODEC_RX_OVERFLOW_MSK_MASK                   (0xFF << 0)
249,263c248,256
< #define CODEC_CODEC_RX_UNDERFLOW_MSK(n)         (((n) & 0x1F) << 5)
< #define CODEC_CODEC_RX_UNDERFLOW_MSK_MASK       (0x1F << 5)
< #define CODEC_CODEC_RX_UNDERFLOW_MSK_SHIFT      (5)
< #define CODEC_CODEC_TX_OVERFLOW_MSK             (1 << 10)
< #define CODEC_CODEC_TX_UNDERFLOW_MSK            (1 << 11)
< #define CODEC_DSD_RX_OVERFLOW_MSK               (1 << 12)
< #define CODEC_DSD_RX_UNDERFLOW_MSK              (1 << 13)
< #define CODEC_DSD_TX_OVERFLOW_MSK               (1 << 14)
< #define CODEC_DSD_TX_UNDERFLOW_MSK              (1 << 15)
< #define CODEC_MC_OVERFLOW_MSK                   (1 << 16)
< #define CODEC_MC_UNDERFLOW_MSK                  (1 << 17)
< #define CODEC_IIR_RX_OVERFLOW_MSK               (1 << 18)
< #define CODEC_IIR_RX_UNDERFLOW_MSK              (1 << 19)
< #define CODEC_IIR_TX_OVERFLOW_MSK               (1 << 20)
< #define CODEC_IIR_TX_UNDERFLOW_MSK              (1 << 21)
---
> #define CODEC_CODEC_RX_UNDERFLOW_MSK(n)                    (((n) & 0xFF) << 8)
> #define CODEC_CODEC_RX_UNDERFLOW_MSK_MASK                  (0xFF << 8)
> #define CODEC_CODEC_RX_UNDERFLOW_MSK_SHIFT                 (8)
> #define CODEC_CODEC_TX_OVERFLOW_MSK                        (1 << 16)
> #define CODEC_CODEC_TX_UNDERFLOW_MSK                       (1 << 17)
> #define CODEC_DSD_RX_OVERFLOW_MSK                          (1 << 18)
> #define CODEC_DSD_RX_UNDERFLOW_MSK                         (1 << 19)
> #define CODEC_DSD_TX_OVERFLOW_MSK                          (1 << 20)
> #define CODEC_DSD_TX_UNDERFLOW_MSK                         (1 << 21)
265,271c258,266
< #define CODEC_FB_CHECK_ERROR_TRIG_CH0_MSK       (1 << 23)
< #define CODEC_FB_CHECK_ERROR_TRIG_CH1_MSK       (1 << 24)
< #define CODEC_VAD_FIND_MSK                      (1 << 25)
< #define CODEC_VAD_NOT_FIND_MSK                  (1 << 26)
< #define CODEC_BT_TRIGGER_MSK                    (1 << 27)
< #define CODEC_ADC_MAX_OVERFLOW_MSK              (1 << 28)
< #define CODEC_TIME_TRIGGER_MSK                  (1 << 29)
---
> #define CODEC_VAD_FIND_MSK                                 (1 << 23)
> #define CODEC_VAD_NOT_FIND_MSK                             (1 << 24)
> #define CODEC_BT_TRIGGER_MSK                               (1 << 25)
> #define CODEC_TSF_TRIGGER_MSK                              (1 << 26)
> #define CODEC_ADC_MAX_OVERFLOW_MSK                         (1 << 27)
> #define CODEC_TIME_TRIGGER_MSK                             (1 << 28)
> #define CODEC_BT_TRIGGER1_MSK                              (1 << 29)
> #define CODEC_BT_TRIGGER2_MSK                              (1 << 30)
> #define CODEC_BT_TRIGGER3_MSK                              (1 << 31)
289,294c284,292
< #define CODEC_FIFO_COUNT_RX_DSD(n)              (((n) & 0xF) << 20)
< #define CODEC_FIFO_COUNT_RX_DSD_MASK            (0xF << 20)
< #define CODEC_FIFO_COUNT_RX_DSD_SHIFT           (20)
< #define CODEC_FIFO_COUNT_RX_IIR(n)              (((n) & 0x3F) << 24)
< #define CODEC_FIFO_COUNT_RX_IIR_MASK            (0x3F << 24)
< #define CODEC_FIFO_COUNT_RX_IIR_SHIFT           (24)
---
> #define CODEC_FIFO_COUNT_CH5(n)                             (((n) & 0xF) << 20)
> #define CODEC_FIFO_COUNT_CH5_MASK                           (0xF << 20)
> #define CODEC_FIFO_COUNT_CH5_SHIFT                          (20)
> #define CODEC_FIFO_COUNT_CH6(n)                             (((n) & 0xF) << 24)
> #define CODEC_FIFO_COUNT_CH6_MASK                           (0xF << 24)
> #define CODEC_FIFO_COUNT_CH6_SHIFT                          (24)
> #define CODEC_FIFO_COUNT_CH7(n)                             (((n) & 0xF) << 28)
> #define CODEC_FIFO_COUNT_CH7_MASK                           (0xF << 28)
> #define CODEC_FIFO_COUNT_CH7_SHIFT                          (28)
300,301c298,299
< #define CODEC_STATE_RX_CH(n)                    (((n) & 0x3F) << 4)
< #define CODEC_STATE_RX_CH_MASK                  (0x3F << 4)
---
> #define CODEC_STATE_RX_CH(n)                                (((n) & 0x1FF) << 4)
> #define CODEC_STATE_RX_CH_MASK                              (0x1FF << 4)
303,317c301,306
< #define CODEC_FIFO_COUNT_TX_DSD(n)              (((n) & 0x7) << 10)
< #define CODEC_FIFO_COUNT_TX_DSD_MASK            (0x7 << 10)
< #define CODEC_FIFO_COUNT_TX_DSD_SHIFT           (10)
< #define CODEC_MC_FIFO_COUNT(n)                  (((n) & 0xF) << 13)
< #define CODEC_MC_FIFO_COUNT_MASK                (0xF << 13)
< #define CODEC_MC_FIFO_COUNT_SHIFT               (13)
< #define CODEC_FIFO_COUNT_TX_IIR(n)              (((n) & 0x3F) << 17)
< #define CODEC_FIFO_COUNT_TX_IIR_MASK            (0x3F << 17)
< #define CODEC_FIFO_COUNT_TX_IIR_SHIFT           (17)
< #define CODEC_FIFO_COUNT_CH5(n)                 (((n) & 0xF) << 23)
< #define CODEC_FIFO_COUNT_CH5_MASK               (0xF << 23)
< #define CODEC_FIFO_COUNT_CH5_SHIFT              (23)
< #define CODEC_FIFO_COUNT_CH6(n)                 (((n) & 0xF) << 27)
< #define CODEC_FIFO_COUNT_CH6_MASK               (0xF << 27)
< #define CODEC_FIFO_COUNT_CH6_SHIFT              (27)
---
> #define CODEC_FIFO_COUNT_TX_DSD(n)                          (((n) & 0x7) << 13)
> #define CODEC_FIFO_COUNT_TX_DSD_MASK                        (0x7 << 13)
> #define CODEC_FIFO_COUNT_TX_DSD_SHIFT                       (13)
> #define CODEC_FIFO_COUNT_RX_DSD(n)                          (((n) & 0xF) << 16)
> #define CODEC_FIFO_COUNT_RX_DSD_MASK                        (0xF << 16)
> #define CODEC_FIFO_COUNT_RX_DSD_SHIFT                       (16)
350,352c339,341
< #define CODEC_RX_FIFO_DATA_DSD(n)               (((n) & 0xFFFFFFFF) << 0)
< #define CODEC_RX_FIFO_DATA_DSD_MASK             (0xFFFFFFFF << 0)
< #define CODEC_RX_FIFO_DATA_DSD_SHIFT            (0)
---
> #define CODEC_RX_FIFO_DATA(n)                               (((n) & 0xFFFFFFFF) << 0)
> #define CODEC_RX_FIFO_DATA_MASK                             (0xFFFFFFFF << 0)
> #define CODEC_RX_FIFO_DATA_SHIFT                            (0)
355,357c344,346
< #define CODEC_MC_FIFO_DATA(n)                   (((n) & 0xFFFFFFFF) << 0)
< #define CODEC_MC_FIFO_DATA_MASK                 (0xFFFFFFFF << 0)
< #define CODEC_MC_FIFO_DATA_SHIFT                (0)
---
> #define CODEC_RX_FIFO_DATA(n)                               (((n) & 0xFFFFFFFF) << 0)
> #define CODEC_RX_FIFO_DATA_MASK                             (0xFFFFFFFF << 0)
> #define CODEC_RX_FIFO_DATA_SHIFT                            (0)
360,362c349,351
< #define CODEC_RX_FIFO_DATA_IIR(n)               (((n) & 0xFFFFFFFF) << 0)
< #define CODEC_RX_FIFO_DATA_IIR_MASK             (0xFFFFFFFF << 0)
< #define CODEC_RX_FIFO_DATA_IIR_SHIFT            (0)
---
> #define CODEC_RX_FIFO_DATA(n)                               (((n) & 0xFFFFFFFF) << 0)
> #define CODEC_RX_FIFO_DATA_MASK                             (0xFFFFFFFF << 0)
> #define CODEC_RX_FIFO_DATA_SHIFT                            (0)
365,373c354,356
< #define CODEC_MODE_16BIT_ADC_CH0                (1 << 0)
< #define CODEC_MODE_16BIT_ADC_CH1                (1 << 1)
< #define CODEC_MODE_16BIT_ADC_CH2                (1 << 2)
< #define CODEC_MODE_16BIT_ADC_CH3                (1 << 3)
< #define CODEC_MODE_16BIT_ADC_CH4                (1 << 4)
< #define CODEC_MODE_16BIT_ADC_CH5                (1 << 5)
< #define CODEC_MODE_16BIT_ADC_CH6                (1 << 6)
< #define CODEC_MODE_24BIT_ADC                    (1 << 7)
< #define CODEC_MODE_32BIT_ADC                    (1 << 8)
---
> #define CODEC_MODE_16BIT_ADC                                (1 << 0)
> #define CODEC_MODE_24BIT_ADC                                (1 << 1)
> #define CODEC_MODE_32BIT_ADC                                (1 << 2)
394,402c377,379
< #define CODEC_MC_ENABLE                         (1 << 0)
< #define CODEC_DUAL_CHANNEL_MC                   (1 << 1)
< #define CODEC_MODE_16BIT_MC                     (1 << 2)
< #define CODEC_DMA_CTRL_MC                       (1 << 3)
< #define CODEC_MC_DELAY(n)                       (((n) & 0xFF) << 4)
< #define CODEC_MC_DELAY_MASK                     (0xFF << 4)
< #define CODEC_MC_DELAY_SHIFT                    (4)
< #define CODEC_MC_RATE_SEL                       (1 << 12)
< #define CODEC_MODE_32BIT_MC                     (1 << 13)
---
> #define CODEC_RX_FIFO_DATA_DSD(n)                           (((n) & 0xFFFFFFFF) << 0)
> #define CODEC_RX_FIFO_DATA_DSD_MASK                         (0xFFFFFFFF << 0)
> #define CODEC_RX_FIFO_DATA_DSD_SHIFT                        (0)
424,432c401,411
< #define CODEC_EVENT_SEL                         (1 << 10)
< #define CODEC_EVENT_FOR_CAPTURE                 (1 << 11)
< #define CODEC_TEST_PORT_SEL(n)                  (((n) & 0x7) << 12)
< #define CODEC_TEST_PORT_SEL_MASK                (0x7 << 12)
< #define CODEC_TEST_PORT_SEL_SHIFT               (12)
< #define CODEC_PLL_OSC_TRIGGER_SEL(n)            (((n) & 0x3) << 15)
< #define CODEC_PLL_OSC_TRIGGER_SEL_MASK          (0x3 << 15)
< #define CODEC_PLL_OSC_TRIGGER_SEL_SHIFT         (15)
< #define CODEC_FAULT_MUTE_DAC_ENABLE             (1 << 17)
---
> #define CODEC_EVENT_SEL(n)                                  (((n) & 0x3) << 10)
> #define CODEC_EVENT_SEL_MASK                                (0x3 << 10)
> #define CODEC_EVENT_SEL_SHIFT                               (10)
> #define CODEC_EVENT_FOR_CAPTURE                             (1 << 12)
> #define CODEC_EVENT_FOR_EN                                  (1 << 13)
> #define CODEC_TSF_EVENT_SEL                                 (1 << 14)
> #define CODEC_TEST_PORT_SEL(n)                              (((n) & 0x7) << 15)
> #define CODEC_TEST_PORT_SEL_MASK                            (0x7 << 15)
> #define CODEC_TEST_PORT_SEL_SHIFT                           (15)
> #define CODEC_FAULT_MUTE_DAC_ENABLE                         (1 << 18)
> #define CODEC_MODE_HCLK_ACCESS_REG                          (1 << 19)
435,442c414,447
< #define CODEC_RX_FIFO_DATA(n)                   (((n) & 0xFFFFFFFF) << 0)
< #define CODEC_RX_FIFO_DATA_MASK                 (0xFFFFFFFF << 0)
< #define CODEC_RX_FIFO_DATA_SHIFT                (0)
< 
< // reg_5c
< #define CODEC_RX_FIFO_DATA(n)                   (((n) & 0xFFFFFFFF) << 0)
< #define CODEC_RX_FIFO_DATA_MASK                 (0xFFFFFFFF << 0)
< #define CODEC_RX_FIFO_DATA_SHIFT                (0)
---
> #define CODEC_ADC_ENABLE_PLAYTIME_STAMP_SEL(n)              (((n) & 0x3) << 0)
> #define CODEC_ADC_ENABLE_PLAYTIME_STAMP_SEL_MASK            (0x3 << 0)
> #define CODEC_ADC_ENABLE_PLAYTIME_STAMP_SEL_SHIFT           (0)
> #define CODEC_DAC_ENABLE_PLAYTIME_STAMP_SEL(n)              (((n) & 0x3) << 2)
> #define CODEC_DAC_ENABLE_PLAYTIME_STAMP_SEL_MASK            (0x3 << 2)
> #define CODEC_DAC_ENABLE_PLAYTIME_STAMP_SEL_SHIFT           (2)
> #define CODEC_CODEC_ADC_ENABLE_PLAYTIME_STAMP_SEL(n)        (((n) & 0x3) << 4)
> #define CODEC_CODEC_ADC_ENABLE_PLAYTIME_STAMP_SEL_MASK      (0x3 << 4)
> #define CODEC_CODEC_ADC_ENABLE_PLAYTIME_STAMP_SEL_SHIFT     (4)
> #define CODEC_CODEC_DAC_ENABLE_PLAYTIME_STAMP_SEL(n)        (((n) & 0x3) << 6)
> #define CODEC_CODEC_DAC_ENABLE_PLAYTIME_STAMP_SEL_MASK      (0x3 << 6)
> #define CODEC_CODEC_DAC_ENABLE_PLAYTIME_STAMP_SEL_SHIFT     (6)
> #define CODEC_RESAMPLE_DAC_ENABLE_PLAYTIME_STAMP_SEL(n)     (((n) & 0x3) << 8)
> #define CODEC_RESAMPLE_DAC_ENABLE_PLAYTIME_STAMP_SEL_MASK   (0x3 << 8)
> #define CODEC_RESAMPLE_DAC_ENABLE_PLAYTIME_STAMP_SEL_SHIFT  (8)
> #define CODEC_RESAMPLE_ADC_ENABLE_PLAYTIME_STAMP_SEL(n)     (((n) & 0x3) << 10)
> #define CODEC_RESAMPLE_ADC_ENABLE_PLAYTIME_STAMP_SEL_MASK   (0x3 << 10)
> #define CODEC_RESAMPLE_ADC_ENABLE_PLAYTIME_STAMP_SEL_SHIFT  (10)
> #define CODEC_RESAMPLE_DAC_PHASE_PLAYTIME_STAMP_SEL(n)      (((n) & 0x3) << 12)
> #define CODEC_RESAMPLE_DAC_PHASE_PLAYTIME_STAMP_SEL_MASK    (0x3 << 12)
> #define CODEC_RESAMPLE_DAC_PHASE_PLAYTIME_STAMP_SEL_SHIFT   (12)
> #define CODEC_RESAMPLE_ADC_PHASE_PLAYTIME_STAMP_SEL(n)      (((n) & 0x3) << 14)
> #define CODEC_RESAMPLE_ADC_PHASE_PLAYTIME_STAMP_SEL_MASK    (0x3 << 14)
> #define CODEC_RESAMPLE_ADC_PHASE_PLAYTIME_STAMP_SEL_SHIFT   (14)
> #define CODEC_CODEC_DAC_GAIN_PLAYTIME_STAMP_SEL(n)          (((n) & 0x3) << 16)
> #define CODEC_CODEC_DAC_GAIN_PLAYTIME_STAMP_SEL_MASK        (0x3 << 16)
> #define CODEC_CODEC_DAC_GAIN_PLAYTIME_STAMP_SEL_SHIFT       (16)
> #define CODEC_TRIGGER_EVENT_PLAYTIME_STAMP_SEL(n)           (((n) & 0x3) << 18)
> #define CODEC_TRIGGER_EVENT_PLAYTIME_STAMP_SEL_MASK         (0x3 << 18)
> #define CODEC_TRIGGER_EVENT_PLAYTIME_STAMP_SEL_SHIFT        (18)
> #define CODEC_PLAYTIME_STAMP_MASK                           (1 << 20)
> #define CODEC_PLAYTIME_STAMP1_MASK                          (1 << 21)
> #define CODEC_PLAYTIME_STAMP2_MASK                          (1 << 22)
> #define CODEC_PLAYTIME_STAMP3_MASK                          (1 << 23)
445,446c450,451
< #define CODEC_EN_CLK_ADC_ANA(n)                 (((n) & 0x1F) << 0)
< #define CODEC_EN_CLK_ADC_ANA_MASK               (0x1F << 0)
---
> #define CODEC_EN_CLK_ADC_ANA(n)                             (((n) & 0x7) << 0)
> #define CODEC_EN_CLK_ADC_ANA_MASK                           (0x7 << 0)
448,458c453,463
< #define CODEC_EN_CLK_ADC(n)                     (((n) & 0x3F) << 5)
< #define CODEC_EN_CLK_ADC_MASK                   (0x3F << 5)
< #define CODEC_EN_CLK_ADC_SHIFT                  (5)
< #define CODEC_EN_CLK_DAC                        (1 << 11)
< #define CODEC_POL_ADC_ANA(n)                    (((n) & 0x1F) << 12)
< #define CODEC_POL_ADC_ANA_MASK                  (0x1F << 12)
< #define CODEC_POL_ADC_ANA_SHIFT                 (12)
< #define CODEC_POL_DAC_OUT                       (1 << 17)
< #define CODEC_CFG_CLK_OUT(n)                    (((n) & 0x7) << 18)
< #define CODEC_CFG_CLK_OUT_MASK                  (0x7 << 18)
< #define CODEC_CFG_CLK_OUT_SHIFT                 (18)
---
> #define CODEC_EN_CLK_ADC(n)                                 (((n) & 0x1FF) << 3)
> #define CODEC_EN_CLK_ADC_MASK                               (0x1FF << 3)
> #define CODEC_EN_CLK_ADC_SHIFT                              (3)
> #define CODEC_EN_CLK_DAC                                    (1 << 12)
> #define CODEC_POL_ADC_ANA(n)                                (((n) & 0x7) << 13)
> #define CODEC_POL_ADC_ANA_MASK                              (0x7 << 13)
> #define CODEC_POL_ADC_ANA_SHIFT                             (13)
> #define CODEC_POL_DAC_OUT                                   (1 << 16)
> #define CODEC_CFG_CLK_OUT(n)                                (((n) & 0x7) << 17)
> #define CODEC_CFG_CLK_OUT_MASK                              (0x7 << 17)
> #define CODEC_CFG_CLK_OUT_SHIFT                             (17)
461,462c466,467
< #define CODEC_SOFT_RSTN_ADC_ANA(n)              (((n) & 0x1F) << 0)
< #define CODEC_SOFT_RSTN_ADC_ANA_MASK            (0x1F << 0)
---
> #define CODEC_SOFT_RSTN_ADC_ANA(n)                          (((n) & 0x7) << 0)
> #define CODEC_SOFT_RSTN_ADC_ANA_MASK                        (0x7 << 0)
464,470c469,476
< #define CODEC_SOFT_RSTN_ADC(n)                  (((n) & 0x3F) << 5)
< #define CODEC_SOFT_RSTN_ADC_MASK                (0x3F << 5)
< #define CODEC_SOFT_RSTN_ADC_SHIFT               (5)
< #define CODEC_SOFT_RSTN_DAC                     (1 << 11)
< #define CODEC_SOFT_RSTN_RS                      (1 << 12)
< #define CODEC_SOFT_RSTN_IIR                     (1 << 13)
< #define CODEC_SOFT_RSTN_32K                     (1 << 14)
---
> #define CODEC_SOFT_RSTN_ADC(n)                              (((n) & 0x1FF) << 3)
> #define CODEC_SOFT_RSTN_ADC_MASK                            (0x1FF << 3)
> #define CODEC_SOFT_RSTN_ADC_SHIFT                           (3)
> #define CODEC_SOFT_RSTN_DAC                                 (1 << 12)
> #define CODEC_SOFT_RSTN_RS0                                 (1 << 13)
> #define CODEC_SOFT_RSTN_RS1                                 (1 << 14)
> #define CODEC_SOFT_RSTN_IIR                                 (1 << 15)
> #define CODEC_SOFT_RSTN_32K                                 (1 << 16)
509,522c515,528
< #define CODEC_CODEC_RX5_6_OVERFLOW(n)           (((n) & 0x3) << 0)
< #define CODEC_CODEC_RX5_6_OVERFLOW_MASK         (0x3 << 0)
< #define CODEC_CODEC_RX5_6_OVERFLOW_SHIFT        (0)
< #define CODEC_CODEC_RX5_6_UNDERFLOW(n)          (((n) & 0x3) << 2)
< #define CODEC_CODEC_RX5_6_UNDERFLOW_MASK        (0x3 << 2)
< #define CODEC_CODEC_RX5_6_UNDERFLOW_SHIFT       (2)
< 
< // reg_70
< #define CODEC_CODEC_RX5_6_OVERFLOW_MSK(n)       (((n) & 0x3) << 0)
< #define CODEC_CODEC_RX5_6_OVERFLOW_MSK_MASK     (0x3 << 0)
< #define CODEC_CODEC_RX5_6_OVERFLOW_MSK_SHIFT    (0)
< #define CODEC_CODEC_RX5_6_UNDERFLOW_MSK(n)      (((n) & 0x3) << 2)
< #define CODEC_CODEC_RX5_6_UNDERFLOW_MSK_MASK    (0x3 << 2)
< #define CODEC_CODEC_RX5_6_UNDERFLOW_MSK_SHIFT   (2)
---
> #define CODEC_CODEC_DAC_HBF4_DELAY_SEL                      (1 << 0)
> #define CODEC_TRIG_TIME(n)                                  (((n) & 0x3FFFFF) << 1)
> #define CODEC_TRIG_TIME_MASK                                (0x3FFFFF << 1)
> #define CODEC_TRIG_TIME_SHIFT                               (1)
> #define CODEC_TRIG_TIME_ENABLE                              (1 << 23)
> #define CODEC_GET_CNT_TRIG                                  (1 << 24)
> #define CODEC_RAWL_RF                                       (1 << 25)
> #define CODEC_RAWLM_RF(n)                                   (((n) & 0x3) << 26)
> #define CODEC_RAWLM_RF_MASK                                 (0x3 << 26)
> #define CODEC_RAWLM_RF_SHIFT                                (26)
> #define CODEC_RAWL_SRAM                                     (1 << 28)
> #define CODEC_RAWLM_SRAM(n)                                 (((n) & 0x3) << 29)
> #define CODEC_RAWLM_SRAM_MASK                               (0x3 << 29)
> #define CODEC_RAWLM_SRAM_SHIFT                              (29)
525,539d530
< #define CODEC_CODEC_SIDE_TONE_CH_SEL            (1 << 0)
< #define CODEC_CODEC_ADC_IIR_CH0_SEL(n)          (((n) & 0x7) << 1)
< #define CODEC_CODEC_ADC_IIR_CH0_SEL_MASK        (0x7 << 1)
< #define CODEC_CODEC_ADC_IIR_CH0_SEL_SHIFT       (1)
< #define CODEC_CODEC_ADC_IIR_CH1_SEL(n)          (((n) & 0x7) << 4)
< #define CODEC_CODEC_ADC_IIR_CH1_SEL_MASK        (0x7 << 4)
< #define CODEC_CODEC_ADC_IIR_CH1_SEL_SHIFT       (4)
< #define CODEC_CODEC_DAC_HBF4_DELAY_SEL          (1 << 7)
< #define CODEC_TRIG_TIME(n)                      (((n) & 0x3FFFFF) << 8)
< #define CODEC_TRIG_TIME_MASK                    (0x3FFFFF << 8)
< #define CODEC_TRIG_TIME_SHIFT                   (8)
< #define CODEC_TRIG_TIME_ENABLE                  (1 << 30)
< #define CODEC_GET_CNT_TRIG                      (1 << 31)
< 
< // reg_7c
543a535,539
> // reg_7c
> #define CODEC_RESERVED_REG2(n)                              (((n) & 0xFFFFFFFF) << 0)
> #define CODEC_RESERVED_REG2_MASK                            (0xFFFFFFFF << 0)
> #define CODEC_RESERVED_REG2_SHIFT                           (0)
> 
551,564c547,566
< #define CODEC_CODEC_SIDE_TONE_GAIN(n)           (((n) & 0x1F) << 6)
< #define CODEC_CODEC_SIDE_TONE_GAIN_MASK         (0x1F << 6)
< #define CODEC_CODEC_SIDE_TONE_GAIN_SHIFT        (6)
< #define CODEC_CODEC_SIDE_TONE_MIC_SEL           (1 << 11)
< #define CODEC_CODEC_ADC_LOOP                    (1 << 12)
< #define CODEC_CODEC_LOOP_SEL_L(n)               (((n) & 0x7) << 13)
< #define CODEC_CODEC_LOOP_SEL_L_MASK             (0x7 << 13)
< #define CODEC_CODEC_LOOP_SEL_L_SHIFT            (13)
< #define CODEC_CODEC_LOOP_SEL_R(n)               (((n) & 0x7) << 16)
< #define CODEC_CODEC_LOOP_SEL_R_MASK             (0x7 << 16)
< #define CODEC_CODEC_LOOP_SEL_R_SHIFT            (16)
< #define CODEC_CODEC_TEST_PORT_SEL(n)            (((n) & 0x1F) << 19)
< #define CODEC_CODEC_TEST_PORT_SEL_MASK          (0x1F << 19)
< #define CODEC_CODEC_TEST_PORT_SEL_SHIFT         (19)
---
> #define CODEC_CODEC_ADC_EN_CH5                              (1 << 6)
> #define CODEC_CODEC_ADC_EN_CH6                              (1 << 7)
> #define CODEC_CODEC_ADC_EN_CH7                              (1 << 8)
> #define CODEC_CODEC_SIDE_TONE_GAIN(n)                       (((n) & 0x1F) << 9)
> #define CODEC_CODEC_SIDE_TONE_GAIN_MASK                     (0x1F << 9)
> #define CODEC_CODEC_SIDE_TONE_GAIN_SHIFT                    (9)
> #define CODEC_CODEC_SIDE_TONE_MIC_SEL(n)                    (((n) & 0x7) << 14)
> #define CODEC_CODEC_SIDE_TONE_MIC_SEL_MASK                  (0x7 << 14)
> #define CODEC_CODEC_SIDE_TONE_MIC_SEL_SHIFT                 (14)
> #define CODEC_CODEC_ADC_LOOP                                (1 << 17)
> #define CODEC_CODEC_LOOP_SEL_L(n)                           (((n) & 0x7) << 18)
> #define CODEC_CODEC_LOOP_SEL_L_MASK                         (0x7 << 18)
> #define CODEC_CODEC_LOOP_SEL_L_SHIFT                        (18)
> #define CODEC_CODEC_LOOP_SEL_R(n)                           (((n) & 0x7) << 21)
> #define CODEC_CODEC_LOOP_SEL_R_MASK                         (0x7 << 21)
> #define CODEC_CODEC_LOOP_SEL_R_SHIFT                        (21)
> #define CODEC_CODEC_TEST_PORT_SEL(n)                        (((n) & 0x1F) << 24)
> #define CODEC_CODEC_TEST_PORT_SEL_MASK                      (0x1F << 24)
> #define CODEC_CODEC_TEST_PORT_SEL_SHIFT                     (24)
> #define CODEC_CODEC_CLKX2_EN                                (1 << 29)
624,640c626,638
< #define CODEC_CODEC_ADC_SIGNED_CH3              (1 << 0)
< #define CODEC_CODEC_ADC_IN_SEL_CH3(n)           (((n) & 0x7) << 1)
< #define CODEC_CODEC_ADC_IN_SEL_CH3_MASK         (0x7 << 1)
< #define CODEC_CODEC_ADC_IN_SEL_CH3_SHIFT        (1)
< #define CODEC_CODEC_ADC_DOWN_SEL_CH3(n)         (((n) & 0x3) << 4)
< #define CODEC_CODEC_ADC_DOWN_SEL_CH3_MASK       (0x3 << 4)
< #define CODEC_CODEC_ADC_DOWN_SEL_CH3_SHIFT      (4)
< #define CODEC_CODEC_ADC_HBF3_BYPASS_CH3         (1 << 6)
< #define CODEC_CODEC_ADC_HBF2_BYPASS_CH3         (1 << 7)
< #define CODEC_CODEC_ADC_HBF1_BYPASS_CH3         (1 << 8)
< #define CODEC_CODEC_ADC_GAIN_SEL_CH3            (1 << 9)
< #define CODEC_CODEC_ADC_GAIN_CH3(n)             (((n) & 0xFFFFF) << 10)
< #define CODEC_CODEC_ADC_GAIN_CH3_MASK           (0xFFFFF << 10)
< #define CODEC_CODEC_ADC_GAIN_CH3_SHIFT          (10)
< #define CODEC_CODEC_ADC_HBF3_SEL_CH3(n)         (((n) & 0x3) << 30)
< #define CODEC_CODEC_ADC_HBF3_SEL_CH3_MASK       (0x3 << 30)
< #define CODEC_CODEC_ADC_HBF3_SEL_CH3_SHIFT      (30)
---
> #define CODEC_CODEC_ADC_DOWN_SEL_CH3(n)                     (((n) & 0x3) << 0)
> #define CODEC_CODEC_ADC_DOWN_SEL_CH3_MASK                   (0x3 << 0)
> #define CODEC_CODEC_ADC_DOWN_SEL_CH3_SHIFT                  (0)
> #define CODEC_CODEC_ADC_HBF3_BYPASS_CH3                     (1 << 2)
> #define CODEC_CODEC_ADC_HBF2_BYPASS_CH3                     (1 << 3)
> #define CODEC_CODEC_ADC_HBF1_BYPASS_CH3                     (1 << 4)
> #define CODEC_CODEC_ADC_GAIN_SEL_CH3                        (1 << 5)
> #define CODEC_CODEC_ADC_GAIN_CH3(n)                         (((n) & 0xFFFFF) << 6)
> #define CODEC_CODEC_ADC_GAIN_CH3_MASK                       (0xFFFFF << 6)
> #define CODEC_CODEC_ADC_GAIN_CH3_SHIFT                      (6)
> #define CODEC_CODEC_ADC_HBF3_SEL_CH3(n)                     (((n) & 0x3) << 26)
> #define CODEC_CODEC_ADC_HBF3_SEL_CH3_MASK                   (0x3 << 26)
> #define CODEC_CODEC_ADC_HBF3_SEL_CH3_SHIFT                  (26)
643,659c641,653
< #define CODEC_CODEC_ADC_SIGNED_CH4              (1 << 0)
< #define CODEC_CODEC_ADC_IN_SEL_CH4(n)           (((n) & 0x7) << 1)
< #define CODEC_CODEC_ADC_IN_SEL_CH4_MASK         (0x7 << 1)
< #define CODEC_CODEC_ADC_IN_SEL_CH4_SHIFT        (1)
< #define CODEC_CODEC_ADC_DOWN_SEL_CH4(n)         (((n) & 0x3) << 4)
< #define CODEC_CODEC_ADC_DOWN_SEL_CH4_MASK       (0x3 << 4)
< #define CODEC_CODEC_ADC_DOWN_SEL_CH4_SHIFT      (4)
< #define CODEC_CODEC_ADC_HBF3_BYPASS_CH4         (1 << 6)
< #define CODEC_CODEC_ADC_HBF2_BYPASS_CH4         (1 << 7)
< #define CODEC_CODEC_ADC_HBF1_BYPASS_CH4         (1 << 8)
< #define CODEC_CODEC_ADC_GAIN_SEL_CH4            (1 << 9)
< #define CODEC_CODEC_ADC_GAIN_CH4(n)             (((n) & 0xFFFFF) << 10)
< #define CODEC_CODEC_ADC_GAIN_CH4_MASK           (0xFFFFF << 10)
< #define CODEC_CODEC_ADC_GAIN_CH4_SHIFT          (10)
< #define CODEC_CODEC_ADC_HBF3_SEL_CH4(n)         (((n) & 0x3) << 30)
< #define CODEC_CODEC_ADC_HBF3_SEL_CH4_MASK       (0x3 << 30)
< #define CODEC_CODEC_ADC_HBF3_SEL_CH4_SHIFT      (30)
---
> #define CODEC_CODEC_ADC_DOWN_SEL_CH4(n)                     (((n) & 0x3) << 0)
> #define CODEC_CODEC_ADC_DOWN_SEL_CH4_MASK                   (0x3 << 0)
> #define CODEC_CODEC_ADC_DOWN_SEL_CH4_SHIFT                  (0)
> #define CODEC_CODEC_ADC_HBF3_BYPASS_CH4                     (1 << 2)
> #define CODEC_CODEC_ADC_HBF2_BYPASS_CH4                     (1 << 3)
> #define CODEC_CODEC_ADC_HBF1_BYPASS_CH4                     (1 << 4)
> #define CODEC_CODEC_ADC_GAIN_SEL_CH4                        (1 << 5)
> #define CODEC_CODEC_ADC_GAIN_CH4(n)                         (((n) & 0xFFFFF) << 6)
> #define CODEC_CODEC_ADC_GAIN_CH4_MASK                       (0xFFFFF << 6)
> #define CODEC_CODEC_ADC_GAIN_CH4_SHIFT                      (6)
> #define CODEC_CODEC_ADC_HBF3_SEL_CH4(n)                     (((n) & 0x3) << 26)
> #define CODEC_CODEC_ADC_HBF3_SEL_CH4_MASK                   (0x3 << 26)
> #define CODEC_CODEC_ADC_HBF3_SEL_CH4_SHIFT                  (26)
661a656,670
> #define CODEC_CODEC_ADC_DOWN_SEL_CH5(n)                     (((n) & 0x3) << 0)
> #define CODEC_CODEC_ADC_DOWN_SEL_CH5_MASK                   (0x3 << 0)
> #define CODEC_CODEC_ADC_DOWN_SEL_CH5_SHIFT                  (0)
> #define CODEC_CODEC_ADC_HBF3_BYPASS_CH5                     (1 << 2)
> #define CODEC_CODEC_ADC_HBF2_BYPASS_CH5                     (1 << 3)
> #define CODEC_CODEC_ADC_HBF1_BYPASS_CH5                     (1 << 4)
> #define CODEC_CODEC_ADC_GAIN_SEL_CH5                        (1 << 5)
> #define CODEC_CODEC_ADC_GAIN_CH5(n)                         (((n) & 0xFFFFF) << 6)
> #define CODEC_CODEC_ADC_GAIN_CH5_MASK                       (0xFFFFF << 6)
> #define CODEC_CODEC_ADC_GAIN_CH5_SHIFT                      (6)
> #define CODEC_CODEC_ADC_HBF3_SEL_CH5(n)                     (((n) & 0x3) << 26)
> #define CODEC_CODEC_ADC_HBF3_SEL_CH5_MASK                   (0x3 << 26)
> #define CODEC_CODEC_ADC_HBF3_SEL_CH5_SHIFT                  (26)
> 
> // reg_9c
688,692c697,699
< #define CODEC_CODEC_DAC_L_FIR_UPSAMPLE          (1 << 27)
< #define CODEC_CODEC_DAC_R_FIR_UPSAMPLE          (1 << 28)
< #define CODEC_CODEC_DAC_SDM_CLOSE               (1 << 29)
< #define CODEC_CODEC_DAC_USE_HBF4                (1 << 30)
< #define CODEC_CODEC_DAC_USE_HBF5                (1 << 31)
---
> #define CODEC_CODEC_DAC_SDM_CLOSE                           (1 << 27)
> #define CODEC_CODEC_DAC_USE_HBF4                            (1 << 28)
> #define CODEC_CODEC_DAC_USE_HBF5                            (1 << 29)
694c701
< // reg_9c
---
> // reg_a0
705,707c712,717
< #define CODEC_CODEC_DAC_GAIN_TRIGGER_SEL(n)     (((n) & 0x3) << 27)
< #define CODEC_CODEC_DAC_GAIN_TRIGGER_SEL_MASK   (0x3 << 27)
< #define CODEC_CODEC_DAC_GAIN_TRIGGER_SEL_SHIFT  (27)
---
> #define CODEC_CODEC_ADC_GAIN_UPDATE_CH5                     (1 << 27)
> #define CODEC_CODEC_ADC_GAIN_UPDATE_CH6                     (1 << 28)
> #define CODEC_CODEC_ADC_GAIN_UPDATE_CH7                     (1 << 29)
> #define CODEC_CODEC_DAC_GAIN_TRIGGER_SEL(n)                 (((n) & 0x3) << 30)
> #define CODEC_CODEC_DAC_GAIN_TRIGGER_SEL_MASK               (0x3 << 30)
> #define CODEC_CODEC_DAC_GAIN_TRIGGER_SEL_SHIFT              (30)
709c719
< // reg_a0
---
> // reg_a4
728c738
< // reg_a4
---
> // reg_a8
731,735c741,750
< #define CODEC_CODEC_PDM_ADC_SEL_CH0             (1 << 2)
< #define CODEC_CODEC_PDM_ADC_SEL_CH1             (1 << 3)
< #define CODEC_CODEC_PDM_ADC_SEL_CH2             (1 << 4)
< #define CODEC_CODEC_PDM_ADC_SEL_CH3             (1 << 5)
< #define CODEC_CODEC_PDM_ADC_SEL_CH4             (1 << 6)
---
> #define CODEC_CODEC_PDM_RATE_SEL(n)                         (((n) & 0x3) << 2)
> #define CODEC_CODEC_PDM_RATE_SEL_MASK                       (0x3 << 2)
> #define CODEC_CODEC_PDM_RATE_SEL_SHIFT                      (2)
> #define CODEC_CODEC_PDM_ADC_SEL_CH0                         (1 << 4)
> #define CODEC_CODEC_PDM_ADC_SEL_CH1                         (1 << 5)
> #define CODEC_CODEC_PDM_ADC_SEL_CH2                         (1 << 6)
> #define CODEC_CODEC_DITHERF_BYPASS                          (1 << 7)
> #define CODEC_CODEC_DAC_DITHERF_GAIN(n)                     (((n) & 0x3) << 8)
> #define CODEC_CODEC_DAC_DITHERF_GAIN_MASK                   (0x3 << 8)
> #define CODEC_CODEC_DAC_DITHERF_GAIN_SHIFT                  (8)
737c752
< // reg_a8
---
> // reg_ac
753,767c768,788
< #define CODEC_CODEC_PDM_CAP_PHASE_CH0(n)        (((n) & 0x3) << 15)
< #define CODEC_CODEC_PDM_CAP_PHASE_CH0_MASK      (0x3 << 15)
< #define CODEC_CODEC_PDM_CAP_PHASE_CH0_SHIFT     (15)
< #define CODEC_CODEC_PDM_CAP_PHASE_CH1(n)        (((n) & 0x3) << 17)
< #define CODEC_CODEC_PDM_CAP_PHASE_CH1_MASK      (0x3 << 17)
< #define CODEC_CODEC_PDM_CAP_PHASE_CH1_SHIFT     (17)
< #define CODEC_CODEC_PDM_CAP_PHASE_CH2(n)        (((n) & 0x3) << 19)
< #define CODEC_CODEC_PDM_CAP_PHASE_CH2_MASK      (0x3 << 19)
< #define CODEC_CODEC_PDM_CAP_PHASE_CH2_SHIFT     (19)
< #define CODEC_CODEC_PDM_CAP_PHASE_CH3(n)        (((n) & 0x3) << 21)
< #define CODEC_CODEC_PDM_CAP_PHASE_CH3_MASK      (0x3 << 21)
< #define CODEC_CODEC_PDM_CAP_PHASE_CH3_SHIFT     (21)
< #define CODEC_CODEC_PDM_CAP_PHASE_CH4(n)        (((n) & 0x3) << 23)
< #define CODEC_CODEC_PDM_CAP_PHASE_CH4_MASK      (0x3 << 23)
< #define CODEC_CODEC_PDM_CAP_PHASE_CH4_SHIFT     (23)
---
> #define CODEC_CODEC_PDM_MUX_CH5(n)                          (((n) & 0x7) << 15)
> #define CODEC_CODEC_PDM_MUX_CH5_MASK                        (0x7 << 15)
> #define CODEC_CODEC_PDM_MUX_CH5_SHIFT                       (15)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH0(n)                    (((n) & 0x3) << 18)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH0_MASK                  (0x3 << 18)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH0_SHIFT                 (18)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH1(n)                    (((n) & 0x3) << 20)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH1_MASK                  (0x3 << 20)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH1_SHIFT                 (20)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH2(n)                    (((n) & 0x3) << 22)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH2_MASK                  (0x3 << 22)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH2_SHIFT                 (22)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH3(n)                    (((n) & 0x3) << 24)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH3_MASK                  (0x3 << 24)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH3_SHIFT                 (24)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH4(n)                    (((n) & 0x3) << 26)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH4_MASK                  (0x3 << 26)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH4_SHIFT                 (26)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH5(n)                    (((n) & 0x3) << 28)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH5_MASK                  (0x3 << 28)
> #define CODEC_CODEC_PDM_CAP_PHASE_CH5_SHIFT                 (28)
770,776c791,814
< #define CODEC_CODEC_CLASSG_EN                   (1 << 0)
< #define CODEC_CODEC_CLASSG_QUICK_DOWN           (1 << 1)
< #define CODEC_CODEC_CLASSG_STEP_3_4N            (1 << 2)
< #define CODEC_CODEC_CLASSG_LR                   (1 << 3)
< #define CODEC_CODEC_CLASSG_WINDOW(n)            (((n) & 0xFFF) << 4)
< #define CODEC_CODEC_CLASSG_WINDOW_MASK          (0xFFF << 4)
< #define CODEC_CODEC_CLASSG_WINDOW_SHIFT         (4)
---
> #define CODEC_CODEC_ADC_DCF_BYPASS_CH0                      (1 << 0)
> #define CODEC_CODEC_ADC_DCF_BYPASS_CH1                      (1 << 1)
> #define CODEC_CODEC_ADC_DCF_BYPASS_CH2                      (1 << 2)
> #define CODEC_CODEC_ADC_DCF_BYPASS_CH3                      (1 << 3)
> #define CODEC_CODEC_ADC_DCF_BYPASS_CH4                      (1 << 4)
> #define CODEC_CODEC_ADC_DCF_BYPASS_CH5                      (1 << 5)
> #define CODEC_CODEC_ADC_UDC_CH0(n)                          (((n) & 0xF) << 6)
> #define CODEC_CODEC_ADC_UDC_CH0_MASK                        (0xF << 6)
> #define CODEC_CODEC_ADC_UDC_CH0_SHIFT                       (6)
> #define CODEC_CODEC_ADC_UDC_CH1(n)                          (((n) & 0xF) << 10)
> #define CODEC_CODEC_ADC_UDC_CH1_MASK                        (0xF << 10)
> #define CODEC_CODEC_ADC_UDC_CH1_SHIFT                       (10)
> #define CODEC_CODEC_ADC_UDC_CH2(n)                          (((n) & 0xF) << 14)
> #define CODEC_CODEC_ADC_UDC_CH2_MASK                        (0xF << 14)
> #define CODEC_CODEC_ADC_UDC_CH2_SHIFT                       (14)
> #define CODEC_CODEC_ADC_UDC_CH3(n)                          (((n) & 0xF) << 18)
> #define CODEC_CODEC_ADC_UDC_CH3_MASK                        (0xF << 18)
> #define CODEC_CODEC_ADC_UDC_CH3_SHIFT                       (18)
> #define CODEC_CODEC_ADC_UDC_CH4(n)                          (((n) & 0xF) << 22)
> #define CODEC_CODEC_ADC_UDC_CH4_MASK                        (0xF << 22)
> #define CODEC_CODEC_ADC_UDC_CH4_SHIFT                       (22)
> #define CODEC_CODEC_ADC_UDC_CH5(n)                          (((n) & 0xF) << 26)
> #define CODEC_CODEC_ADC_UDC_CH5_MASK                        (0xF << 26)
> #define CODEC_CODEC_ADC_UDC_CH5_SHIFT                       (26)
779,789d816
< #define CODEC_CODEC_CLASSG_THD0(n)              (((n) & 0xFF) << 0)
< #define CODEC_CODEC_CLASSG_THD0_MASK            (0xFF << 0)
< #define CODEC_CODEC_CLASSG_THD0_SHIFT           (0)
< #define CODEC_CODEC_CLASSG_THD1(n)              (((n) & 0xFF) << 8)
< #define CODEC_CODEC_CLASSG_THD1_MASK            (0xFF << 8)
< #define CODEC_CODEC_CLASSG_THD1_SHIFT           (8)
< #define CODEC_CODEC_CLASSG_THD2(n)              (((n) & 0xFF) << 16)
< #define CODEC_CODEC_CLASSG_THD2_MASK            (0xFF << 16)
< #define CODEC_CODEC_CLASSG_THD2_SHIFT           (16)
< 
< // reg_b8
796a824,837
> // reg_b8
> #define CODEC_CODEC_DRE_DB_HIGH_CH0(n)                      (((n) & 0x3F) << 0)
> #define CODEC_CODEC_DRE_DB_HIGH_CH0_MASK                    (0x3F << 0)
> #define CODEC_CODEC_DRE_DB_HIGH_CH0_SHIFT                   (0)
> #define CODEC_CODEC_DRE_DB_LOW_CH0(n)                       (((n) & 0x3F) << 6)
> #define CODEC_CODEC_DRE_DB_LOW_CH0_MASK                     (0x3F << 6)
> #define CODEC_CODEC_DRE_DB_LOW_CH0_SHIFT                    (6)
> #define CODEC_CODEC_DRE_GAIN_TOP_CH0(n)                     (((n) & 0xF) << 12)
> #define CODEC_CODEC_DRE_GAIN_TOP_CH0_MASK                   (0xF << 12)
> #define CODEC_CODEC_DRE_GAIN_TOP_CH0_SHIFT                  (12)
> #define CODEC_CODEC_DRE_DELAY_DC_CH0(n)                     (((n) & 0xFF) << 16)
> #define CODEC_CODEC_DRE_DELAY_DC_CH0_MASK                   (0xFF << 16)
> #define CODEC_CODEC_DRE_DELAY_DC_CH0_SHIFT                  (16)
> 
798,801c839,850
< #define CODEC_CODEC_ADC_MC_EN_CH0               (1 << 0)
< #define CODEC_CODEC_ADC_MC_EN_CH1               (1 << 1)
< #define CODEC_CODEC_FEEDBACK_MC_EN_CH0          (1 << 2)
< #define CODEC_CODEC_FEEDBACK_MC_EN_CH1          (1 << 3)
---
> #define CODEC_CODEC_DRE_DB_HIGH_CH1(n)                      (((n) & 0x3F) << 0)
> #define CODEC_CODEC_DRE_DB_HIGH_CH1_MASK                    (0x3F << 0)
> #define CODEC_CODEC_DRE_DB_HIGH_CH1_SHIFT                   (0)
> #define CODEC_CODEC_DRE_DB_LOW_CH1(n)                       (((n) & 0x3F) << 6)
> #define CODEC_CODEC_DRE_DB_LOW_CH1_MASK                     (0x3F << 6)
> #define CODEC_CODEC_DRE_DB_LOW_CH1_SHIFT                    (6)
> #define CODEC_CODEC_DRE_GAIN_TOP_CH1(n)                     (((n) & 0xF) << 12)
> #define CODEC_CODEC_DRE_GAIN_TOP_CH1_MASK                   (0xF << 12)
> #define CODEC_CODEC_DRE_GAIN_TOP_CH1_SHIFT                  (12)
> #define CODEC_CODEC_DRE_DELAY_DC_CH1(n)                     (((n) & 0xFF) << 16)
> #define CODEC_CODEC_DRE_DELAY_DC_CH1_MASK                   (0xFF << 16)
> #define CODEC_CODEC_DRE_DELAY_DC_CH1_SHIFT                  (16)
805,806c854,855
< #define CODEC_CODEC_DRE_STEP_MODE_CH0(n)        (((n) & 0x3) << 1)
< #define CODEC_CODEC_DRE_STEP_MODE_CH0_MASK      (0x3 << 1)
---
> #define CODEC_CODEC_DRE_STEP_MODE_CH0(n)                    (((n) & 0x7) << 1)
> #define CODEC_CODEC_DRE_STEP_MODE_CH0_MASK                  (0x7 << 1)
808,820c857,865
< #define CODEC_CODEC_DRE_THD_DB_OFFSET_CH0(n)    (((n) & 0xF) << 3)
< #define CODEC_CODEC_DRE_THD_DB_OFFSET_CH0_MASK  (0xF << 3)
< #define CODEC_CODEC_DRE_THD_DB_OFFSET_CH0_SHIFT (3)
< #define CODEC_CODEC_DRE_INI_ANA_GAIN_CH0(n)     (((n) & 0xF) << 7)
< #define CODEC_CODEC_DRE_INI_ANA_GAIN_CH0_MASK   (0xF << 7)
< #define CODEC_CODEC_DRE_INI_ANA_GAIN_CH0_SHIFT  (7)
< #define CODEC_CODEC_DRE_DELAY_CH0(n)            (((n) & 0x3F) << 11)
< #define CODEC_CODEC_DRE_DELAY_CH0_MASK          (0x3F << 11)
< #define CODEC_CODEC_DRE_DELAY_CH0_SHIFT         (11)
< #define CODEC_CODEC_DRE_THD_DB_OFFSET_SIGN_CH0  (1 << 17)
< #define CODEC_CODEC_DRE_GAIN_OFFSET_CH0(n)      (((n) & 0x7) << 18)
< #define CODEC_CODEC_DRE_GAIN_OFFSET_CH0_MASK    (0x7 << 18)
< #define CODEC_CODEC_DRE_GAIN_OFFSET_CH0_SHIFT   (18)
---
> #define CODEC_CODEC_DRE_INI_ANA_GAIN_CH0(n)                 (((n) & 0xF) << 4)
> #define CODEC_CODEC_DRE_INI_ANA_GAIN_CH0_MASK               (0xF << 4)
> #define CODEC_CODEC_DRE_INI_ANA_GAIN_CH0_SHIFT              (4)
> #define CODEC_CODEC_DRE_DELAY_CH0(n)                        (((n) & 0xFF) << 8)
> #define CODEC_CODEC_DRE_DELAY_CH0_MASK                      (0xFF << 8)
> #define CODEC_CODEC_DRE_DELAY_CH0_SHIFT                     (8)
> #define CODEC_CODEC_DRE_AMP_HIGH_CH0(n)                     (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DRE_AMP_HIGH_CH0_MASK                   (0xFFFF << 16)
> #define CODEC_CODEC_DRE_AMP_HIGH_CH0_SHIFT                  (16)
823,828c868,877
< #define CODEC_CODEC_DRE_AMP_HIGH_CH0(n)         (((n) & 0x7FF) << 0)
< #define CODEC_CODEC_DRE_AMP_HIGH_CH0_MASK       (0x7FF << 0)
< #define CODEC_CODEC_DRE_AMP_HIGH_CH0_SHIFT      (0)
< #define CODEC_CODEC_DRE_WINDOW_CH0(n)           (((n) & 0x1FFFFF) << 11)
< #define CODEC_CODEC_DRE_WINDOW_CH0_MASK         (0x1FFFFF << 11)
< #define CODEC_CODEC_DRE_WINDOW_CH0_SHIFT        (11)
---
> #define CODEC_CODEC_DRE_WINDOW_CH0(n)                       (((n) & 0x1FFFFF) << 0)
> #define CODEC_CODEC_DRE_WINDOW_CH0_MASK                     (0x1FFFFF << 0)
> #define CODEC_CODEC_DRE_WINDOW_CH0_SHIFT                    (0)
> #define CODEC_CODEC_DRE_THD_DB_OFFSET_CH0(n)                (((n) & 0xF) << 21)
> #define CODEC_CODEC_DRE_THD_DB_OFFSET_CH0_MASK              (0xF << 21)
> #define CODEC_CODEC_DRE_THD_DB_OFFSET_CH0_SHIFT             (21)
> #define CODEC_CODEC_DRE_THD_DB_OFFSET_SIGN_CH0              (1 << 25)
> #define CODEC_CODEC_DRE_GAIN_OFFSET_CH0(n)                  (((n) & 0x1F) << 26)
> #define CODEC_CODEC_DRE_GAIN_OFFSET_CH0_MASK                (0x1F << 26)
> #define CODEC_CODEC_DRE_GAIN_OFFSET_CH0_SHIFT               (26)
832,833c881,882
< #define CODEC_CODEC_DRE_STEP_MODE_CH1(n)        (((n) & 0x3) << 1)
< #define CODEC_CODEC_DRE_STEP_MODE_CH1_MASK      (0x3 << 1)
---
> #define CODEC_CODEC_DRE_STEP_MODE_CH1(n)                    (((n) & 0x7) << 1)
> #define CODEC_CODEC_DRE_STEP_MODE_CH1_MASK                  (0x7 << 1)
835,847c884,892
< #define CODEC_CODEC_DRE_THD_DB_OFFSET_CH1(n)    (((n) & 0xF) << 3)
< #define CODEC_CODEC_DRE_THD_DB_OFFSET_CH1_MASK  (0xF << 3)
< #define CODEC_CODEC_DRE_THD_DB_OFFSET_CH1_SHIFT (3)
< #define CODEC_CODEC_DRE_INI_ANA_GAIN_CH1(n)     (((n) & 0xF) << 7)
< #define CODEC_CODEC_DRE_INI_ANA_GAIN_CH1_MASK   (0xF << 7)
< #define CODEC_CODEC_DRE_INI_ANA_GAIN_CH1_SHIFT  (7)
< #define CODEC_CODEC_DRE_DELAY_CH1(n)            (((n) & 0x3F) << 11)
< #define CODEC_CODEC_DRE_DELAY_CH1_MASK          (0x3F << 11)
< #define CODEC_CODEC_DRE_DELAY_CH1_SHIFT         (11)
< #define CODEC_CODEC_DRE_THD_DB_OFFSET_SIGN_CH1  (1 << 17)
< #define CODEC_CODEC_DRE_GAIN_OFFSET_CH1(n)      (((n) & 0x7) << 18)
< #define CODEC_CODEC_DRE_GAIN_OFFSET_CH1_MASK    (0x7 << 18)
< #define CODEC_CODEC_DRE_GAIN_OFFSET_CH1_SHIFT   (18)
---
> #define CODEC_CODEC_DRE_INI_ANA_GAIN_CH1(n)                 (((n) & 0xF) << 4)
> #define CODEC_CODEC_DRE_INI_ANA_GAIN_CH1_MASK               (0xF << 4)
> #define CODEC_CODEC_DRE_INI_ANA_GAIN_CH1_SHIFT              (4)
> #define CODEC_CODEC_DRE_DELAY_CH1(n)                        (((n) & 0xFF) << 8)
> #define CODEC_CODEC_DRE_DELAY_CH1_MASK                      (0xFF << 8)
> #define CODEC_CODEC_DRE_DELAY_CH1_SHIFT                     (8)
> #define CODEC_CODEC_DRE_AMP_HIGH_CH1(n)                     (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DRE_AMP_HIGH_CH1_MASK                   (0xFFFF << 16)
> #define CODEC_CODEC_DRE_AMP_HIGH_CH1_SHIFT                  (16)
850,855c895,904
< #define CODEC_CODEC_DRE_AMP_HIGH_CH1(n)         (((n) & 0x7FF) << 0)
< #define CODEC_CODEC_DRE_AMP_HIGH_CH1_MASK       (0x7FF << 0)
< #define CODEC_CODEC_DRE_AMP_HIGH_CH1_SHIFT      (0)
< #define CODEC_CODEC_DRE_WINDOW_CH1(n)           (((n) & 0x1FFFFF) << 11)
< #define CODEC_CODEC_DRE_WINDOW_CH1_MASK         (0x1FFFFF << 11)
< #define CODEC_CODEC_DRE_WINDOW_CH1_SHIFT        (11)
---
> #define CODEC_CODEC_DRE_WINDOW_CH1(n)                       (((n) & 0x1FFFFF) << 0)
> #define CODEC_CODEC_DRE_WINDOW_CH1_MASK                     (0x1FFFFF << 0)
> #define CODEC_CODEC_DRE_WINDOW_CH1_SHIFT                    (0)
> #define CODEC_CODEC_DRE_THD_DB_OFFSET_CH1(n)                (((n) & 0xF) << 21)
> #define CODEC_CODEC_DRE_THD_DB_OFFSET_CH1_MASK              (0xF << 21)
> #define CODEC_CODEC_DRE_THD_DB_OFFSET_CH1_SHIFT             (21)
> #define CODEC_CODEC_DRE_THD_DB_OFFSET_SIGN_CH1              (1 << 25)
> #define CODEC_CODEC_DRE_GAIN_OFFSET_CH1(n)                  (((n) & 0x1F) << 26)
> #define CODEC_CODEC_DRE_GAIN_OFFSET_CH1_MASK                (0x1F << 26)
> #define CODEC_CODEC_DRE_GAIN_OFFSET_CH1_SHIFT               (26)
858,886c907,912
< #define CODEC_CODEC_ANC_ENABLE_CH0              (1 << 0)
< #define CODEC_CODEC_ANC_ENABLE_CH1              (1 << 1)
< #define CODEC_CODEC_DUAL_ANC_CH0                (1 << 2)
< #define CODEC_CODEC_DUAL_ANC_CH1                (1 << 3)
< #define CODEC_CODEC_ANC_MUTE_CH0                (1 << 4)
< #define CODEC_CODEC_ANC_MUTE_CH1                (1 << 5)
< #define CODEC_CODEC_FF_CH0_FIR_EN               (1 << 6)
< #define CODEC_CODEC_FF_CH1_FIR_EN               (1 << 7)
< #define CODEC_CODEC_FB_CH0_FIR_EN               (1 << 8)
< #define CODEC_CODEC_FB_CH1_FIR_EN               (1 << 9)
< #define CODEC_CODEC_ANC_RATE_SEL                (1 << 10)
< #define CODEC_CODEC_ANC_FF_SR_SEL(n)            (((n) & 0x3) << 11)
< #define CODEC_CODEC_ANC_FF_SR_SEL_MASK          (0x3 << 11)
< #define CODEC_CODEC_ANC_FF_SR_SEL_SHIFT         (11)
< #define CODEC_CODEC_ANC_FF_IN_PHASE_SEL(n)      (((n) & 0x7) << 13)
< #define CODEC_CODEC_ANC_FF_IN_PHASE_SEL_MASK    (0x7 << 13)
< #define CODEC_CODEC_ANC_FF_IN_PHASE_SEL_SHIFT   (13)
< #define CODEC_CODEC_ANC_FB_SR_SEL(n)            (((n) & 0x3) << 16)
< #define CODEC_CODEC_ANC_FB_SR_SEL_MASK          (0x3 << 16)
< #define CODEC_CODEC_ANC_FB_SR_SEL_SHIFT         (16)
< #define CODEC_CODEC_ANC_FB_IN_PHASE_SEL(n)      (((n) & 0x7) << 18)
< #define CODEC_CODEC_ANC_FB_IN_PHASE_SEL_MASK    (0x7 << 18)
< #define CODEC_CODEC_ANC_FB_IN_PHASE_SEL_SHIFT   (18)
< #define CODEC_CODEC_FEEDBACK_CH0                (1 << 21)
< #define CODEC_CODEC_FEEDBACK_CH1                (1 << 22)
< #define CODEC_CODEC_ADC_FIR_DS_EN_CH2           (1 << 23)
< #define CODEC_CODEC_ADC_FIR_DS_SEL_CH2          (1 << 24)
< #define CODEC_CODEC_ADC_FIR_DS_EN_CH3           (1 << 25)
< #define CODEC_CODEC_ADC_FIR_DS_SEL_CH3          (1 << 26)
---
> #define CODEC_CODEC_DRE_ANA_GAIN_CH0_SYNC(n)                (((n) & 0x1F) << 0)
> #define CODEC_CODEC_DRE_ANA_GAIN_CH0_SYNC_MASK              (0x1F << 0)
> #define CODEC_CODEC_DRE_ANA_GAIN_CH0_SYNC_SHIFT             (0)
> #define CODEC_CODEC_DRE_COUNT_CH0_SYNC(n)                   (((n) & 0x1FFFFF) << 5)
> #define CODEC_CODEC_DRE_COUNT_CH0_SYNC_MASK                 (0x1FFFFF << 5)
> #define CODEC_CODEC_DRE_COUNT_CH0_SYNC_SHIFT                (5)
889,896c915,920
< #define CODEC_CODEC_ANC_MUTE_GAIN_FF_CH0(n)     (((n) & 0xFFF) << 0)
< #define CODEC_CODEC_ANC_MUTE_GAIN_FF_CH0_MASK   (0xFFF << 0)
< #define CODEC_CODEC_ANC_MUTE_GAIN_FF_CH0_SHIFT  (0)
< #define CODEC_CODEC_ANC_MUTE_GAIN_FF_CH1(n)     (((n) & 0xFFF) << 12)
< #define CODEC_CODEC_ANC_MUTE_GAIN_FF_CH1_MASK   (0xFFF << 12)
< #define CODEC_CODEC_ANC_MUTE_GAIN_FF_CH1_SHIFT  (12)
< #define CODEC_CODEC_ANC_MUTE_GAIN_PASS0_FF_CH0  (1 << 24)
< #define CODEC_CODEC_ANC_MUTE_GAIN_PASS0_FF_CH1  (1 << 25)
---
> #define CODEC_CODEC_DRE_ANA_GAIN_CH1_SYNC(n)                (((n) & 0x1F) << 0)
> #define CODEC_CODEC_DRE_ANA_GAIN_CH1_SYNC_MASK              (0x1F << 0)
> #define CODEC_CODEC_DRE_ANA_GAIN_CH1_SYNC_SHIFT             (0)
> #define CODEC_CODEC_DRE_COUNT_CH1_SYNC(n)                   (((n) & 0x1FFFFF) << 5)
> #define CODEC_CODEC_DRE_COUNT_CH1_SYNC_MASK                 (0x1FFFFF << 5)
> #define CODEC_CODEC_DRE_COUNT_CH1_SYNC_SHIFT                (5)
899,906c923,925
< #define CODEC_CODEC_ANC_MUTE_GAIN_FB_CH0(n)     (((n) & 0xFFF) << 0)
< #define CODEC_CODEC_ANC_MUTE_GAIN_FB_CH0_MASK   (0xFFF << 0)
< #define CODEC_CODEC_ANC_MUTE_GAIN_FB_CH0_SHIFT  (0)
< #define CODEC_CODEC_ANC_MUTE_GAIN_FB_CH1(n)     (((n) & 0xFFF) << 12)
< #define CODEC_CODEC_ANC_MUTE_GAIN_FB_CH1_MASK   (0xFFF << 12)
< #define CODEC_CODEC_ANC_MUTE_GAIN_FB_CH1_SHIFT  (12)
< #define CODEC_CODEC_ANC_MUTE_GAIN_PASS0_FB_CH0  (1 << 24)
< #define CODEC_CODEC_ANC_MUTE_GAIN_PASS0_FB_CH1  (1 << 25)
---
> #define CODEC_CODEC_DEQ_IIR_GAIN_EXT_TH(n)                  (((n) & 0xFFFFFFFF) << 0)
> #define CODEC_CODEC_DEQ_IIR_GAIN_EXT_TH_MASK                (0xFFFFFFFF << 0)
> #define CODEC_CODEC_DEQ_IIR_GAIN_EXT_TH_SHIFT               (0)
909,931c928,953
< #define CODEC_CODEC_IIR_ENABLE                  (1 << 0)
< #define CODEC_CODEC_IIR_CH0_BYPASS              (1 << 1)
< #define CODEC_CODEC_IIR_CH1_BYPASS              (1 << 2)
< #define CODEC_CODEC_IIR_CH2_BYPASS              (1 << 3)
< #define CODEC_CODEC_IIR_CH3_BYPASS              (1 << 4)
< #define CODEC_CODEC_IIR_COUNT_CH0(n)            (((n) & 0xF) << 5)
< #define CODEC_CODEC_IIR_COUNT_CH0_MASK          (0xF << 5)
< #define CODEC_CODEC_IIR_COUNT_CH0_SHIFT         (5)
< #define CODEC_CODEC_IIR_COUNT_CH1(n)            (((n) & 0xF) << 9)
< #define CODEC_CODEC_IIR_COUNT_CH1_MASK          (0xF << 9)
< #define CODEC_CODEC_IIR_COUNT_CH1_SHIFT         (9)
< #define CODEC_CODEC_IIR_COUNT_CH2(n)            (((n) & 0xF) << 13)
< #define CODEC_CODEC_IIR_COUNT_CH2_MASK          (0xF << 13)
< #define CODEC_CODEC_IIR_COUNT_CH2_SHIFT         (13)
< #define CODEC_CODEC_IIR_COUNT_CH3(n)            (((n) & 0xF) << 17)
< #define CODEC_CODEC_IIR_COUNT_CH3_MASK          (0xF << 17)
< #define CODEC_CODEC_IIR_COUNT_CH3_SHIFT         (17)
< #define CODEC_CODEC_DAC_L_IIR_ENABLE            (1 << 21)
< #define CODEC_CODEC_DAC_R_IIR_ENABLE            (1 << 22)
< #define CODEC_CODEC_ADC_CH0_IIR_ENABLE          (1 << 23)
< #define CODEC_CODEC_ADC_CH1_IIR_ENABLE          (1 << 24)
< #define CODEC_CODEC_IIR_COEF_SWAP               (1 << 25)
< #define CODEC_CODEC_IIR_COEF_SWAP_STATUS        (1 << 26)
---
> #define CODEC_CODEC_DEQ_IIR_ENABLE                          (1 << 0)
> #define CODEC_CODEC_DEQ_IIR_IIRA_ENABLE                     (1 << 1)
> #define CODEC_CODEC_DEQ_IIR_IIRB_ENABLE                     (1 << 2)
> #define CODEC_CODEC_DEQ_IIR_CH0_BYPASS                      (1 << 3)
> #define CODEC_CODEC_DEQ_IIR_CH1_BYPASS                      (1 << 4)
> #define CODEC_CODEC_DEQ_IIR_GAINCAL_EXT_CH0_BYPASS          (1 << 5)
> #define CODEC_CODEC_DEQ_IIR_GAINCAL_EXT_CH1_BYPASS          (1 << 6)
> #define CODEC_CODEC_DEQ_IIR_GAINUSE_EXT_CH0_BYPASS          (1 << 7)
> #define CODEC_CODEC_DEQ_IIR_GAINUSE_EXT_CH1_BYPASS          (1 << 8)
> #define CODEC_CODEC_DEQ_IIR_COUNT_CH0(n)                    (((n) & 0x3F) << 9)
> #define CODEC_CODEC_DEQ_IIR_COUNT_CH0_MASK                  (0x3F << 9)
> #define CODEC_CODEC_DEQ_IIR_COUNT_CH0_SHIFT                 (9)
> #define CODEC_CODEC_DEQ_IIR_COUNT_CH1(n)                    (((n) & 0x3F) << 15)
> #define CODEC_CODEC_DEQ_IIR_COUNT_CH1_MASK                  (0x3F << 15)
> #define CODEC_CODEC_DEQ_IIR_COUNT_CH1_SHIFT                 (15)
> #define CODEC_CODEC_DEQ_IIR_COEF_SWAP                       (1 << 21)
> #define CODEC_CODEC_DEQ_IIR_AUTO_STOP                       (1 << 22)
> #define CODEC_CODEC_DEQ_IIR_GAIN_EXT_UPDATE_CH0             (1 << 23)
> #define CODEC_CODEC_DEQ_IIR_GAIN_EXT_UPDATE_CH1             (1 << 24)
> #define CODEC_CODEC_DEQ_IIR_GAIN_EXT_SEL_CH0                (1 << 25)
> #define CODEC_CODEC_DEQ_IIR_GAIN_EXT_SEL_CH1                (1 << 26)
> #define CODEC_CODEC_DAC_L_IIR_ENABLE                        (1 << 27)
> #define CODEC_CODEC_DAC_R_IIR_ENABLE                        (1 << 28)
> #define CODEC_CODEC_DEQ_IIR_COEF_SWAP_STATUS_SYNC_1         (1 << 29)
> #define CODEC_CODEC_DEQ_IIR_IIRA_STOP_STATUS_SYNC_1         (1 << 30)
> #define CODEC_CODEC_DEQ_IIR_IIRB_STOP_STATUS_SYNC_1         (1 << 31)
948,963c970,989
< #define CODEC_CODEC_RESAMPLE_ADC_ENABLE         (1 << 3)
< #define CODEC_CODEC_RESAMPLE_ADC_DUAL_CH        (1 << 4)
< #define CODEC_CODEC_RESAMPLE_ADC_CH0_SEL(n)     (((n) & 0x7) << 5)
< #define CODEC_CODEC_RESAMPLE_ADC_CH0_SEL_MASK   (0x7 << 5)
< #define CODEC_CODEC_RESAMPLE_ADC_CH0_SEL_SHIFT  (5)
< #define CODEC_CODEC_RESAMPLE_ADC_CH1_SEL(n)     (((n) & 0x7) << 8)
< #define CODEC_CODEC_RESAMPLE_ADC_CH1_SEL_MASK   (0x7 << 8)
< #define CODEC_CODEC_RESAMPLE_ADC_CH1_SEL_SHIFT  (8)
< #define CODEC_CODEC_RESAMPLE_DAC_PHASE_UPDATE   (1 << 11)
< #define CODEC_CODEC_RESAMPLE_DAC_TRIGGER_SEL(n) (((n) & 0x3) << 12)
< #define CODEC_CODEC_RESAMPLE_DAC_TRIGGER_SEL_MASK (0x3 << 12)
< #define CODEC_CODEC_RESAMPLE_DAC_TRIGGER_SEL_SHIFT (12)
< #define CODEC_CODEC_RESAMPLE_ADC_PHASE_UPDATE   (1 << 14)
< #define CODEC_CODEC_RESAMPLE_ADC_TRIGGER_SEL(n) (((n) & 0x3) << 15)
< #define CODEC_CODEC_RESAMPLE_ADC_TRIGGER_SEL_MASK (0x3 << 15)
< #define CODEC_CODEC_RESAMPLE_ADC_TRIGGER_SEL_SHIFT (15)
---
> #define CODEC_CODEC_RESAMPLE_DAC_FIFO_ENABLE                (1 << 3)
> #define CODEC_CODEC_RESAMPLE_ADC_ENABLE                     (1 << 4)
> #define CODEC_CODEC_RESAMPLE_ADC_CH_CNT(n)                  (((n) & 0x7) << 5)
> #define CODEC_CODEC_RESAMPLE_ADC_CH_CNT_MASK                (0x7 << 5)
> #define CODEC_CODEC_RESAMPLE_ADC_CH_CNT_SHIFT               (5)
> #define CODEC_CODEC_RESAMPLE_DAC_PHASE_UPDATE               (1 << 8)
> #define CODEC_CODEC_RESAMPLE_DAC_UPDATE_TRIGGER_SEL(n)      (((n) & 0x3) << 9)
> #define CODEC_CODEC_RESAMPLE_DAC_UPDATE_TRIGGER_SEL_MASK    (0x3 << 9)
> #define CODEC_CODEC_RESAMPLE_DAC_UPDATE_TRIGGER_SEL_SHIFT   (9)
> #define CODEC_CODEC_RESAMPLE_ADC_PHASE_UPDATE               (1 << 11)
> #define CODEC_CODEC_RESAMPLE_ADC_UPDATE_TRIGGER_SEL(n)      (((n) & 0x3) << 12)
> #define CODEC_CODEC_RESAMPLE_ADC_UPDATE_TRIGGER_SEL_MASK    (0x3 << 12)
> #define CODEC_CODEC_RESAMPLE_ADC_UPDATE_TRIGGER_SEL_SHIFT   (12)
> #define CODEC_CODEC_RESAMPLE_DAC_ENABLE_TRIGGER_SEL(n)      (((n) & 0x3) << 14)
> #define CODEC_CODEC_RESAMPLE_DAC_ENABLE_TRIGGER_SEL_MASK    (0x3 << 14)
> #define CODEC_CODEC_RESAMPLE_DAC_ENABLE_TRIGGER_SEL_SHIFT   (14)
> #define CODEC_CODEC_RESAMPLE_ADC_ENABLE_TRIGGER_SEL(n)      (((n) & 0x3) << 16)
> #define CODEC_CODEC_RESAMPLE_ADC_ENABLE_TRIGGER_SEL_MASK    (0x3 << 16)
> #define CODEC_CODEC_RESAMPLE_ADC_ENABLE_TRIGGER_SEL_SHIFT   (16)
> #define CODEC_CODEC_ADC_REMAP_ENABLE                        (1 << 18)
980,984c1006,1009
< #define CODEC_CODEC_RAMP_DIRECT_CH0             (1 << 12)
< #define CODEC_CODEC_RAMP_EN_CH0                 (1 << 13)
< #define CODEC_CODEC_RAMP_INTERVAL_CH0(n)        (((n) & 0x7) << 14)
< #define CODEC_CODEC_RAMP_INTERVAL_CH0_MASK      (0x7 << 14)
< #define CODEC_CODEC_RAMP_INTERVAL_CH0_SHIFT     (14)
---
> #define CODEC_CODEC_RAMP_EN_CH0                             (1 << 12)
> #define CODEC_CODEC_RAMP_INTERVAL_CH0(n)                    (((n) & 0x7) << 13)
> #define CODEC_CODEC_RAMP_INTERVAL_CH0_MASK                  (0x7 << 13)
> #define CODEC_CODEC_RAMP_INTERVAL_CH0_SHIFT                 (13)
990,994c1015,1018
< #define CODEC_CODEC_RAMP_DIRECT_CH1             (1 << 12)
< #define CODEC_CODEC_RAMP_EN_CH1                 (1 << 13)
< #define CODEC_CODEC_RAMP_INTERVAL_CH1(n)        (((n) & 0x7) << 14)
< #define CODEC_CODEC_RAMP_INTERVAL_CH1_MASK      (0x7 << 14)
< #define CODEC_CODEC_RAMP_INTERVAL_CH1_SHIFT     (14)
---
> #define CODEC_CODEC_RAMP_EN_CH1                             (1 << 12)
> #define CODEC_CODEC_RAMP_INTERVAL_CH1(n)                    (((n) & 0x7) << 13)
> #define CODEC_CODEC_RAMP_INTERVAL_CH1_MASK                  (0x7 << 13)
> #define CODEC_CODEC_RAMP_INTERVAL_CH1_SHIFT                 (13)
1007,1030c1031,1054
< #define CODEC_FIR_STREAM_ENABLE_CH0             (1 << 0)
< #define CODEC_FIR_STREAM_ENABLE_CH1             (1 << 1)
< #define CODEC_FIR_STREAM_ENABLE_CH2             (1 << 2)
< #define CODEC_FIR_STREAM_ENABLE_CH3             (1 << 3)
< #define CODEC_FIR_ENABLE_CH0                    (1 << 4)
< #define CODEC_FIR_ENABLE_CH1                    (1 << 5)
< #define CODEC_FIR_ENABLE_CH2                    (1 << 6)
< #define CODEC_FIR_ENABLE_CH3                    (1 << 7)
< #define CODEC_DMA_CTRL_RX_FIR                   (1 << 8)
< #define CODEC_DMA_CTRL_TX_FIR                   (1 << 9)
< #define CODEC_FIR_UPSAMPLE_CH0                  (1 << 10)
< #define CODEC_FIR_UPSAMPLE_CH1                  (1 << 11)
< #define CODEC_FIR_UPSAMPLE_CH2                  (1 << 12)
< #define CODEC_FIR_UPSAMPLE_CH3                  (1 << 13)
< #define CODEC_MODE_32BIT_FIR                    (1 << 14)
< #define CODEC_FIR_RESERVED_REG0                 (1 << 15)
< #define CODEC_MODE_16BIT_FIR_TX_CH0             (1 << 16)
< #define CODEC_MODE_16BIT_FIR_RX_CH0             (1 << 17)
< #define CODEC_MODE_16BIT_FIR_TX_CH1             (1 << 18)
< #define CODEC_MODE_16BIT_FIR_RX_CH1             (1 << 19)
< #define CODEC_MODE_16BIT_FIR_TX_CH2             (1 << 20)
< #define CODEC_MODE_16BIT_FIR_RX_CH2             (1 << 21)
< #define CODEC_MODE_16BIT_FIR_TX_CH3             (1 << 22)
< #define CODEC_MODE_16BIT_FIR_RX_CH3             (1 << 23)
---
> #define CODEC_CODEC_RESAMPLE_ADC_CH0_SEL(n)                 (((n) & 0x7) << 0)
> #define CODEC_CODEC_RESAMPLE_ADC_CH0_SEL_MASK               (0x7 << 0)
> #define CODEC_CODEC_RESAMPLE_ADC_CH0_SEL_SHIFT              (0)
> #define CODEC_CODEC_RESAMPLE_ADC_CH1_SEL(n)                 (((n) & 0x7) << 3)
> #define CODEC_CODEC_RESAMPLE_ADC_CH1_SEL_MASK               (0x7 << 3)
> #define CODEC_CODEC_RESAMPLE_ADC_CH1_SEL_SHIFT              (3)
> #define CODEC_CODEC_RESAMPLE_ADC_CH2_SEL(n)                 (((n) & 0x7) << 6)
> #define CODEC_CODEC_RESAMPLE_ADC_CH2_SEL_MASK               (0x7 << 6)
> #define CODEC_CODEC_RESAMPLE_ADC_CH2_SEL_SHIFT              (6)
> #define CODEC_CODEC_RESAMPLE_ADC_CH3_SEL(n)                 (((n) & 0x7) << 9)
> #define CODEC_CODEC_RESAMPLE_ADC_CH3_SEL_MASK               (0x7 << 9)
> #define CODEC_CODEC_RESAMPLE_ADC_CH3_SEL_SHIFT              (9)
> #define CODEC_CODEC_RESAMPLE_ADC_CH4_SEL(n)                 (((n) & 0x7) << 12)
> #define CODEC_CODEC_RESAMPLE_ADC_CH4_SEL_MASK               (0x7 << 12)
> #define CODEC_CODEC_RESAMPLE_ADC_CH4_SEL_SHIFT              (12)
> #define CODEC_CODEC_RESAMPLE_ADC_CH5_SEL(n)                 (((n) & 0x7) << 15)
> #define CODEC_CODEC_RESAMPLE_ADC_CH5_SEL_MASK               (0x7 << 15)
> #define CODEC_CODEC_RESAMPLE_ADC_CH5_SEL_SHIFT              (15)
> #define CODEC_CODEC_RESAMPLE_ADC_CH6_SEL(n)                 (((n) & 0x7) << 18)
> #define CODEC_CODEC_RESAMPLE_ADC_CH6_SEL_MASK               (0x7 << 18)
> #define CODEC_CODEC_RESAMPLE_ADC_CH6_SEL_SHIFT              (18)
> #define CODEC_CODEC_RESAMPLE_ADC_CH7_SEL(n)                 (((n) & 0x7) << 21)
> #define CODEC_CODEC_RESAMPLE_ADC_CH7_SEL_MASK               (0x7 << 21)
> #define CODEC_CODEC_RESAMPLE_ADC_CH7_SEL_SHIFT              (21)
1033,1044c1057,1059
< #define CODEC_FIR_ACCESS_OFFSET_CH0(n)          (((n) & 0x7) << 0)
< #define CODEC_FIR_ACCESS_OFFSET_CH0_MASK        (0x7 << 0)
< #define CODEC_FIR_ACCESS_OFFSET_CH0_SHIFT       (0)
< #define CODEC_FIR_ACCESS_OFFSET_CH1(n)          (((n) & 0x7) << 3)
< #define CODEC_FIR_ACCESS_OFFSET_CH1_MASK        (0x7 << 3)
< #define CODEC_FIR_ACCESS_OFFSET_CH1_SHIFT       (3)
< #define CODEC_FIR_ACCESS_OFFSET_CH2(n)          (((n) & 0x7) << 6)
< #define CODEC_FIR_ACCESS_OFFSET_CH2_MASK        (0x7 << 6)
< #define CODEC_FIR_ACCESS_OFFSET_CH2_SHIFT       (6)
< #define CODEC_FIR_ACCESS_OFFSET_CH3(n)          (((n) & 0x7) << 9)
< #define CODEC_FIR_ACCESS_OFFSET_CH3_MASK        (0x7 << 9)
< #define CODEC_FIR_ACCESS_OFFSET_CH3_SHIFT       (9)
---
> #define CODEC_CODEC_DEQ_IIR_GAINA_EXT_CH0(n)                (((n) & 0xFFFFFFFF) << 0)
> #define CODEC_CODEC_DEQ_IIR_GAINA_EXT_CH0_MASK              (0xFFFFFFFF << 0)
> #define CODEC_CODEC_DEQ_IIR_GAINA_EXT_CH0_SHIFT             (0)
1047,1060c1062,1064
< #define CODEC_STREAM0_FIR1_CH0                  (1 << 0)
< #define CODEC_FIR_MODE_CH0(n)                   (((n) & 0x3) << 1)
< #define CODEC_FIR_MODE_CH0_MASK                 (0x3 << 1)
< #define CODEC_FIR_MODE_CH0_SHIFT                (1)
< #define CODEC_FIR_ORDER_CH0(n)                  (((n) & 0x3FF) << 3)
< #define CODEC_FIR_ORDER_CH0_MASK                (0x3FF << 3)
< #define CODEC_FIR_ORDER_CH0_SHIFT               (3)
< #define CODEC_FIR_SAMPLE_START_CH0(n)           (((n) & 0x1FF) << 13)
< #define CODEC_FIR_SAMPLE_START_CH0_MASK         (0x1FF << 13)
< #define CODEC_FIR_SAMPLE_START_CH0_SHIFT        (13)
< #define CODEC_FIR_SAMPLE_NUM_CH0(n)             (((n) & 0x1FF) << 22)
< #define CODEC_FIR_SAMPLE_NUM_CH0_MASK           (0x1FF << 22)
< #define CODEC_FIR_SAMPLE_NUM_CH0_SHIFT          (22)
< #define CODEC_FIR_DO_REMAP_CH0                  (1 << 31)
---
> #define CODEC_CODEC_DEQ_IIR_GAINA_EXT_CH1(n)                (((n) & 0xFFFFFFFF) << 0)
> #define CODEC_CODEC_DEQ_IIR_GAINA_EXT_CH1_MASK              (0xFFFFFFFF << 0)
> #define CODEC_CODEC_DEQ_IIR_GAINA_EXT_CH1_SHIFT             (0)
1063,1077c1067,1069
< #define CODEC_FIR_RESULT_BASE_ADDR_CH0(n)       (((n) & 0x1FF) << 0)
< #define CODEC_FIR_RESULT_BASE_ADDR_CH0_MASK     (0x1FF << 0)
< #define CODEC_FIR_RESULT_BASE_ADDR_CH0_SHIFT    (0)
< #define CODEC_FIR_SLIDE_OFFSET_CH0(n)           (((n) & 0x3F) << 9)
< #define CODEC_FIR_SLIDE_OFFSET_CH0_MASK         (0x3F << 9)
< #define CODEC_FIR_SLIDE_OFFSET_CH0_SHIFT        (9)
< #define CODEC_FIR_BURST_LENGTH_CH0(n)           (((n) & 0x3F) << 15)
< #define CODEC_FIR_BURST_LENGTH_CH0_MASK         (0x3F << 15)
< #define CODEC_FIR_BURST_LENGTH_CH0_SHIFT        (15)
< #define CODEC_FIR_GAIN_SEL_CH0(n)               (((n) & 0xF) << 21)
< #define CODEC_FIR_GAIN_SEL_CH0_MASK             (0xF << 21)
< #define CODEC_FIR_GAIN_SEL_CH0_SHIFT            (21)
< #define CODEC_FIR_LOOP_NUM_CH0(n)               (((n) & 0x7F) << 25)
< #define CODEC_FIR_LOOP_NUM_CH0_MASK             (0x7F << 25)
< #define CODEC_FIR_LOOP_NUM_CH0_SHIFT            (25)
---
> #define CODEC_CODEC_DEQ_IIR_GAINB_EXT_CH0(n)                (((n) & 0xFFFFFFFF) << 0)
> #define CODEC_CODEC_DEQ_IIR_GAINB_EXT_CH0_MASK              (0xFFFFFFFF << 0)
> #define CODEC_CODEC_DEQ_IIR_GAINB_EXT_CH0_SHIFT             (0)
1080,1093c1072,1074
< #define CODEC_STREAM0_FIR1_CH1                  (1 << 0)
< #define CODEC_FIR_MODE_CH1(n)                   (((n) & 0x3) << 1)
< #define CODEC_FIR_MODE_CH1_MASK                 (0x3 << 1)
< #define CODEC_FIR_MODE_CH1_SHIFT                (1)
< #define CODEC_FIR_ORDER_CH1(n)                  (((n) & 0x3FF) << 3)
< #define CODEC_FIR_ORDER_CH1_MASK                (0x3FF << 3)
< #define CODEC_FIR_ORDER_CH1_SHIFT               (3)
< #define CODEC_FIR_SAMPLE_START_CH1(n)           (((n) & 0x1FF) << 13)
< #define CODEC_FIR_SAMPLE_START_CH1_MASK         (0x1FF << 13)
< #define CODEC_FIR_SAMPLE_START_CH1_SHIFT        (13)
< #define CODEC_FIR_SAMPLE_NUM_CH1(n)             (((n) & 0x1FF) << 22)
< #define CODEC_FIR_SAMPLE_NUM_CH1_MASK           (0x1FF << 22)
< #define CODEC_FIR_SAMPLE_NUM_CH1_SHIFT          (22)
< #define CODEC_FIR_DO_REMAP_CH1                  (1 << 31)
---
> #define CODEC_CODEC_DEQ_IIR_GAINB_EXT_CH1(n)                (((n) & 0xFFFFFFFF) << 0)
> #define CODEC_CODEC_DEQ_IIR_GAINB_EXT_CH1_MASK              (0xFFFFFFFF << 0)
> #define CODEC_CODEC_DEQ_IIR_GAINB_EXT_CH1_SHIFT             (0)
1096,1110c1077,1079
< #define CODEC_FIR_RESULT_BASE_ADDR_CH1(n)       (((n) & 0x1FF) << 0)
< #define CODEC_FIR_RESULT_BASE_ADDR_CH1_MASK     (0x1FF << 0)
< #define CODEC_FIR_RESULT_BASE_ADDR_CH1_SHIFT    (0)
< #define CODEC_FIR_SLIDE_OFFSET_CH1(n)           (((n) & 0x3F) << 9)
< #define CODEC_FIR_SLIDE_OFFSET_CH1_MASK         (0x3F << 9)
< #define CODEC_FIR_SLIDE_OFFSET_CH1_SHIFT        (9)
< #define CODEC_FIR_BURST_LENGTH_CH1(n)           (((n) & 0x3F) << 15)
< #define CODEC_FIR_BURST_LENGTH_CH1_MASK         (0x3F << 15)
< #define CODEC_FIR_BURST_LENGTH_CH1_SHIFT        (15)
< #define CODEC_FIR_GAIN_SEL_CH1(n)               (((n) & 0xF) << 21)
< #define CODEC_FIR_GAIN_SEL_CH1_MASK             (0xF << 21)
< #define CODEC_FIR_GAIN_SEL_CH1_SHIFT            (21)
< #define CODEC_FIR_LOOP_NUM_CH1(n)               (((n) & 0x7F) << 25)
< #define CODEC_FIR_LOOP_NUM_CH1_MASK             (0x7F << 25)
< #define CODEC_FIR_LOOP_NUM_CH1_SHIFT            (25)
---
> #define CODEC_CODEC_DEQ_IIR_GAINA_EXT_OUT_CH0_SYNC(n)       (((n) & 0xFFFFFFFF) << 0)
> #define CODEC_CODEC_DEQ_IIR_GAINA_EXT_OUT_CH0_SYNC_MASK     (0xFFFFFFFF << 0)
> #define CODEC_CODEC_DEQ_IIR_GAINA_EXT_OUT_CH0_SYNC_SHIFT    (0)
1113,1126c1082,1084
< #define CODEC_STREAM0_FIR1_CH2                  (1 << 0)
< #define CODEC_FIR_MODE_CH2(n)                   (((n) & 0x3) << 1)
< #define CODEC_FIR_MODE_CH2_MASK                 (0x3 << 1)
< #define CODEC_FIR_MODE_CH2_SHIFT                (1)
< #define CODEC_FIR_ORDER_CH2(n)                  (((n) & 0x3FF) << 3)
< #define CODEC_FIR_ORDER_CH2_MASK                (0x3FF << 3)
< #define CODEC_FIR_ORDER_CH2_SHIFT               (3)
< #define CODEC_FIR_SAMPLE_START_CH2(n)           (((n) & 0x1FF) << 13)
< #define CODEC_FIR_SAMPLE_START_CH2_MASK         (0x1FF << 13)
< #define CODEC_FIR_SAMPLE_START_CH2_SHIFT        (13)
< #define CODEC_FIR_SAMPLE_NUM_CH2(n)             (((n) & 0x1FF) << 22)
< #define CODEC_FIR_SAMPLE_NUM_CH2_MASK           (0x1FF << 22)
< #define CODEC_FIR_SAMPLE_NUM_CH2_SHIFT          (22)
< #define CODEC_FIR_DO_REMAP_CH2                  (1 << 31)
---
> #define CODEC_CODEC_DEQ_IIR_GAINA_EXT_OUT_CH1_SYNC(n)       (((n) & 0xFFFFFFFF) << 0)
> #define CODEC_CODEC_DEQ_IIR_GAINA_EXT_OUT_CH1_SYNC_MASK     (0xFFFFFFFF << 0)
> #define CODEC_CODEC_DEQ_IIR_GAINA_EXT_OUT_CH1_SYNC_SHIFT    (0)
1129,1143c1087,1089
< #define CODEC_FIR_RESULT_BASE_ADDR_CH2(n)       (((n) & 0x1FF) << 0)
< #define CODEC_FIR_RESULT_BASE_ADDR_CH2_MASK     (0x1FF << 0)
< #define CODEC_FIR_RESULT_BASE_ADDR_CH2_SHIFT    (0)
< #define CODEC_FIR_SLIDE_OFFSET_CH2(n)           (((n) & 0x3F) << 9)
< #define CODEC_FIR_SLIDE_OFFSET_CH2_MASK         (0x3F << 9)
< #define CODEC_FIR_SLIDE_OFFSET_CH2_SHIFT        (9)
< #define CODEC_FIR_BURST_LENGTH_CH2(n)           (((n) & 0x3F) << 15)
< #define CODEC_FIR_BURST_LENGTH_CH2_MASK         (0x3F << 15)
< #define CODEC_FIR_BURST_LENGTH_CH2_SHIFT        (15)
< #define CODEC_FIR_GAIN_SEL_CH2(n)               (((n) & 0xF) << 21)
< #define CODEC_FIR_GAIN_SEL_CH2_MASK             (0xF << 21)
< #define CODEC_FIR_GAIN_SEL_CH2_SHIFT            (21)
< #define CODEC_FIR_LOOP_NUM_CH2(n)               (((n) & 0x7F) << 25)
< #define CODEC_FIR_LOOP_NUM_CH2_MASK             (0x7F << 25)
< #define CODEC_FIR_LOOP_NUM_CH2_SHIFT            (25)
---
> #define CODEC_CODEC_DEQ_IIR_GAINB_EXT_OUT_CH0_SYNC(n)       (((n) & 0xFFFFFFFF) << 0)
> #define CODEC_CODEC_DEQ_IIR_GAINB_EXT_OUT_CH0_SYNC_MASK     (0xFFFFFFFF << 0)
> #define CODEC_CODEC_DEQ_IIR_GAINB_EXT_OUT_CH0_SYNC_SHIFT    (0)
1146,1159c1092,1094
< #define CODEC_STREAM0_FIR1_CH3                  (1 << 0)
< #define CODEC_FIR_MODE_CH3(n)                   (((n) & 0x3) << 1)
< #define CODEC_FIR_MODE_CH3_MASK                 (0x3 << 1)
< #define CODEC_FIR_MODE_CH3_SHIFT                (1)
< #define CODEC_FIR_ORDER_CH3(n)                  (((n) & 0x3FF) << 3)
< #define CODEC_FIR_ORDER_CH3_MASK                (0x3FF << 3)
< #define CODEC_FIR_ORDER_CH3_SHIFT               (3)
< #define CODEC_FIR_SAMPLE_START_CH3(n)           (((n) & 0x1FF) << 13)
< #define CODEC_FIR_SAMPLE_START_CH3_MASK         (0x1FF << 13)
< #define CODEC_FIR_SAMPLE_START_CH3_SHIFT        (13)
< #define CODEC_FIR_SAMPLE_NUM_CH3(n)             (((n) & 0x1FF) << 22)
< #define CODEC_FIR_SAMPLE_NUM_CH3_MASK           (0x1FF << 22)
< #define CODEC_FIR_SAMPLE_NUM_CH3_SHIFT          (22)
< #define CODEC_FIR_DO_REMAP_CH3                  (1 << 31)
---
> #define CODEC_CODEC_DEQ_IIR_GAINB_EXT_OUT_CH1_SYNC(n)       (((n) & 0xFFFFFFFF) << 0)
> #define CODEC_CODEC_DEQ_IIR_GAINB_EXT_OUT_CH1_SYNC_MASK     (0xFFFFFFFF << 0)
> #define CODEC_CODEC_DEQ_IIR_GAINB_EXT_OUT_CH1_SYNC_SHIFT    (0)
1162,1176c1097,1102
< #define CODEC_FIR_RESULT_BASE_ADDR_CH3(n)       (((n) & 0x1FF) << 0)
< #define CODEC_FIR_RESULT_BASE_ADDR_CH3_MASK     (0x1FF << 0)
< #define CODEC_FIR_RESULT_BASE_ADDR_CH3_SHIFT    (0)
< #define CODEC_FIR_SLIDE_OFFSET_CH3(n)           (((n) & 0x3F) << 9)
< #define CODEC_FIR_SLIDE_OFFSET_CH3_MASK         (0x3F << 9)
< #define CODEC_FIR_SLIDE_OFFSET_CH3_SHIFT        (9)
< #define CODEC_FIR_BURST_LENGTH_CH3(n)           (((n) & 0x3F) << 15)
< #define CODEC_FIR_BURST_LENGTH_CH3_MASK         (0x3F << 15)
< #define CODEC_FIR_BURST_LENGTH_CH3_SHIFT        (15)
< #define CODEC_FIR_GAIN_SEL_CH3(n)               (((n) & 0xF) << 21)
< #define CODEC_FIR_GAIN_SEL_CH3_MASK             (0xF << 21)
< #define CODEC_FIR_GAIN_SEL_CH3_SHIFT            (21)
< #define CODEC_FIR_LOOP_NUM_CH3(n)               (((n) & 0x7F) << 25)
< #define CODEC_FIR_LOOP_NUM_CH3_MASK             (0x7F << 25)
< #define CODEC_FIR_LOOP_NUM_CH3_SHIFT            (25)
---
> #define CODEC_CODEC_DAC_DRE_DC0_CH0(n)                      (((n) & 0xFFFF) << 0)
> #define CODEC_CODEC_DAC_DRE_DC0_CH0_MASK                    (0xFFFF << 0)
> #define CODEC_CODEC_DAC_DRE_DC0_CH0_SHIFT                   (0)
> #define CODEC_CODEC_DAC_DRE_DC1_CH0(n)                      (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DAC_DRE_DC1_CH0_MASK                    (0xFFFF << 16)
> #define CODEC_CODEC_DAC_DRE_DC1_CH0_SHIFT                   (16)
1179,1192c1105,1118
< #define CODEC_AHB_IIR_ENABLE                    (1 << 0)
< #define CODEC_DO_SAMPLE_INI                     (1 << 1)
< #define CODEC_USE_SAMPLE_HIGH_HALF              (1 << 2)
< #define CODEC_AHB_IIR_IF_EN                     (1 << 3)
< #define CODEC_DMA_CTRL_RX_IIR                   (1 << 4)
< #define CODEC_DMA_CTRL_TX_IIR                   (1 << 5)
< #define CODEC_MODE_32BIT_IIR                    (1 << 6)
< #define CODEC_MODE_16BIT_IIR                    (1 << 7)
< #define CODEC_AHB_IIR_MAX_CNT(n)                (((n) & 0xF) << 8)
< #define CODEC_AHB_IIR_MAX_CNT_MASK              (0xF << 8)
< #define CODEC_AHB_IIR_MAX_CNT_SHIFT             (8)
< #define CODEC_IIR_MULTI_CYCLE_MODE(n)           (((n) & 0x3) << 12)
< #define CODEC_IIR_MULTI_CYCLE_MODE_MASK         (0x3 << 12)
< #define CODEC_IIR_MULTI_CYCLE_MODE_SHIFT        (12)
---
> #define CODEC_CODEC_DAC_DRE_DC2_CH0(n)                      (((n) & 0xFFFF) << 0)
> #define CODEC_CODEC_DAC_DRE_DC2_CH0_MASK                    (0xFFFF << 0)
> #define CODEC_CODEC_DAC_DRE_DC2_CH0_SHIFT                   (0)
> #define CODEC_CODEC_DAC_DRE_DC3_CH0(n)                      (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DAC_DRE_DC3_CH0_MASK                    (0xFFFF << 16)
> #define CODEC_CODEC_DAC_DRE_DC3_CH0_SHIFT                   (16)
> 
> // reg_12c
> #define CODEC_CODEC_DAC_DRE_DC4_CH0(n)                      (((n) & 0xFFFF) << 0)
> #define CODEC_CODEC_DAC_DRE_DC4_CH0_MASK                    (0xFFFF << 0)
> #define CODEC_CODEC_DAC_DRE_DC4_CH0_SHIFT                   (0)
> #define CODEC_CODEC_DAC_DRE_DC5_CH0(n)                      (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DAC_DRE_DC5_CH0_MASK                    (0xFFFF << 16)
> #define CODEC_CODEC_DAC_DRE_DC5_CH0_SHIFT                   (16)
1195,1209c1121,1126
< #define CODEC_CODEC_FB_CHECK_ENABLE_CH0         (1 << 0)
< #define CODEC_CODEC_FB_CHECK_ACC_SAMPLE_RATE_CH0(n) (((n) & 0x3) << 1)
< #define CODEC_CODEC_FB_CHECK_ACC_SAMPLE_RATE_CH0_MASK (0x3 << 1)
< #define CODEC_CODEC_FB_CHECK_ACC_SAMPLE_RATE_CH0_SHIFT (1)
< #define CODEC_CODEC_FB_CHECK_SRC_SEL_CH0(n)     (((n) & 0x3) << 3)
< #define CODEC_CODEC_FB_CHECK_SRC_SEL_CH0_MASK   (0x3 << 3)
< #define CODEC_CODEC_FB_CHECK_SRC_SEL_CH0_SHIFT  (3)
< #define CODEC_CODEC_FB_CHECK_KEEP_SEL_CH0       (1 << 5)
< #define CODEC_CODEC_FB_CHECK_ACC_WINDOW_CH0(n)  (((n) & 0xFFF) << 6)
< #define CODEC_CODEC_FB_CHECK_ACC_WINDOW_CH0_MASK (0xFFF << 6)
< #define CODEC_CODEC_FB_CHECK_ACC_WINDOW_CH0_SHIFT (6)
< #define CODEC_CODEC_FB_CHECK_TRIG_WINDOW_CH0(n) (((n) & 0x3FF) << 18)
< #define CODEC_CODEC_FB_CHECK_TRIG_WINDOW_CH0_MASK (0x3FF << 18)
< #define CODEC_CODEC_FB_CHECK_TRIG_WINDOW_CH0_SHIFT (18)
< #define CODEC_CODEC_FB_CHECK_KEEP_CH0           (1 << 28)
---
> #define CODEC_CODEC_DAC_DRE_DC6_CH0(n)                      (((n) & 0xFFFF) << 0)
> #define CODEC_CODEC_DAC_DRE_DC6_CH0_MASK                    (0xFFFF << 0)
> #define CODEC_CODEC_DAC_DRE_DC6_CH0_SHIFT                   (0)
> #define CODEC_CODEC_DAC_DRE_DC7_CH0(n)                      (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DAC_DRE_DC7_CH0_MASK                    (0xFFFF << 16)
> #define CODEC_CODEC_DAC_DRE_DC7_CH0_SHIFT                   (16)
1212,1226c1129,1134
< #define CODEC_CODEC_FB_CHECK_ENABLE_CH1         (1 << 0)
< #define CODEC_CODEC_FB_CHECK_ACC_SAMPLE_RATE_CH1(n) (((n) & 0x3) << 1)
< #define CODEC_CODEC_FB_CHECK_ACC_SAMPLE_RATE_CH1_MASK (0x3 << 1)
< #define CODEC_CODEC_FB_CHECK_ACC_SAMPLE_RATE_CH1_SHIFT (1)
< #define CODEC_CODEC_FB_CHECK_SRC_SEL_CH1(n)     (((n) & 0x3) << 3)
< #define CODEC_CODEC_FB_CHECK_SRC_SEL_CH1_MASK   (0x3 << 3)
< #define CODEC_CODEC_FB_CHECK_SRC_SEL_CH1_SHIFT  (3)
< #define CODEC_CODEC_FB_CHECK_KEEP_SEL_CH1       (1 << 5)
< #define CODEC_CODEC_FB_CHECK_ACC_WINDOW_CH1(n)  (((n) & 0xFFF) << 6)
< #define CODEC_CODEC_FB_CHECK_ACC_WINDOW_CH1_MASK (0xFFF << 6)
< #define CODEC_CODEC_FB_CHECK_ACC_WINDOW_CH1_SHIFT (6)
< #define CODEC_CODEC_FB_CHECK_TRIG_WINDOW_CH1(n) (((n) & 0x3FF) << 18)
< #define CODEC_CODEC_FB_CHECK_TRIG_WINDOW_CH1_MASK (0x3FF << 18)
< #define CODEC_CODEC_FB_CHECK_TRIG_WINDOW_CH1_SHIFT (18)
< #define CODEC_CODEC_FB_CHECK_KEEP_CH1           (1 << 28)
---
> #define CODEC_CODEC_DAC_DRE_DC8_CH0(n)                      (((n) & 0xFFFF) << 0)
> #define CODEC_CODEC_DAC_DRE_DC8_CH0_MASK                    (0xFFFF << 0)
> #define CODEC_CODEC_DAC_DRE_DC8_CH0_SHIFT                   (0)
> #define CODEC_CODEC_DAC_DRE_DC9_CH0(n)                      (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DAC_DRE_DC9_CH0_MASK                    (0xFFFF << 16)
> #define CODEC_CODEC_DAC_DRE_DC9_CH0_SHIFT                   (16)
1229,1231c1137,1142
< #define CODEC_CODEC_FB_CHECK_THRESHOLD_CH0(n)   (((n) & 0xFFFFFFFF) << 0)
< #define CODEC_CODEC_FB_CHECK_THRESHOLD_CH0_MASK (0xFFFFFFFF << 0)
< #define CODEC_CODEC_FB_CHECK_THRESHOLD_CH0_SHIFT (0)
---
> #define CODEC_CODEC_DAC_DRE_DC10_CH0(n)                     (((n) & 0xFFFF) << 0)
> #define CODEC_CODEC_DAC_DRE_DC10_CH0_MASK                   (0xFFFF << 0)
> #define CODEC_CODEC_DAC_DRE_DC10_CH0_SHIFT                  (0)
> #define CODEC_CODEC_DAC_DRE_DC11_CH0(n)                     (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DAC_DRE_DC11_CH0_MASK                   (0xFFFF << 16)
> #define CODEC_CODEC_DAC_DRE_DC11_CH0_SHIFT                  (16)
1234,1236c1145,1150
< #define CODEC_CODEC_FB_CHECK_THRESHOLD_CH1(n)   (((n) & 0xFFFFFFFF) << 0)
< #define CODEC_CODEC_FB_CHECK_THRESHOLD_CH1_MASK (0xFFFFFFFF << 0)
< #define CODEC_CODEC_FB_CHECK_THRESHOLD_CH1_SHIFT (0)
---
> #define CODEC_CODEC_DAC_DRE_DC12_CH0(n)                     (((n) & 0xFFFF) << 0)
> #define CODEC_CODEC_DAC_DRE_DC12_CH0_MASK                   (0xFFFF << 0)
> #define CODEC_CODEC_DAC_DRE_DC12_CH0_SHIFT                  (0)
> #define CODEC_CODEC_DAC_DRE_DC13_CH0(n)                     (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DAC_DRE_DC13_CH0_MASK                   (0xFFFF << 16)
> #define CODEC_CODEC_DAC_DRE_DC13_CH0_SHIFT                  (16)
1239,1241c1153,1158
< #define CODEC_CODEC_FB_CHECK_DATA_AVG_KEEP_CH0(n) (((n) & 0xFFFFFFFF) << 0)
< #define CODEC_CODEC_FB_CHECK_DATA_AVG_KEEP_CH0_MASK (0xFFFFFFFF << 0)
< #define CODEC_CODEC_FB_CHECK_DATA_AVG_KEEP_CH0_SHIFT (0)
---
> #define CODEC_CODEC_DAC_DRE_DC14_CH0(n)                     (((n) & 0xFFFF) << 0)
> #define CODEC_CODEC_DAC_DRE_DC14_CH0_MASK                   (0xFFFF << 0)
> #define CODEC_CODEC_DAC_DRE_DC14_CH0_SHIFT                  (0)
> #define CODEC_CODEC_DAC_DRE_DC15_CH0(n)                     (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DAC_DRE_DC15_CH0_MASK                   (0xFFFF << 16)
> #define CODEC_CODEC_DAC_DRE_DC15_CH0_SHIFT                  (16)
1244,1246c1161,1175
< #define CODEC_CODEC_FB_CHECK_DATA_AVG_KEEP_CH1(n) (((n) & 0xFFFFFFFF) << 0)
< #define CODEC_CODEC_FB_CHECK_DATA_AVG_KEEP_CH1_MASK (0xFFFFFFFF << 0)
< #define CODEC_CODEC_FB_CHECK_DATA_AVG_KEEP_CH1_SHIFT (0)
---
> #define CODEC_VAD_IF_ENABLE                                 (1 << 0)
> #define CODEC_VAD_ADC_ENABLE_CH0                            (1 << 1)
> #define CODEC_VAD_ADC_ENABLE_CH1                            (1 << 2)
> #define CODEC_VAD_ADC_ENABLE_CH2                            (1 << 3)
> #define CODEC_VAD_ADC_ENABLE_CH3                            (1 << 4)
> #define CODEC_VAD_ADC_ENABLE_CH4                            (1 << 5)
> #define CODEC_VAD_ADC_ENABLE_CH5                            (1 << 6)
> #define CODEC_VAD_BW_MODE                                   (1 << 7)
> #define CODEC_VAD_BURST_CNT(n)                              (((n) & 0xF) << 8)
> #define CODEC_VAD_BURST_CNT_MASK                            (0xF << 8)
> #define CODEC_VAD_BURST_CNT_SHIFT                           (8)
> #define CODEC_VAD_THRESHOLD(n)                              (((n) & 0xF) << 12)
> #define CODEC_VAD_THRESHOLD_MASK                            (0xF << 12)
> #define CODEC_VAD_THRESHOLD_SHIFT                           (12)
> #define CODEC_VAD_IF_ENABLE_OUT                             (1 << 16)
1254c1183,1205
< #define CODEC_VAD_FINISH                        (1 << 5)
---
> #define CODEC_VAD_I2S_EN                                    (1 << 5)
> #define CODEC_VAD_I2S_DATA_CNT(n)                           (((n) & 0x7) << 6)
> #define CODEC_VAD_I2S_DATA_CNT_MASK                         (0x7 << 6)
> #define CODEC_VAD_I2S_DATA_CNT_SHIFT                        (6)
> #define CODEC_VAD_I2S_DATA_SEL(n)                           (((n) & 0x7) << 9)
> #define CODEC_VAD_I2S_DATA_SEL_MASK                         (0x7 << 9)
> #define CODEC_VAD_I2S_DATA_SEL_SHIFT                        (9)
> #define CODEC_VAD_I2S_DATA_MODE(n)                          (((n) & 0x3) << 12)
> #define CODEC_VAD_I2S_DATA_MODE_MASK                        (0x3 << 12)
> #define CODEC_VAD_I2S_DATA_MODE_SHIFT                       (12)
> #define CODEC_VAD_EXT_EN                                    (1 << 14)
> #define CODEC_VAD_MIC_SEL(n)                                (((n) & 0x7) << 15)
> #define CODEC_VAD_MIC_SEL_MASK                              (0x7 << 15)
> #define CODEC_VAD_MIC_SEL_SHIFT                             (15)
> #define CODEC_VAD_SRC_SEL(n)                                (((n) & 0x3) << 18)
> #define CODEC_VAD_SRC_SEL_MASK                              (0x3 << 18)
> #define CODEC_VAD_SRC_SEL_SHIFT                             (18)
> #define CODEC_VAD_DATA_EXT_SWAP                             (1 << 20)
> #define CODEC_VAD_MEM_MODE(n)                               (((n) & 0x7) << 21)
> #define CODEC_VAD_MEM_MODE_MASK                             (0x7 << 21)
> #define CODEC_VAD_MEM_MODE_SHIFT                            (21)
> #define CODEC_VAD_FINISH                                    (1 << 24)
> #define CODEC_VAD_FLUSH                                     (1 << 25)
1312,1317c1263,1265
< #define CODEC_VAD_MEM_ADDR_CNT(n)               (((n) & 0x1FFF) << 1)
< #define CODEC_VAD_MEM_ADDR_CNT_MASK             (0x1FFF << 1)
< #define CODEC_VAD_MEM_ADDR_CNT_SHIFT            (1)
< #define CODEC_VAD_MEM_DATA_CNT(n)               (((n) & 0x1FFF) << 15)
< #define CODEC_VAD_MEM_DATA_CNT_MASK             (0x1FFF << 15)
< #define CODEC_VAD_MEM_DATA_CNT_SHIFT            (15)
---
> #define CODEC_VAD_MEM_ADDR_CNT(n)                           (((n) & 0x1FFFF) << 0)
> #define CODEC_VAD_MEM_ADDR_CNT_MASK                         (0x1FFFF << 0)
> #define CODEC_VAD_MEM_ADDR_CNT_SHIFT                        (0)
1329,1343c1277
< // reg_170
< #define CODEC_FIR_CH0_STATE(n)                  (((n) & 0xFF) << 0)
< #define CODEC_FIR_CH0_STATE_MASK                (0xFF << 0)
< #define CODEC_FIR_CH0_STATE_SHIFT               (0)
< #define CODEC_FIR_CH1_STATE(n)                  (((n) & 0xFF) << 8)
< #define CODEC_FIR_CH1_STATE_MASK                (0xFF << 8)
< #define CODEC_FIR_CH1_STATE_SHIFT               (8)
< #define CODEC_FIR_CH2_STATE(n)                  (((n) & 0xFF) << 16)
< #define CODEC_FIR_CH2_STATE_MASK                (0xFF << 16)
< #define CODEC_FIR_CH2_STATE_SHIFT               (16)
< #define CODEC_FIR_CH3_STATE(n)                  (((n) & 0xFF) << 24)
< #define CODEC_FIR_CH3_STATE_MASK                (0xFF << 24)
< #define CODEC_FIR_CH3_STATE_SHIFT               (24)
< 
< // reg_174
---
> // reg_16c
1348c1282
< // reg_178
---
> // reg_170
1353c1287
< // reg_17c
---
> // reg_174
1358c1292
< // reg_180
---
> // reg_178
1363c1297
< // reg_184
---
> // reg_17c
1367a1302,1311
> // reg_180
> #define CODEC_CODEC_ADC_DC_DOUT_CH5_SYNC(n)                 (((n) & 0x1FFFFF) << 0)
> #define CODEC_CODEC_ADC_DC_DOUT_CH5_SYNC_MASK               (0x1FFFFF << 0)
> #define CODEC_CODEC_ADC_DC_DOUT_CH5_SYNC_SHIFT              (0)
> 
> // reg_184
> #define CODEC_VAD_MEM_DATA_CNT(n)                           (((n) & 0x1FFFF) << 0)
> #define CODEC_VAD_MEM_DATA_CNT_MASK                         (0x1FFFF << 0)
> #define CODEC_VAD_MEM_DATA_CNT_SHIFT                        (0)
> 
1397a1342,1347
> // reg_19c
> #define CODEC_CODEC_ADC_DC_DIN_CH5(n)                       (((n) & 0x7FFF) << 0)
> #define CODEC_CODEC_ADC_DC_DIN_CH5_MASK                     (0x7FFF << 0)
> #define CODEC_CODEC_ADC_DC_DIN_CH5_SHIFT                    (0)
> #define CODEC_CODEC_ADC_DC_UPDATE_CH5                       (1 << 15)
> 
1399,1404c1349,1354
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP0(n)       (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP0_MASK     (0x3FFF << 0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP0_SHIFT    (0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP1(n)       (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP1_MASK     (0x3FFF << 14)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP1_SHIFT    (14)
---
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP0_CH0(n)               (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP0_CH0_MASK             (0x3FFF << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP0_CH0_SHIFT            (0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP1_CH0(n)               (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP1_CH0_MASK             (0x3FFF << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP1_CH0_SHIFT            (14)
1407,1412c1357,1362
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP2(n)       (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP2_MASK     (0x3FFF << 0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP2_SHIFT    (0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP3(n)       (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP3_MASK     (0x3FFF << 14)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP3_SHIFT    (14)
---
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP2_CH0(n)               (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP2_CH0_MASK             (0x3FFF << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP2_CH0_SHIFT            (0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP3_CH0(n)               (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP3_CH0_MASK             (0x3FFF << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP3_CH0_SHIFT            (14)
1415,1420c1365,1370
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP4(n)       (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP4_MASK     (0x3FFF << 0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP4_SHIFT    (0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP5(n)       (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP5_MASK     (0x3FFF << 14)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP5_SHIFT    (14)
---
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP4_CH0(n)               (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP4_CH0_MASK             (0x3FFF << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP4_CH0_SHIFT            (0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP5_CH0(n)               (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP5_CH0_MASK             (0x3FFF << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP5_CH0_SHIFT            (14)
1423,1428c1373,1378
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP6(n)       (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP6_MASK     (0x3FFF << 0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP6_SHIFT    (0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP7(n)       (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP7_MASK     (0x3FFF << 14)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP7_SHIFT    (14)
---
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP6_CH0(n)               (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP6_CH0_MASK             (0x3FFF << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP6_CH0_SHIFT            (0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP7_CH0(n)               (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP7_CH0_MASK             (0x3FFF << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP7_CH0_SHIFT            (14)
1431,1436c1381,1386
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP8(n)       (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP8_MASK     (0x3FFF << 0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP8_SHIFT    (0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP9(n)       (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP9_MASK     (0x3FFF << 14)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP9_SHIFT    (14)
---
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP8_CH0(n)               (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP8_CH0_MASK             (0x3FFF << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP8_CH0_SHIFT            (0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP9_CH0(n)               (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP9_CH0_MASK             (0x3FFF << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP9_CH0_SHIFT            (14)
1439,1444c1389,1394
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP10(n)      (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP10_MASK    (0x3FFF << 0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP10_SHIFT   (0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP11(n)      (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP11_MASK    (0x3FFF << 14)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP11_SHIFT   (14)
---
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP10_CH0(n)              (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP10_CH0_MASK            (0x3FFF << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP10_CH0_SHIFT           (0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP11_CH0(n)              (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP11_CH0_MASK            (0x3FFF << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP11_CH0_SHIFT           (14)
1447,1452c1397,1402
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP12(n)      (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP12_MASK    (0x3FFF << 0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP12_SHIFT   (0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP13(n)      (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP13_MASK    (0x3FFF << 14)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP13_SHIFT   (14)
---
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP12_CH0(n)              (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP12_CH0_MASK            (0x3FFF << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP12_CH0_SHIFT           (0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP13_CH0(n)              (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP13_CH0_MASK            (0x3FFF << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP13_CH0_SHIFT           (14)
1455,1460c1405,1410
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP14(n)      (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP14_MASK    (0x3FFF << 0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP14_SHIFT   (0)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP15(n)      (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP15_MASK    (0x3FFF << 14)
< #define CODEC_CODEC_DAC_DRE_GAIN_STEP15_SHIFT   (14)
---
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP14_CH0(n)              (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP14_CH0_MASK            (0x3FFF << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP14_CH0_SHIFT           (0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP15_CH0(n)              (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP15_CH0_MASK            (0x3FFF << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP15_CH0_SHIFT           (14)
1464,1465c1414,1415
< #define CODEC_CODEC_ADC_DRE_STEP_MODE_CH0(n)    (((n) & 0x3) << 1)
< #define CODEC_CODEC_ADC_DRE_STEP_MODE_CH0_MASK  (0x3 << 1)
---
> #define CODEC_CODEC_ADC_DRE_STEP_MODE_CH0(n)                (((n) & 0x7) << 1)
> #define CODEC_CODEC_ADC_DRE_STEP_MODE_CH0_MASK              (0x7 << 1)
1467,1488c1417,1438
< #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH0(n) (((n) & 0xF) << 3)
< #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH0_MASK (0xF << 3)
< #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH0_SHIFT (3)
< #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH0(n) (((n) & 0xF) << 7)
< #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH0_MASK (0xF << 7)
< #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH0_SHIFT (7)
< #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH0(n)    (((n) & 0x7) << 11)
< #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH0_MASK  (0x7 << 11)
< #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH0_SHIFT (11)
< #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH0(n)    (((n) & 0x1F) << 14)
< #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH0_MASK  (0x1F << 14)
< #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH0_SHIFT (14)
< #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_SIGN_CH0 (1 << 19)
< #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH0(n)      (((n) & 0x3) << 20)
< #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH0_MASK    (0x3 << 20)
< #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH0_SHIFT   (20)
< #define CODEC_CODEC_ADC_DRE_OVERFLOW_MUTE_EN_CH0 (1 << 22)
< #define CODEC_CODEC_ADC_DRE_MUTE_MODE_CH0       (1 << 23)
< #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH0(n) (((n) & 0x3) << 24)
< #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH0_MASK (0x3 << 24)
< #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH0_SHIFT (24)
< #define CODEC_CODEC_ADC_DRE_MUTE_STATUS_CH0     (1 << 26)
---
> #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH0(n)            (((n) & 0xF) << 4)
> #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH0_MASK          (0xF << 4)
> #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH0_SHIFT         (4)
> #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH0(n)             (((n) & 0xF) << 8)
> #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH0_MASK           (0xF << 8)
> #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH0_SHIFT          (8)
> #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH0(n)                (((n) & 0x7) << 12)
> #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH0_MASK              (0x7 << 12)
> #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH0_SHIFT             (12)
> #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH0(n)                (((n) & 0x1F) << 15)
> #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH0_MASK              (0x1F << 15)
> #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH0_SHIFT             (15)
> #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_SIGN_CH0          (1 << 20)
> #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH0(n)                  (((n) & 0x3) << 21)
> #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH0_MASK                (0x3 << 21)
> #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH0_SHIFT               (21)
> #define CODEC_CODEC_ADC_DRE_OVERFLOW_MUTE_EN_CH0            (1 << 23)
> #define CODEC_CODEC_ADC_DRE_MUTE_MODE_CH0                   (1 << 24)
> #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH0(n)           (((n) & 0x3) << 25)
> #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH0_MASK         (0x3 << 25)
> #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH0_SHIFT        (25)
> #define CODEC_CODEC_ADC_DRE_MUTE_STATUS_CH0_SYNC            (1 << 27)
1500,1501c1450,1451
< #define CODEC_CODEC_ADC_DRE_STEP_MODE_CH1(n)    (((n) & 0x3) << 1)
< #define CODEC_CODEC_ADC_DRE_STEP_MODE_CH1_MASK  (0x3 << 1)
---
> #define CODEC_CODEC_ADC_DRE_STEP_MODE_CH1(n)                (((n) & 0x7) << 1)
> #define CODEC_CODEC_ADC_DRE_STEP_MODE_CH1_MASK              (0x7 << 1)
1503,1524c1453,1474
< #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH1(n) (((n) & 0xF) << 3)
< #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH1_MASK (0xF << 3)
< #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH1_SHIFT (3)
< #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH1(n) (((n) & 0xF) << 7)
< #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH1_MASK (0xF << 7)
< #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH1_SHIFT (7)
< #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH1(n)    (((n) & 0x7) << 11)
< #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH1_MASK  (0x7 << 11)
< #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH1_SHIFT (11)
< #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH1(n)    (((n) & 0x1F) << 14)
< #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH1_MASK  (0x1F << 14)
< #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH1_SHIFT (14)
< #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_SIGN_CH1 (1 << 19)
< #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH1(n)      (((n) & 0x3) << 20)
< #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH1_MASK    (0x3 << 20)
< #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH1_SHIFT   (20)
< #define CODEC_CODEC_ADC_DRE_OVERFLOW_MUTE_EN_CH1 (1 << 22)
< #define CODEC_CODEC_ADC_DRE_MUTE_MODE_CH1       (1 << 23)
< #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH1(n) (((n) & 0x3) << 24)
< #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH1_MASK (0x3 << 24)
< #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH1_SHIFT (24)
< #define CODEC_CODEC_ADC_DRE_MUTE_STATUS_CH1     (1 << 26)
---
> #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH1(n)            (((n) & 0xF) << 4)
> #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH1_MASK          (0xF << 4)
> #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH1_SHIFT         (4)
> #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH1(n)             (((n) & 0xF) << 8)
> #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH1_MASK           (0xF << 8)
> #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH1_SHIFT          (8)
> #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH1(n)                (((n) & 0x7) << 12)
> #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH1_MASK              (0x7 << 12)
> #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH1_SHIFT             (12)
> #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH1(n)                (((n) & 0x1F) << 15)
> #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH1_MASK              (0x1F << 15)
> #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH1_SHIFT             (15)
> #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_SIGN_CH1          (1 << 20)
> #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH1(n)                  (((n) & 0x3) << 21)
> #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH1_MASK                (0x3 << 21)
> #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH1_SHIFT               (21)
> #define CODEC_CODEC_ADC_DRE_OVERFLOW_MUTE_EN_CH1            (1 << 23)
> #define CODEC_CODEC_ADC_DRE_MUTE_MODE_CH1                   (1 << 24)
> #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH1(n)           (((n) & 0x3) << 25)
> #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH1_MASK         (0x3 << 25)
> #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH1_SHIFT        (25)
> #define CODEC_CODEC_ADC_DRE_MUTE_STATUS_CH1_SYNC            (1 << 27)
1536,1537c1486,1487
< #define CODEC_CODEC_ADC_DRE_STEP_MODE_CH2(n)    (((n) & 0x3) << 1)
< #define CODEC_CODEC_ADC_DRE_STEP_MODE_CH2_MASK  (0x3 << 1)
---
> #define CODEC_CODEC_ADC_DRE_STEP_MODE_CH2(n)                (((n) & 0x7) << 1)
> #define CODEC_CODEC_ADC_DRE_STEP_MODE_CH2_MASK              (0x7 << 1)
1539,1560c1489,1510
< #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH2(n) (((n) & 0xF) << 3)
< #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH2_MASK (0xF << 3)
< #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH2_SHIFT (3)
< #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH2(n) (((n) & 0xF) << 7)
< #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH2_MASK (0xF << 7)
< #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH2_SHIFT (7)
< #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH2(n)    (((n) & 0x7) << 11)
< #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH2_MASK  (0x7 << 11)
< #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH2_SHIFT (11)
< #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH2(n)    (((n) & 0x1F) << 14)
< #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH2_MASK  (0x1F << 14)
< #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH2_SHIFT (14)
< #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_SIGN_CH2 (1 << 19)
< #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH2(n)      (((n) & 0x3) << 20)
< #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH2_MASK    (0x3 << 20)
< #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH2_SHIFT   (20)
< #define CODEC_CODEC_ADC_DRE_OVERFLOW_MUTE_EN_CH2 (1 << 22)
< #define CODEC_CODEC_ADC_DRE_MUTE_MODE_CH2       (1 << 23)
< #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH2(n) (((n) & 0x3) << 24)
< #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH2_MASK (0x3 << 24)
< #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH2_SHIFT (24)
< #define CODEC_CODEC_ADC_DRE_MUTE_STATUS_CH2     (1 << 26)
---
> #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH2(n)            (((n) & 0xF) << 4)
> #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH2_MASK          (0xF << 4)
> #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH2_SHIFT         (4)
> #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH2(n)             (((n) & 0xF) << 8)
> #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH2_MASK           (0xF << 8)
> #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH2_SHIFT          (8)
> #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH2(n)                (((n) & 0x7) << 12)
> #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH2_MASK              (0x7 << 12)
> #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH2_SHIFT             (12)
> #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH2(n)                (((n) & 0x1F) << 15)
> #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH2_MASK              (0x1F << 15)
> #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH2_SHIFT             (15)
> #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_SIGN_CH2          (1 << 20)
> #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH2(n)                  (((n) & 0x3) << 21)
> #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH2_MASK                (0x3 << 21)
> #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH2_SHIFT               (21)
> #define CODEC_CODEC_ADC_DRE_OVERFLOW_MUTE_EN_CH2            (1 << 23)
> #define CODEC_CODEC_ADC_DRE_MUTE_MODE_CH2                   (1 << 24)
> #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH2(n)           (((n) & 0x3) << 25)
> #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH2_MASK         (0x3 << 25)
> #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH2_SHIFT        (25)
> #define CODEC_CODEC_ADC_DRE_MUTE_STATUS_CH2_SYNC            (1 << 27)
1570,1605d1519
< // reg_1d8
< #define CODEC_CODEC_ADC_DRE_ENABLE_CH3          (1 << 0)
< #define CODEC_CODEC_ADC_DRE_STEP_MODE_CH3(n)    (((n) & 0x3) << 1)
< #define CODEC_CODEC_ADC_DRE_STEP_MODE_CH3_MASK  (0x3 << 1)
< #define CODEC_CODEC_ADC_DRE_STEP_MODE_CH3_SHIFT (1)
< #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH3(n) (((n) & 0xF) << 3)
< #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH3_MASK (0xF << 3)
< #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_CH3_SHIFT (3)
< #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH3(n) (((n) & 0xF) << 7)
< #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH3_MASK (0xF << 7)
< #define CODEC_CODEC_ADC_DRE_INI_ANA_GAIN_CH3_SHIFT (7)
< #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH3(n)    (((n) & 0x7) << 11)
< #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH3_MASK  (0x7 << 11)
< #define CODEC_CODEC_ADC_DRE_DELAY_DIG_CH3_SHIFT (11)
< #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH3(n)    (((n) & 0x1F) << 14)
< #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH3_MASK  (0x1F << 14)
< #define CODEC_CODEC_ADC_DRE_DELAY_ANA_CH3_SHIFT (14)
< #define CODEC_CODEC_ADC_DRE_THD_DB_OFFSET_SIGN_CH3 (1 << 19)
< #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH3(n)      (((n) & 0x3) << 20)
< #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH3_MASK    (0x3 << 20)
< #define CODEC_CODEC_ADC_DRE_BIT_SEL_CH3_SHIFT   (20)
< #define CODEC_CODEC_ADC_DRE_OVERFLOW_MUTE_EN_CH3 (1 << 22)
< #define CODEC_CODEC_ADC_DRE_MUTE_MODE_CH3       (1 << 23)
< #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH3(n) (((n) & 0x3) << 24)
< #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH3_MASK (0x3 << 24)
< #define CODEC_CODEC_ADC_DRE_MUTE_RANGE_SEL_CH3_SHIFT (24)
< #define CODEC_CODEC_ADC_DRE_MUTE_STATUS_CH3     (1 << 26)
< 
< // reg_1dc
< #define CODEC_CODEC_ADC_DRE_AMP_HIGH_CH3(n)     (((n) & 0x7FF) << 0)
< #define CODEC_CODEC_ADC_DRE_AMP_HIGH_CH3_MASK   (0x7FF << 0)
< #define CODEC_CODEC_ADC_DRE_AMP_HIGH_CH3_SHIFT  (0)
< #define CODEC_CODEC_ADC_DRE_WINDOW_CH3(n)       (((n) & 0xFFFFF) << 11)
< #define CODEC_CODEC_ADC_DRE_WINDOW_CH3_MASK     (0xFFFFF << 11)
< #define CODEC_CODEC_ADC_DRE_WINDOW_CH3_SHIFT    (11)
< 
1623,1628c1537,1542
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP4_CH0(n)   (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP4_CH0_MASK (0x3FFF << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP4_CH0_SHIFT (0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP5_CH0(n)   (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP5_CH0_MASK (0x3FFF << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP5_CH0_SHIFT (14)
---
> #define CODEC_CODEC_ADC_DRE_DC_STEP0_CH0(n)                 (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP0_CH0_MASK               (0x3FFF << 0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP0_CH0_SHIFT              (0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP1_CH0(n)                 (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_ADC_DRE_DC_STEP1_CH0_MASK               (0x3FFF << 14)
> #define CODEC_CODEC_ADC_DRE_DC_STEP1_CH0_SHIFT              (14)
1631,1636c1545,1550
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP6_CH0(n)   (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP6_CH0_MASK (0x3FFF << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP6_CH0_SHIFT (0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP7_CH0(n)   (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP7_CH0_MASK (0x3FFF << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP7_CH0_SHIFT (14)
---
> #define CODEC_CODEC_ADC_DRE_DC_STEP2_CH0(n)                 (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP2_CH0_MASK               (0x3FFF << 0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP2_CH0_SHIFT              (0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP3_CH0(n)                 (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_ADC_DRE_DC_STEP3_CH0_MASK               (0x3FFF << 14)
> #define CODEC_CODEC_ADC_DRE_DC_STEP3_CH0_SHIFT              (14)
1639,1670d1552
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP8_CH0(n)   (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP8_CH0_MASK (0x3FFF << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP8_CH0_SHIFT (0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP9_CH0(n)   (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP9_CH0_MASK (0x3FFF << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP9_CH0_SHIFT (14)
< 
< // reg_1f4
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP10_CH0(n)  (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP10_CH0_MASK (0x3FFF << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP10_CH0_SHIFT (0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP11_CH0(n)  (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP11_CH0_MASK (0x3FFF << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP11_CH0_SHIFT (14)
< 
< // reg_1f8
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP12_CH0(n)  (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP12_CH0_MASK (0x3FFF << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP12_CH0_SHIFT (0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP13_CH0(n)  (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP13_CH0_MASK (0x3FFF << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP13_CH0_SHIFT (14)
< 
< // reg_1fc
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP14_CH0(n)  (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP14_CH0_MASK (0x3FFF << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP14_CH0_SHIFT (0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP15_CH0(n)  (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP15_CH0_MASK (0x3FFF << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP15_CH0_SHIFT (14)
< 
< // reg_200
1678c1560
< // reg_204
---
> // reg_1f4
1685a1568,1599
> // reg_1f8
> #define CODEC_CODEC_ADC_DRE_DC_STEP0_CH1(n)                 (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP0_CH1_MASK               (0x3FFF << 0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP0_CH1_SHIFT              (0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP1_CH1(n)                 (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_ADC_DRE_DC_STEP1_CH1_MASK               (0x3FFF << 14)
> #define CODEC_CODEC_ADC_DRE_DC_STEP1_CH1_SHIFT              (14)
> 
> // reg_1fc
> #define CODEC_CODEC_ADC_DRE_DC_STEP2_CH1(n)                 (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP2_CH1_MASK               (0x3FFF << 0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP2_CH1_SHIFT              (0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP3_CH1(n)                 (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_ADC_DRE_DC_STEP3_CH1_MASK               (0x3FFF << 14)
> #define CODEC_CODEC_ADC_DRE_DC_STEP3_CH1_SHIFT              (14)
> 
> // reg_200
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP0_CH1(n)               (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP0_CH1_MASK             (0x3FFF << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP0_CH1_SHIFT            (0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP1_CH1(n)               (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP1_CH1_MASK             (0x3FFF << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP1_CH1_SHIFT            (14)
> 
> // reg_204
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP2_CH1(n)               (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP2_CH1_MASK             (0x3FFF << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP2_CH1_SHIFT            (0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP3_CH1(n)               (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP3_CH1_MASK             (0x3FFF << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP3_CH1_SHIFT            (14)
> 
1687,1692c1601,1606
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP4_CH1(n)   (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP4_CH1_MASK (0x3FFF << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP4_CH1_SHIFT (0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP5_CH1(n)   (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP5_CH1_MASK (0x3FFF << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP5_CH1_SHIFT (14)
---
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP4_CH1(n)               (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP4_CH1_MASK             (0x3FFF << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP4_CH1_SHIFT            (0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP5_CH1(n)               (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP5_CH1_MASK             (0x3FFF << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP5_CH1_SHIFT            (14)
1695,1700c1609,1614
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP6_CH1(n)   (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP6_CH1_MASK (0x3FFF << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP6_CH1_SHIFT (0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP7_CH1(n)   (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP7_CH1_MASK (0x3FFF << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP7_CH1_SHIFT (14)
---
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP6_CH1(n)               (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP6_CH1_MASK             (0x3FFF << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP6_CH1_SHIFT            (0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP7_CH1(n)               (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP7_CH1_MASK             (0x3FFF << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP7_CH1_SHIFT            (14)
1703,1708c1617,1622
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP8_CH1(n)   (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP8_CH1_MASK (0x3FFF << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP8_CH1_SHIFT (0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP9_CH1(n)   (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP9_CH1_MASK (0x3FFF << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP9_CH1_SHIFT (14)
---
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP8_CH1(n)               (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP8_CH1_MASK             (0x3FFF << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP8_CH1_SHIFT            (0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP9_CH1(n)               (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP9_CH1_MASK             (0x3FFF << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP9_CH1_SHIFT            (14)
1711,1716c1625,1630
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP10_CH1(n)  (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP10_CH1_MASK (0x3FFF << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP10_CH1_SHIFT (0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP11_CH1(n)  (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP11_CH1_MASK (0x3FFF << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP11_CH1_SHIFT (14)
---
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP10_CH1(n)              (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP10_CH1_MASK            (0x3FFF << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP10_CH1_SHIFT           (0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP11_CH1(n)              (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP11_CH1_MASK            (0x3FFF << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP11_CH1_SHIFT           (14)
1719,1724c1633,1638
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP12_CH1(n)  (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP12_CH1_MASK (0x3FFF << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP12_CH1_SHIFT (0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP13_CH1(n)  (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP13_CH1_MASK (0x3FFF << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP13_CH1_SHIFT (14)
---
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP12_CH1(n)              (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP12_CH1_MASK            (0x3FFF << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP12_CH1_SHIFT           (0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP13_CH1(n)              (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP13_CH1_MASK            (0x3FFF << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP13_CH1_SHIFT           (14)
1727,1732c1641,1646
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP14_CH1(n)  (((n) & 0x3FFF) << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP14_CH1_MASK (0x3FFF << 0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP14_CH1_SHIFT (0)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP15_CH1(n)  (((n) & 0x3FFF) << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP15_CH1_MASK (0x3FFF << 14)
< #define CODEC_CODEC_ADC_DRE_GAIN_STEP15_CH1_SHIFT (14)
---
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP14_CH1(n)              (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP14_CH1_MASK            (0x3FFF << 0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP14_CH1_SHIFT           (0)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP15_CH1(n)              (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP15_CH1_MASK            (0x3FFF << 14)
> #define CODEC_CODEC_DAC_DRE_GAIN_STEP15_CH1_SHIFT           (14)
1745,1758c1659,1661
< #define CODEC_CODEC_MC_ENABLE_CH0               (1 << 0)
< #define CODEC_CODEC_MC_SEL_CH0                  (1 << 1)
< #define CODEC_CODEC_DOWN_SEL_MC_CH0(n)          (((n) & 0x3) << 2)
< #define CODEC_CODEC_DOWN_SEL_MC_CH0_MASK        (0x3 << 2)
< #define CODEC_CODEC_DOWN_SEL_MC_CH0_SHIFT       (2)
< #define CODEC_CODEC_MC_SINC_BYPASS_CH0          (1 << 4)
< #define CODEC_CODEC_MC_ENABLE_CH1               (1 << 5)
< #define CODEC_CODEC_MC_SEL_CH1                  (1 << 6)
< #define CODEC_CODEC_DOWN_SEL_MC_CH1(n)          (((n) & 0x3) << 7)
< #define CODEC_CODEC_DOWN_SEL_MC_CH1_MASK        (0x3 << 7)
< #define CODEC_CODEC_DOWN_SEL_MC_CH1_SHIFT       (7)
< #define CODEC_CODEC_MC_SINC_BYPASS_CH1          (1 << 9)
< #define CODEC_CODEC_RESAMPLE_MC_ENABLE          (1 << 10)
< #define CODEC_CODEC_RESAMPLE_MC_DUAL_CH         (1 << 11)
---
> #define CODEC_VAD_MEM_ADDR_CNT_KEEP(n)                      (((n) & 0x1FFFF) << 0)
> #define CODEC_VAD_MEM_ADDR_CNT_KEEP_MASK                    (0x1FFFF << 0)
> #define CODEC_VAD_MEM_ADDR_CNT_KEEP_SHIFT                   (0)
1761,1770c1664,1666
< #define CODEC_CODEC_TT_ENABLE                   (1 << 0)
< #define CODEC_CODEC_MUTE_GAIN_COEF_TT(n)        (((n) & 0xFFF) << 1)
< #define CODEC_CODEC_MUTE_GAIN_COEF_TT_MASK      (0xFFF << 1)
< #define CODEC_CODEC_MUTE_GAIN_COEF_TT_SHIFT     (1)
< #define CODEC_CODEC_MUTE_GAIN_PASS0_TT          (1 << 13)
< #define CODEC_CODEC_MM_ENABLE                   (1 << 14)
< #define CODEC_CODEC_MUTE_GAIN_COEF_MM(n)        (((n) & 0xFFF) << 15)
< #define CODEC_CODEC_MUTE_GAIN_COEF_MM_MASK      (0xFFF << 15)
< #define CODEC_CODEC_MUTE_GAIN_COEF_MM_SHIFT     (15)
< #define CODEC_CODEC_MUTE_GAIN_PASS0_MM          (1 << 27)
---
> #define CODEC_VAD_MEM_DATA_CNT_KEEP(n)                      (((n) & 0x1FFFF) << 0)
> #define CODEC_VAD_MEM_DATA_CNT_KEEP_MASK                    (0x1FFFF << 0)
> #define CODEC_VAD_MEM_DATA_CNT_KEEP_SHIFT                   (0)
1773,1783c1669,1832
< #define CODEC_CODEC_MM_FIFO_EN                  (1 << 0)
< #define CODEC_CODEC_MM_FIFO_BYPASS              (1 << 1)
< #define CODEC_CODEC_MM_DELAY_UPDATE             (1 << 2)
< #define CODEC_CODEC_MM_DELAY(n)                 (((n) & 0x1F) << 3)
< #define CODEC_CODEC_MM_DELAY_MASK               (0x1F << 3)
< #define CODEC_CODEC_MM_DELAY_SHIFT              (3)
< #define CODEC_VAD_EXT_EN                        (1 << 8)
< #define CODEC_VAD_SRC_SEL                       (1 << 9)
< #define CODEC_VAD_DATA_EXT_SWAP                 (1 << 10)
< #define CODEC_MC_EN_SEL                         (1 << 11)
< #define CODEC_MC_RATE_SRC_SEL                   (1 << 12)
---
> #define CODEC_CODEC_ADC_DRE_GAIN_STEP0_CH2(n)               (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_ADC_DRE_GAIN_STEP0_CH2_MASK             (0x3FFF << 0)
> #define CODEC_CODEC_ADC_DRE_GAIN_STEP0_CH2_SHIFT            (0)
> #define CODEC_CODEC_ADC_DRE_GAIN_STEP1_CH2(n)               (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_ADC_DRE_GAIN_STEP1_CH2_MASK             (0x3FFF << 14)
> #define CODEC_CODEC_ADC_DRE_GAIN_STEP1_CH2_SHIFT            (14)
> 
> // reg_234
> #define CODEC_CODEC_ADC_DRE_GAIN_STEP2_CH2(n)               (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_ADC_DRE_GAIN_STEP2_CH2_MASK             (0x3FFF << 0)
> #define CODEC_CODEC_ADC_DRE_GAIN_STEP2_CH2_SHIFT            (0)
> #define CODEC_CODEC_ADC_DRE_GAIN_STEP3_CH2(n)               (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_ADC_DRE_GAIN_STEP3_CH2_MASK             (0x3FFF << 14)
> #define CODEC_CODEC_ADC_DRE_GAIN_STEP3_CH2_SHIFT            (14)
> 
> // reg_238
> #define CODEC_CODEC_ADC_DRE_DC_STEP0_CH2(n)                 (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP0_CH2_MASK               (0x3FFF << 0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP0_CH2_SHIFT              (0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP1_CH2(n)                 (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_ADC_DRE_DC_STEP1_CH2_MASK               (0x3FFF << 14)
> #define CODEC_CODEC_ADC_DRE_DC_STEP1_CH2_SHIFT              (14)
> 
> // reg_23c
> #define CODEC_CODEC_ADC_DRE_DC_STEP2_CH2(n)                 (((n) & 0x3FFF) << 0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP2_CH2_MASK               (0x3FFF << 0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP2_CH2_SHIFT              (0)
> #define CODEC_CODEC_ADC_DRE_DC_STEP3_CH2(n)                 (((n) & 0x3FFF) << 14)
> #define CODEC_CODEC_ADC_DRE_DC_STEP3_CH2_MASK               (0x3FFF << 14)
> #define CODEC_CODEC_ADC_DRE_DC_STEP3_CH2_SHIFT              (14)
> 
> // reg_240
> #define CODEC_CODEC_MC_ENABLE_CH0                           (1 << 0)
> #define CODEC_CODEC_MC_SEL_CH0                              (1 << 1)
> #define CODEC_CODEC_ADC_DOWN_SEL_CH6(n)                     (((n) & 0x3) << 2)
> #define CODEC_CODEC_ADC_DOWN_SEL_CH6_MASK                   (0x3 << 2)
> #define CODEC_CODEC_ADC_DOWN_SEL_CH6_SHIFT                  (2)
> #define CODEC_CODEC_ADC_HBF3_BYPASS_CH6                     (1 << 4)
> #define CODEC_CODEC_ADC_HBF2_BYPASS_CH6                     (1 << 5)
> #define CODEC_CODEC_ADC_HBF1_BYPASS_CH6                     (1 << 6)
> #define CODEC_CODEC_ADC_GAIN_SEL_CH6                        (1 << 7)
> #define CODEC_CODEC_ADC_GAIN_CH6(n)                         (((n) & 0xFFFFF) << 8)
> #define CODEC_CODEC_ADC_GAIN_CH6_MASK                       (0xFFFFF << 8)
> #define CODEC_CODEC_ADC_GAIN_CH6_SHIFT                      (8)
> 
> // reg_244
> #define CODEC_CODEC_MC_ENABLE_CH1                           (1 << 0)
> #define CODEC_CODEC_MC_SEL_CH1                              (1 << 1)
> #define CODEC_CODEC_ADC_DOWN_SEL_CH7(n)                     (((n) & 0x3) << 2)
> #define CODEC_CODEC_ADC_DOWN_SEL_CH7_MASK                   (0x3 << 2)
> #define CODEC_CODEC_ADC_DOWN_SEL_CH7_SHIFT                  (2)
> #define CODEC_CODEC_ADC_HBF3_BYPASS_CH7                     (1 << 4)
> #define CODEC_CODEC_ADC_HBF2_BYPASS_CH7                     (1 << 5)
> #define CODEC_CODEC_ADC_HBF1_BYPASS_CH7                     (1 << 6)
> #define CODEC_CODEC_ADC_GAIN_SEL_CH7                        (1 << 7)
> #define CODEC_CODEC_ADC_GAIN_CH7(n)                         (((n) & 0xFFFFF) << 8)
> #define CODEC_CODEC_ADC_GAIN_CH7_MASK                       (0xFFFFF << 8)
> #define CODEC_CODEC_ADC_GAIN_CH7_SHIFT                      (8)
> 
> // reg_248
> #define CODEC_CODEC_DAC_DRE_DC0_CH1(n)                      (((n) & 0xFFFF) << 0)
> #define CODEC_CODEC_DAC_DRE_DC0_CH1_MASK                    (0xFFFF << 0)
> #define CODEC_CODEC_DAC_DRE_DC0_CH1_SHIFT                   (0)
> #define CODEC_CODEC_DAC_DRE_DC1_CH1(n)                      (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DAC_DRE_DC1_CH1_MASK                    (0xFFFF << 16)
> #define CODEC_CODEC_DAC_DRE_DC1_CH1_SHIFT                   (16)
> 
> // reg_24c
> #define CODEC_CODEC_DAC_DRE_DC2_CH1(n)                      (((n) & 0xFFFF) << 0)
> #define CODEC_CODEC_DAC_DRE_DC2_CH1_MASK                    (0xFFFF << 0)
> #define CODEC_CODEC_DAC_DRE_DC2_CH1_SHIFT                   (0)
> #define CODEC_CODEC_DAC_DRE_DC3_CH1(n)                      (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DAC_DRE_DC3_CH1_MASK                    (0xFFFF << 16)
> #define CODEC_CODEC_DAC_DRE_DC3_CH1_SHIFT                   (16)
> 
> // reg_250
> #define CODEC_CODEC_DAC_DRE_DC4_CH1(n)                      (((n) & 0xFFFF) << 0)
> #define CODEC_CODEC_DAC_DRE_DC4_CH1_MASK                    (0xFFFF << 0)
> #define CODEC_CODEC_DAC_DRE_DC4_CH1_SHIFT                   (0)
> #define CODEC_CODEC_DAC_DRE_DC5_CH1(n)                      (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DAC_DRE_DC5_CH1_MASK                    (0xFFFF << 16)
> #define CODEC_CODEC_DAC_DRE_DC5_CH1_SHIFT                   (16)
> 
> // reg_254
> #define CODEC_CODEC_DAC_DRE_DC6_CH1(n)                      (((n) & 0xFFFF) << 0)
> #define CODEC_CODEC_DAC_DRE_DC6_CH1_MASK                    (0xFFFF << 0)
> #define CODEC_CODEC_DAC_DRE_DC6_CH1_SHIFT                   (0)
> #define CODEC_CODEC_DAC_DRE_DC7_CH1(n)                      (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DAC_DRE_DC7_CH1_MASK                    (0xFFFF << 16)
> #define CODEC_CODEC_DAC_DRE_DC7_CH1_SHIFT                   (16)
> 
> // reg_258
> #define CODEC_CODEC_DAC_DRE_DC8_CH1(n)                      (((n) & 0xFFFF) << 0)
> #define CODEC_CODEC_DAC_DRE_DC8_CH1_MASK                    (0xFFFF << 0)
> #define CODEC_CODEC_DAC_DRE_DC8_CH1_SHIFT                   (0)
> #define CODEC_CODEC_DAC_DRE_DC9_CH1(n)                      (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DAC_DRE_DC9_CH1_MASK                    (0xFFFF << 16)
> #define CODEC_CODEC_DAC_DRE_DC9_CH1_SHIFT                   (16)
> 
> // reg_25c
> #define CODEC_CODEC_DAC_DRE_DC10_CH1(n)                     (((n) & 0xFFFF) << 0)
> #define CODEC_CODEC_DAC_DRE_DC10_CH1_MASK                   (0xFFFF << 0)
> #define CODEC_CODEC_DAC_DRE_DC10_CH1_SHIFT                  (0)
> #define CODEC_CODEC_DAC_DRE_DC11_CH1(n)                     (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DAC_DRE_DC11_CH1_MASK                   (0xFFFF << 16)
> #define CODEC_CODEC_DAC_DRE_DC11_CH1_SHIFT                  (16)
> 
> // reg_260
> #define CODEC_CODEC_DAC_DRE_DC12_CH1(n)                     (((n) & 0xFFFF) << 0)
> #define CODEC_CODEC_DAC_DRE_DC12_CH1_MASK                   (0xFFFF << 0)
> #define CODEC_CODEC_DAC_DRE_DC12_CH1_SHIFT                  (0)
> #define CODEC_CODEC_DAC_DRE_DC13_CH1(n)                     (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DAC_DRE_DC13_CH1_MASK                   (0xFFFF << 16)
> #define CODEC_CODEC_DAC_DRE_DC13_CH1_SHIFT                  (16)
> 
> // reg_264
> #define CODEC_CODEC_DAC_DRE_DC14_CH1(n)                     (((n) & 0xFFFF) << 0)
> #define CODEC_CODEC_DAC_DRE_DC14_CH1_MASK                   (0xFFFF << 0)
> #define CODEC_CODEC_DAC_DRE_DC14_CH1_SHIFT                  (0)
> #define CODEC_CODEC_DAC_DRE_DC15_CH1(n)                     (((n) & 0xFFFF) << 16)
> #define CODEC_CODEC_DAC_DRE_DC15_CH1_MASK                   (0xFFFF << 16)
> #define CODEC_CODEC_DAC_DRE_DC15_CH1_SHIFT                  (16)
> 
> // reg_268
> #define CODEC_CODEC_ADC_DRE_DB_HIGH_CH0(n)                  (((n) & 0x3F) << 0)
> #define CODEC_CODEC_ADC_DRE_DB_HIGH_CH0_MASK                (0x3F << 0)
> #define CODEC_CODEC_ADC_DRE_DB_HIGH_CH0_SHIFT               (0)
> #define CODEC_CODEC_ADC_DRE_DB_LOW_CH0(n)                   (((n) & 0x3F) << 6)
> #define CODEC_CODEC_ADC_DRE_DB_LOW_CH0_MASK                 (0x3F << 6)
> #define CODEC_CODEC_ADC_DRE_DB_LOW_CH0_SHIFT                (6)
> #define CODEC_CODEC_ADC_DRE_GAIN_TOP_CH0(n)                 (((n) & 0xF) << 12)
> #define CODEC_CODEC_ADC_DRE_GAIN_TOP_CH0_MASK               (0xF << 12)
> #define CODEC_CODEC_ADC_DRE_GAIN_TOP_CH0_SHIFT              (12)
> #define CODEC_CODEC_ADC_DRE_ANA_GAIN_CH0_SYNC(n)            (((n) & 0xF) << 16)
> #define CODEC_CODEC_ADC_DRE_ANA_GAIN_CH0_SYNC_MASK          (0xF << 16)
> #define CODEC_CODEC_ADC_DRE_ANA_GAIN_CH0_SYNC_SHIFT         (16)
> 
> // reg_26c
> #define CODEC_CODEC_ADC_DRE_DB_HIGH_CH1(n)                  (((n) & 0x3F) << 0)
> #define CODEC_CODEC_ADC_DRE_DB_HIGH_CH1_MASK                (0x3F << 0)
> #define CODEC_CODEC_ADC_DRE_DB_HIGH_CH1_SHIFT               (0)
> #define CODEC_CODEC_ADC_DRE_DB_LOW_CH1(n)                   (((n) & 0x3F) << 6)
> #define CODEC_CODEC_ADC_DRE_DB_LOW_CH1_MASK                 (0x3F << 6)
> #define CODEC_CODEC_ADC_DRE_DB_LOW_CH1_SHIFT                (6)
> #define CODEC_CODEC_ADC_DRE_GAIN_TOP_CH1(n)                 (((n) & 0xF) << 12)
> #define CODEC_CODEC_ADC_DRE_GAIN_TOP_CH1_MASK               (0xF << 12)
> #define CODEC_CODEC_ADC_DRE_GAIN_TOP_CH1_SHIFT              (12)
> #define CODEC_CODEC_ADC_DRE_ANA_GAIN_CH1_SYNC(n)            (((n) & 0xF) << 16)
> #define CODEC_CODEC_ADC_DRE_ANA_GAIN_CH1_SYNC_MASK          (0xF << 16)
> #define CODEC_CODEC_ADC_DRE_ANA_GAIN_CH1_SYNC_SHIFT         (16)
> 
> // reg_270
> #define CODEC_CODEC_ADC_DRE_DB_HIGH_CH2(n)                  (((n) & 0x3F) << 0)
> #define CODEC_CODEC_ADC_DRE_DB_HIGH_CH2_MASK                (0x3F << 0)
> #define CODEC_CODEC_ADC_DRE_DB_HIGH_CH2_SHIFT               (0)
> #define CODEC_CODEC_ADC_DRE_DB_LOW_CH2(n)                   (((n) & 0x3F) << 6)
> #define CODEC_CODEC_ADC_DRE_DB_LOW_CH2_MASK                 (0x3F << 6)
> #define CODEC_CODEC_ADC_DRE_DB_LOW_CH2_SHIFT                (6)
> #define CODEC_CODEC_ADC_DRE_GAIN_TOP_CH2(n)                 (((n) & 0xF) << 12)
> #define CODEC_CODEC_ADC_DRE_GAIN_TOP_CH2_MASK               (0xF << 12)
> #define CODEC_CODEC_ADC_DRE_GAIN_TOP_CH2_SHIFT              (12)
> #define CODEC_CODEC_ADC_DRE_ANA_GAIN_CH2_SYNC(n)            (((n) & 0xF) << 16)
> #define CODEC_CODEC_ADC_DRE_ANA_GAIN_CH2_SYNC_MASK          (0xF << 16)
> #define CODEC_CODEC_ADC_DRE_ANA_GAIN_CH2_SYNC_SHIFT         (16)
