// Seed: 1133727958
`define pp_0 0
module module_0;
  initial begin
    id_0 <= 1 | 1;
  end
  type_3(
      1 - id_1, id_1, id_1
  ); type_4(
      1, id_2
  );
  always @(posedge 1 or posedge 1'h0);
  always @(id_1) id_2 <= id_2;
  assign id_1 = id_2;
  assign id_2 = id_2;
endmodule
