<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/cc26x0/include/cc26x0_aux.h Source File</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <!--BEGIN SEARCHENGINE hidden-sm hidden-xs"-->
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right"
                    onsubmit="try{
                        displaySR();
                    }finally{
                            return false;
                    }">
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event);
                              var r=document.getElementById('MSearchResultsWindow');
                              if(parseInt(r.style.left)<0)r.style.left=0;
                              var x=document.getElementById('MSearchResults');
                              if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                              var f=document.getElementById('riot-searchform');
                              if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('cc26x0__aux_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">cc26x0_aux.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cc26x0__aux_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2016 Leon George</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser General</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Public License v2.1. See the file LICENSE in the top level directory for more</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef CC26X0_AUX_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define CC26X0_AUX_H</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cc26xx__cc13xx_8h.html">cc26xx_cc13xx.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html">   31</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#ac4b35559042c9ecf9e2e5bdd5a5dc185">   32</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#ac4b35559042c9ecf9e2e5bdd5a5dc185">GPIODOUT</a>; </div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#ad393b1fa06b94f7c6953553948457b0a">   33</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#ad393b1fa06b94f7c6953553948457b0a">IOMODE</a>; </div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#ac89841a276b73cf06b649d1d089c5311">   34</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#ac89841a276b73cf06b649d1d089c5311">GPIODIN</a>; </div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#a06848916492981696975465c925184b7">   35</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#a06848916492981696975465c925184b7">GPIODOUTSET</a>; </div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#ad81b8d12b47d740b8e0859b316300d09">   36</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#ad81b8d12b47d740b8e0859b316300d09">GPIODOUTCLR</a>; </div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#a2b758e7fc747d31a36735a4eed8aa31f">   37</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#a2b758e7fc747d31a36735a4eed8aa31f">GPIODOUTTGL</a>; </div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structaux__aiodio__regs__t.html#a5e3ac97b9ca8be53faa2540b4bccde92">   38</a></span>&#160;    reg32_t <a class="code" href="structaux__aiodio__regs__t.html#a5e3ac97b9ca8be53faa2540b4bccde92">GPIODIE</a>; </div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;} <a class="code" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga86392979ac6bc1d962feb18872acae14">   44</a></span>&#160;<span class="preprocessor">#define AUX_AIODIO0_BASE      0x400C1000 </span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga0d28957ab36a904ab150d534ddd12c3e">   45</a></span>&#160;<span class="preprocessor">#define AUX_AIODIO1_BASE      0x400C2000 </span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="cc26x0__aux_8h.html#a4f5d48ac3e1d6f44c88c851e8bacb0a8">   48</a></span>&#160;<span class="preprocessor">#define AUX_AIODIO0          ((aux_aiodio_regs_t *) (AUX_AIODIO0_BASE)) </span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="cc26x0__aux_8h.html#a0e2584b2901d65eac7e1cdbe766125ce">   49</a></span>&#160;<span class="preprocessor">#define AUX_AIODIO1          ((aux_aiodio_regs_t *) (AUX_AIODIO1_BASE)) </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structaux__tdc__regs__t.html">   55</a></span>&#160;<span class="preprocessor">typedef struct {</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structaux__tdc__regs__t.html#a0e36f4acca309d17af91c30d595372bb">   56</a></span>&#160;    reg32_t <a class="code" href="structaux__tdc__regs__t.html#a0e36f4acca309d17af91c30d595372bb">CTL</a>; </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structaux__tdc__regs__t.html#a2780afa519e20aaba0bd39cf268b2b77">   57</a></span>&#160;    reg32_t <a class="code" href="structaux__tdc__regs__t.html#a2780afa519e20aaba0bd39cf268b2b77">STAT</a>; </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structaux__tdc__regs__t.html#adbf6dae8c379f7c51c14bd64b10e602c">   58</a></span>&#160;    reg32_t <a class="code" href="structaux__tdc__regs__t.html#adbf6dae8c379f7c51c14bd64b10e602c">RESULT</a>; </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structaux__tdc__regs__t.html#a6fde0a146b7da28e149e33f76b02d3ec">   59</a></span>&#160;    reg32_t <a class="code" href="structaux__tdc__regs__t.html#a6fde0a146b7da28e149e33f76b02d3ec">SATCFG</a>; </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structaux__tdc__regs__t.html#acde5010f7e4ef49e3c1724cdd3e5f764">   60</a></span>&#160;    reg32_t <a class="code" href="structaux__tdc__regs__t.html#acde5010f7e4ef49e3c1724cdd3e5f764">TRIGSRC</a>; </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structaux__tdc__regs__t.html#a53b4de45a04d109ce1df13e67069a49b">   61</a></span>&#160;    reg32_t <a class="code" href="structaux__tdc__regs__t.html#a53b4de45a04d109ce1df13e67069a49b">TRIGCNT</a>; </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structaux__tdc__regs__t.html#a26599111e84dc79ed2b2769fe7af3193">   62</a></span>&#160;    reg32_t <a class="code" href="structaux__tdc__regs__t.html#a26599111e84dc79ed2b2769fe7af3193">TRIGCNTLOAD</a>; </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structaux__tdc__regs__t.html#a1a46bc716f9ac0a783317341b54dbe25">   63</a></span>&#160;    reg32_t <a class="code" href="structaux__tdc__regs__t.html#a1a46bc716f9ac0a783317341b54dbe25">TRIGCNTCFG</a>; </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structaux__tdc__regs__t.html#a1fe8defdaf64ef84f52788b4311c84f7">   64</a></span>&#160;    reg32_t <a class="code" href="structaux__tdc__regs__t.html#a1fe8defdaf64ef84f52788b4311c84f7">PRECTL</a>; </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structaux__tdc__regs__t.html#a23ed37a4f23ccf777fa48c053ae66751">   65</a></span>&#160;    reg32_t <a class="code" href="structaux__tdc__regs__t.html#a23ed37a4f23ccf777fa48c053ae66751">PRECNT</a>; </div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;} <a class="code" href="structaux__tdc__regs__t.html">aux_tdc_regs_t</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga8dc76e17830030a637a8f7b11f5aac85">   71</a></span>&#160;<span class="preprocessor">#define AUX_TDC_BASE      0x400C4000 </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="cc26x0__aux_8h.html#adef70433101b7398fae594437035b522">   74</a></span>&#160;<span class="preprocessor">#define AUX_TDC           ((aux_tdc_regs_t *) (AUX_TDC_BASE)) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html">   80</a></span>&#160;<span class="preprocessor">typedef struct {</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html#a222c5be3230503b08252d3c0cb7209e4">   81</a></span>&#160;    reg32_t <a class="code" href="structaux__evtcl__regs__t.html#a222c5be3230503b08252d3c0cb7209e4">VECCFG0</a>; </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html#a2857b33bd7473aead3bd13e002bfcb75">   82</a></span>&#160;    reg32_t <a class="code" href="structaux__evtcl__regs__t.html#a2857b33bd7473aead3bd13e002bfcb75">VECCFG1</a>; </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html#a32a8fd4e9d6ff06a3d85f671c3b0e273">   83</a></span>&#160;    reg32_t <a class="code" href="structaux__evtcl__regs__t.html#a32a8fd4e9d6ff06a3d85f671c3b0e273">SCEWEVSEL</a>; </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html#aee38a5ca3ec1c6e99733a6beb8eae696">   84</a></span>&#160;    reg32_t <a class="code" href="structaux__evtcl__regs__t.html#aee38a5ca3ec1c6e99733a6beb8eae696">EVTOAONFLAGS</a>; </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html#aca83e6149786814f41329f08279f85eb">   85</a></span>&#160;    reg32_t <a class="code" href="structaux__evtcl__regs__t.html#aca83e6149786814f41329f08279f85eb">EVTOAONPOL</a>; </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html#a98ba12e0cacd289f7373bb2614407665">   86</a></span>&#160;    reg32_t <a class="code" href="structaux__evtcl__regs__t.html#a98ba12e0cacd289f7373bb2614407665">DMACTL</a>; </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html#a8a5f107f2965032fa1e6f51cac67fcf0">   87</a></span>&#160;    reg32_t <a class="code" href="structaux__evtcl__regs__t.html#a8a5f107f2965032fa1e6f51cac67fcf0">SWEVSET</a>; </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html#afc538c6e5f716bfda319dde23fc51d1a">   88</a></span>&#160;    reg32_t <a class="code" href="structaux__evtcl__regs__t.html#afc538c6e5f716bfda319dde23fc51d1a">EVSTAT0</a>; </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html#a8f87e54f0afb30a1fb285ffae169ca8e">   89</a></span>&#160;    reg32_t <a class="code" href="structaux__evtcl__regs__t.html#a8f87e54f0afb30a1fb285ffae169ca8e">EVSTAT1</a>; </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html#ac08db57e5989fc967e5ae6be18e145f0">   90</a></span>&#160;    reg32_t <a class="code" href="structaux__evtcl__regs__t.html#ac08db57e5989fc967e5ae6be18e145f0">EVTOMCUPOL</a>; </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html#a02259a0c82f789b1a28d0391a0ad31d6">   91</a></span>&#160;    reg32_t <a class="code" href="structaux__evtcl__regs__t.html#a02259a0c82f789b1a28d0391a0ad31d6">EVTOMCUFLAGS</a>; </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html#aa5462e864fee6f2d148156449492d6af">   92</a></span>&#160;    reg32_t <a class="code" href="structaux__evtcl__regs__t.html#aa5462e864fee6f2d148156449492d6af">COMBEVTOMCUMASK</a>; </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html#ad918f38ac1ae0ddcd4ff30685f4d35f4">   93</a></span>&#160;    reg32_t <a class="code" href="structaux__evtcl__regs__t.html#ad918f38ac1ae0ddcd4ff30685f4d35f4">__reserved</a>; </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html#ad5486c847a5bb42b015bf1285e4a97e3">   94</a></span>&#160;    reg32_t <a class="code" href="structaux__evtcl__regs__t.html#ad5486c847a5bb42b015bf1285e4a97e3">VECFLAGS</a>; </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html#ab85ab62589dbebc23b8b4963887099e1">   95</a></span>&#160;    reg32_t <a class="code" href="structaux__evtcl__regs__t.html#ab85ab62589dbebc23b8b4963887099e1">EVTOMCUFLAGSCLR</a>; </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html#a57e144fce14e7d0567f8163288579d18">   96</a></span>&#160;    reg32_t <a class="code" href="structaux__evtcl__regs__t.html#a57e144fce14e7d0567f8163288579d18">EVTOAONFLAGSCLR</a>; </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structaux__evtcl__regs__t.html#a6626e04658299d5c44b56cd3c7af96ef">   97</a></span>&#160;    reg32_t <a class="code" href="structaux__evtcl__regs__t.html#a6626e04658299d5c44b56cd3c7af96ef">VECFLAGSCLR</a>; </div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;} <a class="code" href="structaux__evtcl__regs__t.html">aux_evtcl_regs_t</a>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">  103</a></span>&#160;<span class="preprocessor">#define AUX_EVCTL_BASE      0x400C5000 </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="cc26x0__aux_8h.html#a73ebf0fe31ebfcca037758b16e59fd8b">  106</a></span>&#160;<span class="preprocessor">#define AUX_EVCTL           ((aux_evctl_regs_t *) (AUX_EVCTL_BASE)) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html">  112</a></span>&#160;<span class="preprocessor">typedef struct {</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#ace7a5892285bfe61008aca81bade5828">  113</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#ace7a5892285bfe61008aca81bade5828">MODCLKEN0</a>; </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#ae44866889f15be93d7bb6b76d06f5b2f">  114</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#ae44866889f15be93d7bb6b76d06f5b2f">PWROFFREQ</a>; </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#a8f1279d44fc2b8fa4babe22d93f7192c">  115</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#a8f1279d44fc2b8fa4babe22d93f7192c">PWRDWNREQ</a>; </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#ad65ffe13efd629ab3db6966b6f12ce5e">  116</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#ad65ffe13efd629ab3db6966b6f12ce5e">PWRDWNACK</a>; </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#a0024bb7d5ec2e617c2f49a8194503ee6">  117</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#a0024bb7d5ec2e617c2f49a8194503ee6">CLKLFREQ</a>; </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#a84dc77b66fe469ec56872e5187a2c61f">  118</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#a84dc77b66fe469ec56872e5187a2c61f">CLKLFACK</a>; </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#af2c0536e04926739cc1e591084001fff">  119</a></span>&#160;    reg32_t __reserved1[4]; </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#a9916e6ace4a012dacfc94d779e5adad4">  120</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#a9916e6ace4a012dacfc94d779e5adad4">WUEVFLAGS</a>; </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#a83fd1a87ec96d73722f870d59e4556a9">  121</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#a83fd1a87ec96d73722f870d59e4556a9">WUEVCLR</a>; </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#a1742ded0bc146865c55eb44cbf29ae6c">  122</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#a1742ded0bc146865c55eb44cbf29ae6c">ADCCLKCTL</a>; </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#a36288156b28c0a01500ee8dd5312663f">  123</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#a36288156b28c0a01500ee8dd5312663f">TDCCLKCTL</a>; </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#a706616741bffad20229356890f27ede8">  124</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#a706616741bffad20229356890f27ede8">REFCLKCTL</a>; </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#a92c837533ec3395fee16b93d52ba4daa">  125</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#a92c837533ec3395fee16b93d52ba4daa">RTCSUBSECINC0</a>; </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#a4342804d4c57434a9fd96e677cbc057f">  126</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#a4342804d4c57434a9fd96e677cbc057f">RTCSUBSECINC1</a>; </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#a4ab6c23ff4fd63a1e732420e28ea9be3">  127</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#a4ab6c23ff4fd63a1e732420e28ea9be3">RTCSUBSECINCCTL</a>; </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#a5c5a0be0811cacbd1dcad2bf93408b20">  128</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#a5c5a0be0811cacbd1dcad2bf93408b20">MCUBUSCTL</a>; </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#a849df303466458dd8e4d2879bb17ebc7">  129</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#a849df303466458dd8e4d2879bb17ebc7">MCUBUSSTAT</a>; </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#ae66251f3ef6a0edfcf900e3815b125f2">  130</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#ae66251f3ef6a0edfcf900e3815b125f2">AONCTLSTAT</a>; </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#a3a66624dfd9adb3cdcab9a93369c80f8">  131</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#a3a66624dfd9adb3cdcab9a93369c80f8">AUXIOLATCH</a>; </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structaux__wuc__regs__t.html#a32a02517859d2f4f310d3c692f2f175d">  132</a></span>&#160;    reg32_t <a class="code" href="structaux__wuc__regs__t.html#a32a02517859d2f4f310d3c692f2f175d">MODCLKEN1</a>; </div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;} <a class="code" href="structaux__wuc__regs__t.html">aux_wuc_regs_t</a>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="cc26x0__aux_8h.html#af30be2f488a858b1aa50870584ed393e">  139</a></span>&#160;<span class="preprocessor">#define MODCLKEN0_SMPH_EN           0x00000001  </span><span class="comment">/* enable clock for AUX_SMPH */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define MODCLKEN0_AIODIO0_EN        0x00000002  </span><span class="comment">/* enable clock for AUX_AIODIO0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define MODCLKEN0_AIODIO1_EN        0x00000004  </span><span class="comment">/* enable clock for AUX_AIODIO1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define MODCLKEN0_TIMER_EN          0x00000008  </span><span class="comment">/* enable clock for AUX_TIMER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define MODCLKEN0_ANAIF_EN          0x00000010  </span><span class="comment">/* enable clock for AUX_ANAIF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define MODCLKEN0_TDC_EN            0x00000020  </span><span class="comment">/* enable clock for AUX_TDC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define MODCLKEN0_AUX_DDI0_OSC_EN   0x00000040  </span><span class="comment">/* enable clock for AUX_DDI0_OSC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define MODCLKEN0_AUX_ADI4_EN       0x00000080  </span><span class="comment">/* enable clock for AUX_ADI4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#gab9cb87f4355a0dad0f9e395c86c8abfa">  152</a></span>&#160;<span class="preprocessor">#define AUX_WUC_BASE      0x400C6000 </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="cc26x0__aux_8h.html#adb67a68e03db0c34279e50da9c81f42b">  155</a></span>&#160;<span class="preprocessor">#define AUX_WUC           ((aux_wuc_regs_t *) (AUX_WUC_BASE)) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structaux__timer__regs__t.html">  161</a></span>&#160;<span class="preprocessor">typedef struct {</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="structaux__timer__regs__t.html#a68a3538355cff532d3979aff0a3eeebc">  162</a></span>&#160;    reg32_t <a class="code" href="structaux__timer__regs__t.html#a68a3538355cff532d3979aff0a3eeebc">T0CFG</a>; </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="structaux__timer__regs__t.html#a38102b8e1bdb0caeb535cbd07ea9c619">  163</a></span>&#160;    reg32_t <a class="code" href="structaux__timer__regs__t.html#a38102b8e1bdb0caeb535cbd07ea9c619">T1CFG</a>; </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="structaux__timer__regs__t.html#acbb20b914a2fc36d920ac1170972cc09">  164</a></span>&#160;    reg32_t <a class="code" href="structaux__timer__regs__t.html#acbb20b914a2fc36d920ac1170972cc09">T0CTL</a>; </div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="structaux__timer__regs__t.html#af68f9626707c0538d0d25dbf21527dea">  165</a></span>&#160;    reg32_t <a class="code" href="structaux__timer__regs__t.html#af68f9626707c0538d0d25dbf21527dea">T0TARGET</a>; </div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="structaux__timer__regs__t.html#af56387b564d2887f191d4fcf58f36060">  166</a></span>&#160;    reg32_t <a class="code" href="structaux__timer__regs__t.html#af56387b564d2887f191d4fcf58f36060">T1TARGET</a>; </div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="structaux__timer__regs__t.html#a5a93afc9186812ffad6cb8ed9749c813">  167</a></span>&#160;    reg32_t <a class="code" href="structaux__timer__regs__t.html#a5a93afc9186812ffad6cb8ed9749c813">T1CTL</a>; </div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;} <a class="code" href="structaux__timer__regs__t.html">aux_timer_regs_t</a>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga26ab5d0cbc8c55ad5e5063dd5e2c86cc">  173</a></span>&#160;<span class="preprocessor">#define AUX_TIMER_BASE      0x400C7000 </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="cc26x0__aux_8h.html#a130c8bb6e6d4c1ca5f1d32a3473322c7">  176</a></span>&#160;<span class="preprocessor">#define AUX_TIMER           ((aux_timer_regs_t *) (AUX_TIMER_BASE)) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="structaux__smph__regs__t.html">  182</a></span>&#160;<span class="preprocessor">typedef struct {</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="structaux__smph__regs__t.html#a7528cf2e79364600b88c5fb6e96fd94d">  183</a></span>&#160;    reg32_t <a class="code" href="structaux__smph__regs__t.html#a7528cf2e79364600b88c5fb6e96fd94d">SMPH0</a>; </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="structaux__smph__regs__t.html#ab4b50d512c1061b6baa44982372b2dd0">  184</a></span>&#160;    reg32_t <a class="code" href="structaux__smph__regs__t.html#ab4b50d512c1061b6baa44982372b2dd0">SMPH1</a>; </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="structaux__smph__regs__t.html#af0fafde3a23c802dcd76621390428294">  185</a></span>&#160;    reg32_t <a class="code" href="structaux__smph__regs__t.html#af0fafde3a23c802dcd76621390428294">SMPH2</a>; </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="structaux__smph__regs__t.html#ac8ecd43e5aec63c5ab389dc02a236f5c">  186</a></span>&#160;    reg32_t <a class="code" href="structaux__smph__regs__t.html#ac8ecd43e5aec63c5ab389dc02a236f5c">SMPH3</a>; </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="structaux__smph__regs__t.html#a0f168d66c7cafd88bb499293d57b6e4b">  187</a></span>&#160;    reg32_t <a class="code" href="structaux__smph__regs__t.html#a0f168d66c7cafd88bb499293d57b6e4b">SMPH4</a>; </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="structaux__smph__regs__t.html#a54bbf927d9487159f0971b7df94e2cf4">  188</a></span>&#160;    reg32_t <a class="code" href="structaux__smph__regs__t.html#a54bbf927d9487159f0971b7df94e2cf4">SMPH5</a>; </div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="structaux__smph__regs__t.html#a8fa7d83267a0197c58bb635e28067f11">  189</a></span>&#160;    reg32_t <a class="code" href="structaux__smph__regs__t.html#a8fa7d83267a0197c58bb635e28067f11">SMPH6</a>; </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="structaux__smph__regs__t.html#aa8fb1247aac77706f4509fc6b13e4270">  190</a></span>&#160;    reg32_t <a class="code" href="structaux__smph__regs__t.html#aa8fb1247aac77706f4509fc6b13e4270">SMPH7</a>; </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="structaux__smph__regs__t.html#ad0b4abc0d39de2350fe795c1ae61196e">  191</a></span>&#160;    reg32_t <a class="code" href="structaux__smph__regs__t.html#ad0b4abc0d39de2350fe795c1ae61196e">AUTOTAKE</a>; </div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;} <a class="code" href="structaux__smph__regs__t.html">aux_smph_regs_t</a>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga4b59352af6b92cc2deb2b432939f8e68">  197</a></span>&#160;<span class="preprocessor">#define AUX_SMPH_BASE               0x400C8000 </span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="comment">/* @} */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="cc26x0__aux_8h.html#aa3fe80dd9d6246362d13145a86fc8f40">  200</a></span>&#160;<span class="preprocessor">#define AUX_SMPH ((aux_smph_regs_t *) (AUX_SMPH_BASE)) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="structaux__anaif__regs__t.html">  206</a></span>&#160;<span class="preprocessor">typedef struct {</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="structaux__anaif__regs__t.html#a2d855559d66236999b2ef3582cfa8775">  207</a></span>&#160;    reg32_t __reserved[4]; </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="structaux__anaif__regs__t.html#ab92b64d9134c3ac4376de3524eb41250">  208</a></span>&#160;    reg32_t <a class="code" href="structaux__anaif__regs__t.html#ab92b64d9134c3ac4376de3524eb41250">ADCCTL</a>; </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="structaux__anaif__regs__t.html#ada8ee548b389742a9ffd3d9d74e247ad">  209</a></span>&#160;    reg32_t <a class="code" href="structaux__anaif__regs__t.html#ada8ee548b389742a9ffd3d9d74e247ad">ADCFIFOSTAT</a>; </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structaux__anaif__regs__t.html#af3ff051570586418fa7fc9cf69fd77b2">  210</a></span>&#160;    reg32_t <a class="code" href="structaux__anaif__regs__t.html#af3ff051570586418fa7fc9cf69fd77b2">ADCFIFO</a>; </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="structaux__anaif__regs__t.html#a208f78aec3ae99fb12dc0f2b01477fff">  211</a></span>&#160;    reg32_t <a class="code" href="structaux__anaif__regs__t.html#a208f78aec3ae99fb12dc0f2b01477fff">ADCTRIG</a>; </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="structaux__anaif__regs__t.html#af9eb0b0bc2c6687609666f8d6f5cbc41">  212</a></span>&#160;    reg32_t <a class="code" href="structaux__anaif__regs__t.html#af9eb0b0bc2c6687609666f8d6f5cbc41">ISRCCTL</a>; </div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;} <a class="code" href="structaux__anaif__regs__t.html">aux_anaif_regs_t</a>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga7a251bfa5bcb41eb55d31b223ea67645">  218</a></span>&#160;<span class="preprocessor">#define AUX_ANAIF_BASE      0x400C9000 </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="cc26x0__aux_8h.html#a00f8aff5e945e9f58a0a04b55dffe95f">  221</a></span>&#160;<span class="preprocessor">#define AUX_ANAIF           ((aux_anaif_regs_t *) (AUX_ANAIF_BASE)) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__t.html">  227</a></span>&#160;<span class="preprocessor">typedef struct {</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__t.html#a50621d8685e09c8afa211040373277d6">  228</a></span>&#160;    reg8_t <a class="code" href="structadi__4__aux__regs__t.html#a50621d8685e09c8afa211040373277d6">MUX0</a>; </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__t.html#a4060ee33de6a8c586fbb203d06b55636">  229</a></span>&#160;    reg8_t <a class="code" href="structadi__4__aux__regs__t.html#a4060ee33de6a8c586fbb203d06b55636">MUX1</a>; </div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__t.html#a5789c7a70f6934d71c47cede79408f63">  230</a></span>&#160;    reg8_t <a class="code" href="structadi__4__aux__regs__t.html#a5789c7a70f6934d71c47cede79408f63">MUX2</a>; </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__t.html#a50fa34602d9f947e366b464536fe471f">  231</a></span>&#160;    reg8_t <a class="code" href="structadi__4__aux__regs__t.html#a50fa34602d9f947e366b464536fe471f">MUX3</a>; </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__t.html#acd9e1e3c83fabcbe31da7140759545bc">  232</a></span>&#160;    reg8_t <a class="code" href="structadi__4__aux__regs__t.html#acd9e1e3c83fabcbe31da7140759545bc">ISRC</a>; </div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__t.html#a871625e52ff104f545675bffb375f975">  233</a></span>&#160;    reg8_t <a class="code" href="structadi__4__aux__regs__t.html#a871625e52ff104f545675bffb375f975">COMP</a>; </div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__t.html#a4a466a90b58eea17454af9ca5a9a92b8">  234</a></span>&#160;    reg8_t <a class="code" href="structadi__4__aux__regs__t.html#a4a466a90b58eea17454af9ca5a9a92b8">MUX4</a>; </div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__t.html#a830f238f38c21468e0f65ed862a9dd0a">  235</a></span>&#160;    reg8_t <a class="code" href="structadi__4__aux__regs__t.html#a830f238f38c21468e0f65ed862a9dd0a">ADC0</a>; </div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__t.html#af231b03a02bb29a240b41d5256110b4c">  236</a></span>&#160;    reg8_t <a class="code" href="structadi__4__aux__regs__t.html#af231b03a02bb29a240b41d5256110b4c">ADC1</a>; </div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__t.html#add3189c9476fe17e7f9901db6d44bbee">  237</a></span>&#160;    reg8_t <a class="code" href="structadi__4__aux__regs__t.html#add3189c9476fe17e7f9901db6d44bbee">ADCREF0</a>; </div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="structadi__4__aux__regs__t.html#ac041b2c1a9f6dd21ec6c42e115c6f6e3">  238</a></span>&#160;    reg8_t <a class="code" href="structadi__4__aux__regs__t.html#ac041b2c1a9f6dd21ec6c42e115c6f6e3">ADCREF1</a>; </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;} <a class="code" href="structadi__4__aux__regs__t.html">adi_4_aux_regs_t</a>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">  244</a></span>&#160;<span class="preprocessor">#define ADI_4_AUX_BASE      0x400CB000 </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="cc26x0__aux_8h.html#aecefe8194fa7efaede622296eda72136">  247</a></span>&#160;<span class="preprocessor">#define ADI_4_AUX           ((adi_4_aux_regs_t *) (ADI_4_AUX_BASE)) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="cc26x0__aux_8h.html#a407cc60ff8974052fc468f571de79d30">  250</a></span>&#160;<span class="preprocessor">#define ADDI_SEM AUX_SMPH-&gt;SMPH0 </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;} <span class="comment">/* end extern &quot;C&quot; */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CC26X0_AUX_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="ttc" id="structadi__4__aux__regs__t_html_add3189c9476fe17e7f9901db6d44bbee"><div class="ttname"><a href="structadi__4__aux__regs__t.html#add3189c9476fe17e7f9901db6d44bbee">adi_4_aux_regs_t::ADCREF0</a></div><div class="ttdeci">reg8_t ADCREF0</div><div class="ttdoc">ADC reference 0. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00237">cc26x0_aux.h:237</a></div></div>
<div class="ttc" id="structaux__tdc__regs__t_html_a0e36f4acca309d17af91c30d595372bb"><div class="ttname"><a href="structaux__tdc__regs__t.html#a0e36f4acca309d17af91c30d595372bb">aux_tdc_regs_t::CTL</a></div><div class="ttdeci">reg32_t CTL</div><div class="ttdoc">control </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00056">cc26x0_aux.h:56</a></div></div>
<div class="ttc" id="structaux__anaif__regs__t_html_ada8ee548b389742a9ffd3d9d74e247ad"><div class="ttname"><a href="structaux__anaif__regs__t.html#ada8ee548b389742a9ffd3d9d74e247ad">aux_anaif_regs_t::ADCFIFOSTAT</a></div><div class="ttdeci">reg32_t ADCFIFOSTAT</div><div class="ttdoc">ADC fifo status. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00209">cc26x0_aux.h:209</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_ae66251f3ef6a0edfcf900e3815b125f2"><div class="ttname"><a href="structaux__wuc__regs__t.html#ae66251f3ef6a0edfcf900e3815b125f2">aux_wuc_regs_t::AONCTLSTAT</a></div><div class="ttdeci">reg32_t AONCTLSTAT</div><div class="ttdoc">AON domain control status. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00130">cc26x0_aux.h:130</a></div></div>
<div class="ttc" id="structaux__tdc__regs__t_html_a1fe8defdaf64ef84f52788b4311c84f7"><div class="ttname"><a href="structaux__tdc__regs__t.html#a1fe8defdaf64ef84f52788b4311c84f7">aux_tdc_regs_t::PRECTL</a></div><div class="ttdeci">reg32_t PRECTL</div><div class="ttdoc">prescaler control </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00064">cc26x0_aux.h:64</a></div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html_ac08db57e5989fc967e5ae6be18e145f0"><div class="ttname"><a href="structaux__evtcl__regs__t.html#ac08db57e5989fc967e5ae6be18e145f0">aux_evtcl_regs_t::EVTOMCUPOL</a></div><div class="ttdeci">reg32_t EVTOMCUPOL</div><div class="ttdoc">event to MCU domain polarity </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00090">cc26x0_aux.h:90</a></div></div>
<div class="ttc" id="structaux__smph__regs__t_html_ad0b4abc0d39de2350fe795c1ae61196e"><div class="ttname"><a href="structaux__smph__regs__t.html#ad0b4abc0d39de2350fe795c1ae61196e">aux_smph_regs_t::AUTOTAKE</a></div><div class="ttdeci">reg32_t AUTOTAKE</div><div class="ttdoc">sticky request for single semaphore </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00191">cc26x0_aux.h:191</a></div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html_ad918f38ac1ae0ddcd4ff30685f4d35f4"><div class="ttname"><a href="structaux__evtcl__regs__t.html#ad918f38ac1ae0ddcd4ff30685f4d35f4">aux_evtcl_regs_t::__reserved</a></div><div class="ttdeci">reg32_t __reserved</div><div class="ttdoc">meh </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00093">cc26x0_aux.h:93</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_a0024bb7d5ec2e617c2f49a8194503ee6"><div class="ttname"><a href="structaux__wuc__regs__t.html#a0024bb7d5ec2e617c2f49a8194503ee6">aux_wuc_regs_t::CLKLFREQ</a></div><div class="ttdeci">reg32_t CLKLFREQ</div><div class="ttdoc">low frequency clock request </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00117">cc26x0_aux.h:117</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_a06848916492981696975465c925184b7"><div class="ttname"><a href="structaux__aiodio__regs__t.html#a06848916492981696975465c925184b7">aux_aiodio_regs_t::GPIODOUTSET</a></div><div class="ttdeci">reg32_t GPIODOUTSET</div><div class="ttdoc">gpio data out set </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00035">cc26x0_aux.h:35</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__t_html_a50fa34602d9f947e366b464536fe471f"><div class="ttname"><a href="structadi__4__aux__regs__t.html#a50fa34602d9f947e366b464536fe471f">adi_4_aux_regs_t::MUX3</a></div><div class="ttdeci">reg8_t MUX3</div><div class="ttdoc">multiplexer 3 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00231">cc26x0_aux.h:231</a></div></div>
<div class="ttc" id="structaux__tdc__regs__t_html_a6fde0a146b7da28e149e33f76b02d3ec"><div class="ttname"><a href="structaux__tdc__regs__t.html#a6fde0a146b7da28e149e33f76b02d3ec">aux_tdc_regs_t::SATCFG</a></div><div class="ttdeci">reg32_t SATCFG</div><div class="ttdoc">saturaion configuration </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00059">cc26x0_aux.h:59</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_a83fd1a87ec96d73722f870d59e4556a9"><div class="ttname"><a href="structaux__wuc__regs__t.html#a83fd1a87ec96d73722f870d59e4556a9">aux_wuc_regs_t::WUEVCLR</a></div><div class="ttdeci">reg32_t WUEVCLR</div><div class="ttdoc">wake-up event clear </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00121">cc26x0_aux.h:121</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__t_html_a830f238f38c21468e0f65ed862a9dd0a"><div class="ttname"><a href="structadi__4__aux__regs__t.html#a830f238f38c21468e0f65ed862a9dd0a">adi_4_aux_regs_t::ADC0</a></div><div class="ttdeci">reg8_t ADC0</div><div class="ttdoc">ADC control 0. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00235">cc26x0_aux.h:235</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_a8f1279d44fc2b8fa4babe22d93f7192c"><div class="ttname"><a href="structaux__wuc__regs__t.html#a8f1279d44fc2b8fa4babe22d93f7192c">aux_wuc_regs_t::PWRDWNREQ</a></div><div class="ttdeci">reg32_t PWRDWNREQ</div><div class="ttdoc">power down request </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00115">cc26x0_aux.h:115</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_a32a02517859d2f4f310d3c692f2f175d"><div class="ttname"><a href="structaux__wuc__regs__t.html#a32a02517859d2f4f310d3c692f2f175d">aux_wuc_regs_t::MODCLKEN1</a></div><div class="ttdeci">reg32_t MODCLKEN1</div><div class="ttdoc">module clock enable 1 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00132">cc26x0_aux.h:132</a></div></div>
<div class="ttc" id="structaux__smph__regs__t_html_ac8ecd43e5aec63c5ab389dc02a236f5c"><div class="ttname"><a href="structaux__smph__regs__t.html#ac8ecd43e5aec63c5ab389dc02a236f5c">aux_smph_regs_t::SMPH3</a></div><div class="ttdeci">reg32_t SMPH3</div><div class="ttdoc">semaphore 3 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00186">cc26x0_aux.h:186</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_a706616741bffad20229356890f27ede8"><div class="ttname"><a href="structaux__wuc__regs__t.html#a706616741bffad20229356890f27ede8">aux_wuc_regs_t::REFCLKCTL</a></div><div class="ttdeci">reg32_t REFCLKCTL</div><div class="ttdoc">reference clock control </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00124">cc26x0_aux.h:124</a></div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html_a57e144fce14e7d0567f8163288579d18"><div class="ttname"><a href="structaux__evtcl__regs__t.html#a57e144fce14e7d0567f8163288579d18">aux_evtcl_regs_t::EVTOAONFLAGSCLR</a></div><div class="ttdeci">reg32_t EVTOAONFLAGSCLR</div><div class="ttdoc">events to AON domain clear </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00096">cc26x0_aux.h:96</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html"><div class="ttname"><a href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a></div><div class="ttdoc">AUX_AIODIO registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00031">cc26x0_aux.h:31</a></div></div>
<div class="ttc" id="structaux__smph__regs__t_html"><div class="ttname"><a href="structaux__smph__regs__t.html">aux_smph_regs_t</a></div><div class="ttdoc">AUX_SMPH registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00182">cc26x0_aux.h:182</a></div></div>
<div class="ttc" id="structaux__tdc__regs__t_html"><div class="ttname"><a href="structaux__tdc__regs__t.html">aux_tdc_regs_t</a></div><div class="ttdoc">AUX_TDC registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00055">cc26x0_aux.h:55</a></div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html_a6626e04658299d5c44b56cd3c7af96ef"><div class="ttname"><a href="structaux__evtcl__regs__t.html#a6626e04658299d5c44b56cd3c7af96ef">aux_evtcl_regs_t::VECFLAGSCLR</a></div><div class="ttdeci">reg32_t VECFLAGSCLR</div><div class="ttdoc">vector flags clear </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00097">cc26x0_aux.h:97</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_a9916e6ace4a012dacfc94d779e5adad4"><div class="ttname"><a href="structaux__wuc__regs__t.html#a9916e6ace4a012dacfc94d779e5adad4">aux_wuc_regs_t::WUEVFLAGS</a></div><div class="ttdeci">reg32_t WUEVFLAGS</div><div class="ttdoc">wake-up event flags </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00120">cc26x0_aux.h:120</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_ac4b35559042c9ecf9e2e5bdd5a5dc185"><div class="ttname"><a href="structaux__aiodio__regs__t.html#ac4b35559042c9ecf9e2e5bdd5a5dc185">aux_aiodio_regs_t::GPIODOUT</a></div><div class="ttdeci">reg32_t GPIODOUT</div><div class="ttdoc">gpio data out </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00032">cc26x0_aux.h:32</a></div></div>
<div class="ttc" id="structaux__tdc__regs__t_html_a2780afa519e20aaba0bd39cf268b2b77"><div class="ttname"><a href="structaux__tdc__regs__t.html#a2780afa519e20aaba0bd39cf268b2b77">aux_tdc_regs_t::STAT</a></div><div class="ttdeci">reg32_t STAT</div><div class="ttdoc">status </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00057">cc26x0_aux.h:57</a></div></div>
<div class="ttc" id="structaux__timer__regs__t_html_acbb20b914a2fc36d920ac1170972cc09"><div class="ttname"><a href="structaux__timer__regs__t.html#acbb20b914a2fc36d920ac1170972cc09">aux_timer_regs_t::T0CTL</a></div><div class="ttdeci">reg32_t T0CTL</div><div class="ttdoc">timer 0 control </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00164">cc26x0_aux.h:164</a></div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html_a98ba12e0cacd289f7373bb2614407665"><div class="ttname"><a href="structaux__evtcl__regs__t.html#a98ba12e0cacd289f7373bb2614407665">aux_evtcl_regs_t::DMACTL</a></div><div class="ttdeci">reg32_t DMACTL</div><div class="ttdoc">direct memoty access control </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00086">cc26x0_aux.h:86</a></div></div>
<div class="ttc" id="structaux__tdc__regs__t_html_a26599111e84dc79ed2b2769fe7af3193"><div class="ttname"><a href="structaux__tdc__regs__t.html#a26599111e84dc79ed2b2769fe7af3193">aux_tdc_regs_t::TRIGCNTLOAD</a></div><div class="ttdeci">reg32_t TRIGCNTLOAD</div><div class="ttdoc">trigger counter load </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00062">cc26x0_aux.h:62</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__t_html_a4a466a90b58eea17454af9ca5a9a92b8"><div class="ttname"><a href="structadi__4__aux__regs__t.html#a4a466a90b58eea17454af9ca5a9a92b8">adi_4_aux_regs_t::MUX4</a></div><div class="ttdeci">reg8_t MUX4</div><div class="ttdoc">multiplexer 4 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00234">cc26x0_aux.h:234</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_ad393b1fa06b94f7c6953553948457b0a"><div class="ttname"><a href="structaux__aiodio__regs__t.html#ad393b1fa06b94f7c6953553948457b0a">aux_aiodio_regs_t::IOMODE</a></div><div class="ttdeci">reg32_t IOMODE</div><div class="ttdoc">input output mode </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00033">cc26x0_aux.h:33</a></div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html_a2857b33bd7473aead3bd13e002bfcb75"><div class="ttname"><a href="structaux__evtcl__regs__t.html#a2857b33bd7473aead3bd13e002bfcb75">aux_evtcl_regs_t::VECCFG1</a></div><div class="ttdeci">reg32_t VECCFG1</div><div class="ttdoc">vector config 1 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00082">cc26x0_aux.h:82</a></div></div>
<div class="ttc" id="structaux__tdc__regs__t_html_a23ed37a4f23ccf777fa48c053ae66751"><div class="ttname"><a href="structaux__tdc__regs__t.html#a23ed37a4f23ccf777fa48c053ae66751">aux_tdc_regs_t::PRECNT</a></div><div class="ttdeci">reg32_t PRECNT</div><div class="ttdoc">prescaler counter </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00065">cc26x0_aux.h:65</a></div></div>
<div class="ttc" id="structaux__smph__regs__t_html_af0fafde3a23c802dcd76621390428294"><div class="ttname"><a href="structaux__smph__regs__t.html#af0fafde3a23c802dcd76621390428294">aux_smph_regs_t::SMPH2</a></div><div class="ttdeci">reg32_t SMPH2</div><div class="ttdoc">semaphore 2 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00185">cc26x0_aux.h:185</a></div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html_a02259a0c82f789b1a28d0391a0ad31d6"><div class="ttname"><a href="structaux__evtcl__regs__t.html#a02259a0c82f789b1a28d0391a0ad31d6">aux_evtcl_regs_t::EVTOMCUFLAGS</a></div><div class="ttdeci">reg32_t EVTOMCUFLAGS</div><div class="ttdoc">event to MCU domain flags </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00091">cc26x0_aux.h:91</a></div></div>
<div class="ttc" id="structaux__anaif__regs__t_html_ab92b64d9134c3ac4376de3524eb41250"><div class="ttname"><a href="structaux__anaif__regs__t.html#ab92b64d9134c3ac4376de3524eb41250">aux_anaif_regs_t::ADCCTL</a></div><div class="ttdeci">reg32_t ADCCTL</div><div class="ttdoc">ADC control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00208">cc26x0_aux.h:208</a></div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html_ab85ab62589dbebc23b8b4963887099e1"><div class="ttname"><a href="structaux__evtcl__regs__t.html#ab85ab62589dbebc23b8b4963887099e1">aux_evtcl_regs_t::EVTOMCUFLAGSCLR</a></div><div class="ttdeci">reg32_t EVTOMCUFLAGSCLR</div><div class="ttdoc">events to MCU domain flags clear </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00095">cc26x0_aux.h:95</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_a84dc77b66fe469ec56872e5187a2c61f"><div class="ttname"><a href="structaux__wuc__regs__t.html#a84dc77b66fe469ec56872e5187a2c61f">aux_wuc_regs_t::CLKLFACK</a></div><div class="ttdeci">reg32_t CLKLFACK</div><div class="ttdoc">low frequency clock acknowledgement </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00118">cc26x0_aux.h:118</a></div></div>
<div class="ttc" id="structaux__timer__regs__t_html_a38102b8e1bdb0caeb535cbd07ea9c619"><div class="ttname"><a href="structaux__timer__regs__t.html#a38102b8e1bdb0caeb535cbd07ea9c619">aux_timer_regs_t::T1CFG</a></div><div class="ttdeci">reg32_t T1CFG</div><div class="ttdoc">timer 1 config </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00163">cc26x0_aux.h:163</a></div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html_a8a5f107f2965032fa1e6f51cac67fcf0"><div class="ttname"><a href="structaux__evtcl__regs__t.html#a8a5f107f2965032fa1e6f51cac67fcf0">aux_evtcl_regs_t::SWEVSET</a></div><div class="ttdeci">reg32_t SWEVSET</div><div class="ttdoc">software event set </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00087">cc26x0_aux.h:87</a></div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html_aee38a5ca3ec1c6e99733a6beb8eae696"><div class="ttname"><a href="structaux__evtcl__regs__t.html#aee38a5ca3ec1c6e99733a6beb8eae696">aux_evtcl_regs_t::EVTOAONFLAGS</a></div><div class="ttdeci">reg32_t EVTOAONFLAGS</div><div class="ttdoc">events to AON domain flags </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00084">cc26x0_aux.h:84</a></div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html_aa5462e864fee6f2d148156449492d6af"><div class="ttname"><a href="structaux__evtcl__regs__t.html#aa5462e864fee6f2d148156449492d6af">aux_evtcl_regs_t::COMBEVTOMCUMASK</a></div><div class="ttdeci">reg32_t COMBEVTOMCUMASK</div><div class="ttdoc">combined event to MCU domain mask </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00092">cc26x0_aux.h:92</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_a5e3ac97b9ca8be53faa2540b4bccde92"><div class="ttname"><a href="structaux__aiodio__regs__t.html#a5e3ac97b9ca8be53faa2540b4bccde92">aux_aiodio_regs_t::GPIODIE</a></div><div class="ttdeci">reg32_t GPIODIE</div><div class="ttdoc">gpio data input enable </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00038">cc26x0_aux.h:38</a></div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html_afc538c6e5f716bfda319dde23fc51d1a"><div class="ttname"><a href="structaux__evtcl__regs__t.html#afc538c6e5f716bfda319dde23fc51d1a">aux_evtcl_regs_t::EVSTAT0</a></div><div class="ttdeci">reg32_t EVSTAT0</div><div class="ttdoc">event status 0 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00088">cc26x0_aux.h:88</a></div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html_ad5486c847a5bb42b015bf1285e4a97e3"><div class="ttname"><a href="structaux__evtcl__regs__t.html#ad5486c847a5bb42b015bf1285e4a97e3">aux_evtcl_regs_t::VECFLAGS</a></div><div class="ttdeci">reg32_t VECFLAGS</div><div class="ttdoc">vector flags </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00094">cc26x0_aux.h:94</a></div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html_a8f87e54f0afb30a1fb285ffae169ca8e"><div class="ttname"><a href="structaux__evtcl__regs__t.html#a8f87e54f0afb30a1fb285ffae169ca8e">aux_evtcl_regs_t::EVSTAT1</a></div><div class="ttdeci">reg32_t EVSTAT1</div><div class="ttdoc">event status 1 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00089">cc26x0_aux.h:89</a></div></div>
<div class="ttc" id="structaux__smph__regs__t_html_a54bbf927d9487159f0971b7df94e2cf4"><div class="ttname"><a href="structaux__smph__regs__t.html#a54bbf927d9487159f0971b7df94e2cf4">aux_smph_regs_t::SMPH5</a></div><div class="ttdeci">reg32_t SMPH5</div><div class="ttdoc">semaphore 5 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00188">cc26x0_aux.h:188</a></div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html_a222c5be3230503b08252d3c0cb7209e4"><div class="ttname"><a href="structaux__evtcl__regs__t.html#a222c5be3230503b08252d3c0cb7209e4">aux_evtcl_regs_t::VECCFG0</a></div><div class="ttdeci">reg32_t VECCFG0</div><div class="ttdoc">vector config 0 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00081">cc26x0_aux.h:81</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_a849df303466458dd8e4d2879bb17ebc7"><div class="ttname"><a href="structaux__wuc__regs__t.html#a849df303466458dd8e4d2879bb17ebc7">aux_wuc_regs_t::MCUBUSSTAT</a></div><div class="ttdeci">reg32_t MCUBUSSTAT</div><div class="ttdoc">MCU bus status. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00129">cc26x0_aux.h:129</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_a4ab6c23ff4fd63a1e732420e28ea9be3"><div class="ttname"><a href="structaux__wuc__regs__t.html#a4ab6c23ff4fd63a1e732420e28ea9be3">aux_wuc_regs_t::RTCSUBSECINCCTL</a></div><div class="ttdeci">reg32_t RTCSUBSECINCCTL</div><div class="ttdoc">real time counter sub second increment control </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00127">cc26x0_aux.h:127</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_a92c837533ec3395fee16b93d52ba4daa"><div class="ttname"><a href="structaux__wuc__regs__t.html#a92c837533ec3395fee16b93d52ba4daa">aux_wuc_regs_t::RTCSUBSECINC0</a></div><div class="ttdeci">reg32_t RTCSUBSECINC0</div><div class="ttdoc">real time counter sub second increment 0 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00125">cc26x0_aux.h:125</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_ac89841a276b73cf06b649d1d089c5311"><div class="ttname"><a href="structaux__aiodio__regs__t.html#ac89841a276b73cf06b649d1d089c5311">aux_aiodio_regs_t::GPIODIN</a></div><div class="ttdeci">reg32_t GPIODIN</div><div class="ttdoc">gpio data in </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00034">cc26x0_aux.h:34</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_a3a66624dfd9adb3cdcab9a93369c80f8"><div class="ttname"><a href="structaux__wuc__regs__t.html#a3a66624dfd9adb3cdcab9a93369c80f8">aux_wuc_regs_t::AUXIOLATCH</a></div><div class="ttdeci">reg32_t AUXIOLATCH</div><div class="ttdoc">AUX input output latch. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00131">cc26x0_aux.h:131</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__t_html_a4060ee33de6a8c586fbb203d06b55636"><div class="ttname"><a href="structadi__4__aux__regs__t.html#a4060ee33de6a8c586fbb203d06b55636">adi_4_aux_regs_t::MUX1</a></div><div class="ttdeci">reg8_t MUX1</div><div class="ttdoc">multiplexer 1 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00229">cc26x0_aux.h:229</a></div></div>
<div class="ttc" id="structaux__tdc__regs__t_html_adbf6dae8c379f7c51c14bd64b10e602c"><div class="ttname"><a href="structaux__tdc__regs__t.html#adbf6dae8c379f7c51c14bd64b10e602c">aux_tdc_regs_t::RESULT</a></div><div class="ttdeci">reg32_t RESULT</div><div class="ttdoc">result </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00058">cc26x0_aux.h:58</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_a36288156b28c0a01500ee8dd5312663f"><div class="ttname"><a href="structaux__wuc__regs__t.html#a36288156b28c0a01500ee8dd5312663f">aux_wuc_regs_t::TDCCLKCTL</a></div><div class="ttdeci">reg32_t TDCCLKCTL</div><div class="ttdoc">TDC clock control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00123">cc26x0_aux.h:123</a></div></div>
<div class="ttc" id="structaux__anaif__regs__t_html_a208f78aec3ae99fb12dc0f2b01477fff"><div class="ttname"><a href="structaux__anaif__regs__t.html#a208f78aec3ae99fb12dc0f2b01477fff">aux_anaif_regs_t::ADCTRIG</a></div><div class="ttdeci">reg32_t ADCTRIG</div><div class="ttdoc">ADC trigger. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00211">cc26x0_aux.h:211</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__t_html_af231b03a02bb29a240b41d5256110b4c"><div class="ttname"><a href="structadi__4__aux__regs__t.html#af231b03a02bb29a240b41d5256110b4c">adi_4_aux_regs_t::ADC1</a></div><div class="ttdeci">reg8_t ADC1</div><div class="ttdoc">ADC control 1. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00236">cc26x0_aux.h:236</a></div></div>
<div class="ttc" id="structaux__smph__regs__t_html_ab4b50d512c1061b6baa44982372b2dd0"><div class="ttname"><a href="structaux__smph__regs__t.html#ab4b50d512c1061b6baa44982372b2dd0">aux_smph_regs_t::SMPH1</a></div><div class="ttdeci">reg32_t SMPH1</div><div class="ttdoc">semaphore 1 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00184">cc26x0_aux.h:184</a></div></div>
<div class="ttc" id="structaux__tdc__regs__t_html_a53b4de45a04d109ce1df13e67069a49b"><div class="ttname"><a href="structaux__tdc__regs__t.html#a53b4de45a04d109ce1df13e67069a49b">aux_tdc_regs_t::TRIGCNT</a></div><div class="ttdeci">reg32_t TRIGCNT</div><div class="ttdoc">trigger counter </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00061">cc26x0_aux.h:61</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__t_html_a871625e52ff104f545675bffb375f975"><div class="ttname"><a href="structadi__4__aux__regs__t.html#a871625e52ff104f545675bffb375f975">adi_4_aux_regs_t::COMP</a></div><div class="ttdeci">reg8_t COMP</div><div class="ttdoc">comparator </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00233">cc26x0_aux.h:233</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_ae44866889f15be93d7bb6b76d06f5b2f"><div class="ttname"><a href="structaux__wuc__regs__t.html#ae44866889f15be93d7bb6b76d06f5b2f">aux_wuc_regs_t::PWROFFREQ</a></div><div class="ttdeci">reg32_t PWROFFREQ</div><div class="ttdoc">power off request </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00114">cc26x0_aux.h:114</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_a5c5a0be0811cacbd1dcad2bf93408b20"><div class="ttname"><a href="structaux__wuc__regs__t.html#a5c5a0be0811cacbd1dcad2bf93408b20">aux_wuc_regs_t::MCUBUSCTL</a></div><div class="ttdeci">reg32_t MCUBUSCTL</div><div class="ttdoc">MCU bus control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00128">cc26x0_aux.h:128</a></div></div>
<div class="ttc" id="structaux__smph__regs__t_html_a7528cf2e79364600b88c5fb6e96fd94d"><div class="ttname"><a href="structaux__smph__regs__t.html#a7528cf2e79364600b88c5fb6e96fd94d">aux_smph_regs_t::SMPH0</a></div><div class="ttdeci">reg32_t SMPH0</div><div class="ttdoc">semaphore 0 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00183">cc26x0_aux.h:183</a></div></div>
<div class="ttc" id="structaux__smph__regs__t_html_a0f168d66c7cafd88bb499293d57b6e4b"><div class="ttname"><a href="structaux__smph__regs__t.html#a0f168d66c7cafd88bb499293d57b6e4b">aux_smph_regs_t::SMPH4</a></div><div class="ttdeci">reg32_t SMPH4</div><div class="ttdoc">semaphore 4 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00187">cc26x0_aux.h:187</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_a1742ded0bc146865c55eb44cbf29ae6c"><div class="ttname"><a href="structaux__wuc__regs__t.html#a1742ded0bc146865c55eb44cbf29ae6c">aux_wuc_regs_t::ADCCLKCTL</a></div><div class="ttdeci">reg32_t ADCCLKCTL</div><div class="ttdoc">ADC clock control. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00122">cc26x0_aux.h:122</a></div></div>
<div class="ttc" id="structaux__anaif__regs__t_html"><div class="ttname"><a href="structaux__anaif__regs__t.html">aux_anaif_regs_t</a></div><div class="ttdoc">AUX_ANAIF registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00206">cc26x0_aux.h:206</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_ace7a5892285bfe61008aca81bade5828"><div class="ttname"><a href="structaux__wuc__regs__t.html#ace7a5892285bfe61008aca81bade5828">aux_wuc_regs_t::MODCLKEN0</a></div><div class="ttdeci">reg32_t MODCLKEN0</div><div class="ttdoc">module clock enable </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00113">cc26x0_aux.h:113</a></div></div>
<div class="ttc" id="structaux__timer__regs__t_html"><div class="ttname"><a href="structaux__timer__regs__t.html">aux_timer_regs_t</a></div><div class="ttdoc">AUX_TIMER registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00161">cc26x0_aux.h:161</a></div></div>
<div class="ttc" id="structaux__timer__regs__t_html_af68f9626707c0538d0d25dbf21527dea"><div class="ttname"><a href="structaux__timer__regs__t.html#af68f9626707c0538d0d25dbf21527dea">aux_timer_regs_t::T0TARGET</a></div><div class="ttdeci">reg32_t T0TARGET</div><div class="ttdoc">timer 0 target </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00165">cc26x0_aux.h:165</a></div></div>
<div class="ttc" id="structaux__timer__regs__t_html_a5a93afc9186812ffad6cb8ed9749c813"><div class="ttname"><a href="structaux__timer__regs__t.html#a5a93afc9186812ffad6cb8ed9749c813">aux_timer_regs_t::T1CTL</a></div><div class="ttdeci">reg32_t T1CTL</div><div class="ttdoc">timer 1 control </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00167">cc26x0_aux.h:167</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html"><div class="ttname"><a href="structaux__wuc__regs__t.html">aux_wuc_regs_t</a></div><div class="ttdoc">AUX_WUC registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00112">cc26x0_aux.h:112</a></div></div>
<div class="ttc" id="structaux__smph__regs__t_html_a8fa7d83267a0197c58bb635e28067f11"><div class="ttname"><a href="structaux__smph__regs__t.html#a8fa7d83267a0197c58bb635e28067f11">aux_smph_regs_t::SMPH6</a></div><div class="ttdeci">reg32_t SMPH6</div><div class="ttdoc">semaphore 6 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00189">cc26x0_aux.h:189</a></div></div>
<div class="ttc" id="structaux__smph__regs__t_html_aa8fb1247aac77706f4509fc6b13e4270"><div class="ttname"><a href="structaux__smph__regs__t.html#aa8fb1247aac77706f4509fc6b13e4270">aux_smph_regs_t::SMPH7</a></div><div class="ttdeci">reg32_t SMPH7</div><div class="ttdoc">semaphore 7 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00190">cc26x0_aux.h:190</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__t_html_acd9e1e3c83fabcbe31da7140759545bc"><div class="ttname"><a href="structadi__4__aux__regs__t.html#acd9e1e3c83fabcbe31da7140759545bc">adi_4_aux_regs_t::ISRC</a></div><div class="ttdeci">reg8_t ISRC</div><div class="ttdoc">current source </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00232">cc26x0_aux.h:232</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__t_html_a5789c7a70f6934d71c47cede79408f63"><div class="ttname"><a href="structadi__4__aux__regs__t.html#a5789c7a70f6934d71c47cede79408f63">adi_4_aux_regs_t::MUX2</a></div><div class="ttdeci">reg8_t MUX2</div><div class="ttdoc">multiplexer 2 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00230">cc26x0_aux.h:230</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_a4342804d4c57434a9fd96e677cbc057f"><div class="ttname"><a href="structaux__wuc__regs__t.html#a4342804d4c57434a9fd96e677cbc057f">aux_wuc_regs_t::RTCSUBSECINC1</a></div><div class="ttdeci">reg32_t RTCSUBSECINC1</div><div class="ttdoc">real time counter sub second increment 1 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00126">cc26x0_aux.h:126</a></div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html_aca83e6149786814f41329f08279f85eb"><div class="ttname"><a href="structaux__evtcl__regs__t.html#aca83e6149786814f41329f08279f85eb">aux_evtcl_regs_t::EVTOAONPOL</a></div><div class="ttdeci">reg32_t EVTOAONPOL</div><div class="ttdoc">events to AON domain polarity </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00085">cc26x0_aux.h:85</a></div></div>
<div class="ttc" id="cc26xx__cc13xx_8h_html"><div class="ttname"><a href="cc26xx__cc13xx_8h.html">cc26xx_cc13xx.h</a></div><div class="ttdoc">CC26xx, CC13xx definitions. </div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html"><div class="ttname"><a href="structaux__evtcl__regs__t.html">aux_evtcl_regs_t</a></div><div class="ttdoc">AUX_EVCTL registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00080">cc26x0_aux.h:80</a></div></div>
<div class="ttc" id="structaux__timer__regs__t_html_af56387b564d2887f191d4fcf58f36060"><div class="ttname"><a href="structaux__timer__regs__t.html#af56387b564d2887f191d4fcf58f36060">aux_timer_regs_t::T1TARGET</a></div><div class="ttdeci">reg32_t T1TARGET</div><div class="ttdoc">timer 1 target </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00166">cc26x0_aux.h:166</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_a2b758e7fc747d31a36735a4eed8aa31f"><div class="ttname"><a href="structaux__aiodio__regs__t.html#a2b758e7fc747d31a36735a4eed8aa31f">aux_aiodio_regs_t::GPIODOUTTGL</a></div><div class="ttdeci">reg32_t GPIODOUTTGL</div><div class="ttdoc">gpio data out toggle </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00037">cc26x0_aux.h:37</a></div></div>
<div class="ttc" id="structaux__anaif__regs__t_html_af3ff051570586418fa7fc9cf69fd77b2"><div class="ttname"><a href="structaux__anaif__regs__t.html#af3ff051570586418fa7fc9cf69fd77b2">aux_anaif_regs_t::ADCFIFO</a></div><div class="ttdeci">reg32_t ADCFIFO</div><div class="ttdoc">ADC fifo. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00210">cc26x0_aux.h:210</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__t_html"><div class="ttname"><a href="structadi__4__aux__regs__t.html">adi_4_aux_regs_t</a></div><div class="ttdoc">ADI_4_AUX registers. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00227">cc26x0_aux.h:227</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__t_html_ac041b2c1a9f6dd21ec6c42e115c6f6e3"><div class="ttname"><a href="structadi__4__aux__regs__t.html#ac041b2c1a9f6dd21ec6c42e115c6f6e3">adi_4_aux_regs_t::ADCREF1</a></div><div class="ttdeci">reg8_t ADCREF1</div><div class="ttdoc">ADC reference 1. </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00238">cc26x0_aux.h:238</a></div></div>
<div class="ttc" id="structaux__wuc__regs__t_html_ad65ffe13efd629ab3db6966b6f12ce5e"><div class="ttname"><a href="structaux__wuc__regs__t.html#ad65ffe13efd629ab3db6966b6f12ce5e">aux_wuc_regs_t::PWRDWNACK</a></div><div class="ttdeci">reg32_t PWRDWNACK</div><div class="ttdoc">power down acknowledgement </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00116">cc26x0_aux.h:116</a></div></div>
<div class="ttc" id="structadi__4__aux__regs__t_html_a50621d8685e09c8afa211040373277d6"><div class="ttname"><a href="structadi__4__aux__regs__t.html#a50621d8685e09c8afa211040373277d6">adi_4_aux_regs_t::MUX0</a></div><div class="ttdeci">reg8_t MUX0</div><div class="ttdoc">multiplexer 0 </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00228">cc26x0_aux.h:228</a></div></div>
<div class="ttc" id="structaux__anaif__regs__t_html_af9eb0b0bc2c6687609666f8d6f5cbc41"><div class="ttname"><a href="structaux__anaif__regs__t.html#af9eb0b0bc2c6687609666f8d6f5cbc41">aux_anaif_regs_t::ISRCCTL</a></div><div class="ttdeci">reg32_t ISRCCTL</div><div class="ttdoc">current source control </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00212">cc26x0_aux.h:212</a></div></div>
<div class="ttc" id="structaux__timer__regs__t_html_a68a3538355cff532d3979aff0a3eeebc"><div class="ttname"><a href="structaux__timer__regs__t.html#a68a3538355cff532d3979aff0a3eeebc">aux_timer_regs_t::T0CFG</a></div><div class="ttdeci">reg32_t T0CFG</div><div class="ttdoc">timer 0 config </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00162">cc26x0_aux.h:162</a></div></div>
<div class="ttc" id="structaux__evtcl__regs__t_html_a32a8fd4e9d6ff06a3d85f671c3b0e273"><div class="ttname"><a href="structaux__evtcl__regs__t.html#a32a8fd4e9d6ff06a3d85f671c3b0e273">aux_evtcl_regs_t::SCEWEVSEL</a></div><div class="ttdeci">reg32_t SCEWEVSEL</div><div class="ttdoc">sensor controller engine wait event selection </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00083">cc26x0_aux.h:83</a></div></div>
<div class="ttc" id="structaux__tdc__regs__t_html_a1a46bc716f9ac0a783317341b54dbe25"><div class="ttname"><a href="structaux__tdc__regs__t.html#a1a46bc716f9ac0a783317341b54dbe25">aux_tdc_regs_t::TRIGCNTCFG</a></div><div class="ttdeci">reg32_t TRIGCNTCFG</div><div class="ttdoc">trigger counter config </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00063">cc26x0_aux.h:63</a></div></div>
<div class="ttc" id="structaux__tdc__regs__t_html_acde5010f7e4ef49e3c1724cdd3e5f764"><div class="ttname"><a href="structaux__tdc__regs__t.html#acde5010f7e4ef49e3c1724cdd3e5f764">aux_tdc_regs_t::TRIGSRC</a></div><div class="ttdeci">reg32_t TRIGSRC</div><div class="ttdoc">trigger source </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00060">cc26x0_aux.h:60</a></div></div>
<div class="ttc" id="structaux__aiodio__regs__t_html_ad81b8d12b47d740b8e0859b316300d09"><div class="ttname"><a href="structaux__aiodio__regs__t.html#ad81b8d12b47d740b8e0859b316300d09">aux_aiodio_regs_t::GPIODOUTCLR</a></div><div class="ttdeci">reg32_t GPIODOUTCLR</div><div class="ttdoc">gpio data out clear </div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__aux_8h_source.html#l00036">cc26x0_aux.h:36</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Fri Jul 3 2020 13:27:47 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.13</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
