// Seed: 1828137462
module module_0 #(
    parameter id_1 = 32'd67,
    parameter id_3 = 32'd46,
    parameter id_5 = 32'd68
) (
    _id_1,
    id_2
);
  input wire id_2;
  inout wire _id_1;
  wire _id_3;
  always @(negedge id_1) begin : LABEL_0
    if (-1'h0) begin : LABEL_1
      $signed(35);
      ;
    end else begin : LABEL_2
      if (1) begin : LABEL_3
        release id_1.id_1;
      end
    end
  end
  wire id_4;
  ;
  logic [id_3 : -1  ==  -1] _id_5;
  wire [id_1 : 1  ==  id_5] id_6;
  wor id_7;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_15 = 32'd39,
    parameter id_9  = 32'd81
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input logic [7:0] id_11;
  inout wire id_10;
  input wire _id_9;
  output tri0 id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_15 = 1;
  module_0 modCall_1 (
      id_15,
      id_13
  );
  logic id_16;
  ;
  integer id_17;
  ;
  assign id_8 = id_9 - id_11[id_9];
  defparam id_15.id_15 = 1 == id_15;
endmodule
