TimeQuest Timing Analyzer report for DE0_Nano
Fri Mar 11 00:20:05 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 25. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 27. Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 37. Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 40. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 41. Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 42. Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 45. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 46. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 48. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 50. Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 51. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 59. Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 61. Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 62. Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 63. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 64. Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 65. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 67. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 68. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 70. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 71. Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'
 72. Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'
 73. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Output Ports
 91. Unconstrained Input Ports
 92. Unconstrained Output Ports
 93. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_Nano                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.43        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  42.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                       ;
+---------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                   ; Status ; Read at                  ;
+---------------------------------------------------------------------------------+--------+--------------------------+
; DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Fri Mar 11 00:19:59 2016 ;
; DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Fri Mar 11 00:19:59 2016 ;
; DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc                        ; OK     ; Fri Mar 11 00:19:59 2016 ;
; DE0_Nano.SDC                                                                    ; OK     ; Fri Mar 11 00:19:59 2016 ;
+---------------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------+------------------------------------------------+
; Clock Name                                 ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                       ; Targets                                        ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------+------------------------------------------------+
; altera_reserved_tck                        ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                              ; { altera_reserved_tck }                        ;
; CLOCK_50                                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                              ; { CLOCK_50 }                                   ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0] ; { DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] } ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -5.000 ; 5.000  ; 50.00      ; 1         ; 1           ; -90.0 ;        ;           ;            ; false    ; CLOCK_50 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0] ; { DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] } ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0] ; { DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] } ;
+--------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                               ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 63.74 MHz  ; 63.74 MHz       ; CLOCK_50                                   ;      ;
; 66.45 MHz  ; 66.45 MHz       ; altera_reserved_tck                        ;      ;
; 77.95 MHz  ; 77.95 MHz       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;      ;
; 199.84 MHz ; 199.84 MHz      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 4.311  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 7.172  ; 0.000         ;
; altera_reserved_tck                        ; 42.476 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 94.996 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.300 ; 0.000         ;
; CLOCK_50                                   ; 0.342 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.342 ; 0.000         ;
; altera_reserved_tck                        ; 0.358 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 14.811 ; 0.000         ;
; CLOCK_50                                   ; 15.562 ; 0.000         ;
; altera_reserved_tck                        ; 48.096 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 96.494 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                              ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 1.246 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 2.236 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2.803 ; 0.000         ;
; CLOCK_50                                   ; 3.056 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 9.484  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 9.694  ; 0.000         ;
; altera_reserved_tck                        ; 49.490 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 49.744 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                              ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.311 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 15.911     ;
; 4.370 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 15.852     ;
; 4.424 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 15.800     ;
; 4.428 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 15.794     ;
; 4.483 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 15.741     ;
; 4.537 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 15.680     ;
; 4.541 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 15.683     ;
; 4.567 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 15.652     ;
; 4.577 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 15.644     ;
; 4.596 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 15.621     ;
; 4.604 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 15.621     ;
; 4.626 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 15.593     ;
; 4.636 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 15.585     ;
; 4.654 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 15.563     ;
; 4.663 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 15.562     ;
; 4.684 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 15.535     ;
; 4.694 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 15.527     ;
; 4.721 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 15.504     ;
; 4.733 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 15.496     ;
; 4.740 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 15.483     ;
; 4.742 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.200      ; 15.486     ;
; 4.744 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 15.486     ;
; 4.763 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 15.467     ;
; 4.766 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 15.454     ;
; 4.792 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 15.437     ;
; 4.799 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 15.424     ;
; 4.801 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.200      ; 15.427     ;
; 4.803 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 15.427     ;
; 4.822 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 15.408     ;
; 4.825 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 15.395     ;
; 4.848 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 15.374     ;
; 4.850 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 15.379     ;
; 4.857 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 15.366     ;
; 4.859 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.200      ; 15.369     ;
; 4.861 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 15.369     ;
; 4.866 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 15.357     ;
; 4.880 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 15.350     ;
; 4.883 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 15.337     ;
; 4.907 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 15.315     ;
; 4.925 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 15.298     ;
; 4.959 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a8~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.200      ; 15.269     ;
; 4.965 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 15.257     ;
; 4.983 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 15.240     ;
; 5.012 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 15.214     ;
; 5.015 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 15.208     ;
; 5.018 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a8~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.200      ; 15.210     ;
; 5.065 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 15.160     ;
; 5.071 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 15.155     ;
; 5.074 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 15.149     ;
; 5.076 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a8~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.200      ; 15.152     ;
; 5.110 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a15~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 15.121     ;
; 5.118 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a12~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 15.101     ;
; 5.124 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 15.101     ;
; 5.125 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 15.098     ;
; 5.129 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 15.097     ;
; 5.130 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 15.091     ;
; 5.131 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 15.091     ;
; 5.132 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 15.091     ;
; 5.169 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a15~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 15.062     ;
; 5.177 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a12~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 15.042     ;
; 5.182 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 15.043     ;
; 5.184 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 15.039     ;
; 5.189 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 15.032     ;
; 5.190 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 15.032     ;
; 5.227 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a15~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 15.004     ;
; 5.235 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a12~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 14.984     ;
; 5.242 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 14.981     ;
; 5.247 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 14.974     ;
; 5.248 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 14.974     ;
; 5.340 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a2~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 14.875     ;
; 5.354 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 14.876     ;
; 5.399 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a2~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 14.816     ;
; 5.402 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a7~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 14.824     ;
; 5.413 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 14.817     ;
; 5.457 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a2~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 14.758     ;
; 5.461 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a7~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 14.765     ;
; 5.471 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 14.759     ;
; 5.519 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a7~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 14.707     ;
; 5.626 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a6~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 14.604     ;
; 5.658 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a1~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 14.572     ;
; 5.668 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a9~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 14.558     ;
; 5.685 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a6~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 14.545     ;
; 5.691 ; LT24_buffer:lt24_buf|posY[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 14.531     ;
; 5.703 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a3~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 14.526     ;
; 5.704 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a13~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 14.521     ;
; 5.717 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a1~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 14.513     ;
; 5.727 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a9~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 14.499     ;
; 5.731 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 14.494     ;
; 5.742 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 14.481     ;
; 5.743 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a6~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 14.487     ;
; 5.746 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 14.477     ;
; 5.747 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 14.478     ;
; 5.751 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 14.473     ;
; 5.758 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 14.465     ;
; 5.762 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a3~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 14.467     ;
; 5.762 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 14.461     ;
; 5.763 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a13~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 14.462     ;
; 5.765 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 14.457     ;
; 5.767 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 14.457     ;
; 5.773 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 14.445     ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                                                            ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 7.172 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 12.761     ;
; 7.172 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 12.761     ;
; 7.172 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 12.761     ;
; 7.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.641     ;
; 7.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.641     ;
; 7.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.641     ;
; 7.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.641     ;
; 7.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.641     ;
; 7.289 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.641     ;
; 7.290 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.640     ;
; 7.290 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.640     ;
; 7.290 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.640     ;
; 7.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 12.565     ;
; 7.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 12.565     ;
; 7.352 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 12.565     ;
; 7.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 12.519     ;
; 7.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 12.519     ;
; 7.414 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 12.519     ;
; 7.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 12.453     ;
; 7.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 12.453     ;
; 7.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[9]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 12.453     ;
; 7.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 12.453     ;
; 7.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 12.453     ;
; 7.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 12.453     ;
; 7.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 12.453     ;
; 7.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 12.453     ;
; 7.464 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 12.470     ;
; 7.469 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 12.445     ;
; 7.469 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 12.445     ;
; 7.469 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 12.445     ;
; 7.469 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 12.445     ;
; 7.469 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 12.445     ;
; 7.469 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 12.445     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 12.444     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 12.444     ;
; 7.470 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 12.444     ;
; 7.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 12.442     ;
; 7.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 12.442     ;
; 7.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[26]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 12.442     ;
; 7.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 12.442     ;
; 7.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 12.449     ;
; 7.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 12.442     ;
; 7.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[14]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 12.442     ;
; 7.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 12.442     ;
; 7.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 12.442     ;
; 7.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 12.449     ;
; 7.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 12.449     ;
; 7.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 12.442     ;
; 7.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 12.434     ;
; 7.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 12.434     ;
; 7.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 12.434     ;
; 7.550 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 12.383     ;
; 7.550 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 12.383     ;
; 7.550 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 12.383     ;
; 7.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.368     ;
; 7.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.368     ;
; 7.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.368     ;
; 7.578 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.333     ;
; 7.578 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.333     ;
; 7.578 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[9]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.333     ;
; 7.578 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.333     ;
; 7.578 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.333     ;
; 7.578 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.333     ;
; 7.578 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.333     ;
; 7.578 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.333     ;
; 7.578 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.333     ;
; 7.578 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.333     ;
; 7.578 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[9]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.333     ;
; 7.578 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.333     ;
; 7.578 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.333     ;
; 7.578 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.333     ;
; 7.578 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.333     ;
; 7.578 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.333     ;
; 7.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.332     ;
; 7.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.332     ;
; 7.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[9]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.332     ;
; 7.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.332     ;
; 7.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.332     ;
; 7.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.332     ;
; 7.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.332     ;
; 7.579 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 12.332     ;
; 7.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 12.350     ;
; 7.581 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 12.350     ;
; 7.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.348     ;
; 7.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.348     ;
; 7.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 12.348     ;
; 7.582 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 12.349     ;
; 7.591 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 12.322     ;
; 7.591 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 12.322     ;
; 7.591 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[26]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 12.322     ;
; 7.591 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 12.322     ;
; 7.591 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 12.329     ;
; 7.591 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 12.322     ;
; 7.591 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[14]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 12.322     ;
; 7.591 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 12.322     ;
; 7.591 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 12.322     ;
; 7.591 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 12.329     ;
; 7.591 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 12.329     ;
; 7.591 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 12.322     ;
; 7.591 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 12.322     ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 7.713      ;
; 42.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 7.482      ;
; 42.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 7.431      ;
; 42.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 7.320      ;
; 42.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 7.280      ;
; 42.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 7.236      ;
; 43.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 7.033      ;
; 43.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 6.912      ;
; 43.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 6.877      ;
; 43.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 6.757      ;
; 43.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 6.712      ;
; 43.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 6.535      ;
; 43.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 6.526      ;
; 43.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 6.453      ;
; 43.801 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 6.381      ;
; 44.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 6.145      ;
; 44.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 5.953      ;
; 44.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 5.722      ;
; 44.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 5.370      ;
; 44.937 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 5.245      ;
; 45.814 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 4.370      ;
; 45.903 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 4.282      ;
; 45.926 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 4.272      ;
; 46.163 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 4.022      ;
; 46.454 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 3.731      ;
; 46.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 3.438      ;
; 46.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 3.399      ;
; 46.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 3.293      ;
; 47.123 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 3.062      ;
; 47.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.042      ;
; 47.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 3.025      ;
; 47.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 2.878      ;
; 47.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.877      ;
; 47.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.718      ;
; 47.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.657      ;
; 47.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.614      ;
; 47.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.548      ;
; 47.946 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.241      ;
; 47.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 2.251      ;
; 48.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 1.726      ;
; 49.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 0.845      ;
; 94.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.147      ;
; 94.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.136      ;
; 94.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.114      ;
; 94.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.114      ;
; 94.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.103      ;
; 94.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.103      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 5.030      ;
; 95.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.871      ;
; 95.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.871      ;
; 95.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.871      ;
; 95.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.871      ;
; 95.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.871      ;
; 95.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.871      ;
; 95.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.871      ;
; 95.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.871      ;
; 95.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[34]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.817      ;
; 95.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.817      ;
; 95.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.817      ;
; 95.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[32]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.817      ;
; 95.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[33]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.817      ;
; 95.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.804      ;
; 95.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.804      ;
; 95.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.804      ;
; 95.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.804      ;
; 95.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.804      ;
; 95.141 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.799      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.776      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.776      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.776      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.776      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.776      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.776      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.776      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.776      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.776      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.776      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.776      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.776      ;
; 95.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.776      ;
; 95.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.748      ;
; 95.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.731      ;
; 95.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.731      ;
; 95.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.731      ;
; 95.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.731      ;
; 95.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.731      ;
; 95.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.731      ;
; 95.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.731      ;
; 95.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.731      ;
; 95.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.731      ;
; 95.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.731      ;
; 95.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.720      ;
; 95.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.720      ;
; 95.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.720      ;
; 95.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.720      ;
; 95.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.720      ;
; 95.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.720      ;
; 95.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.720      ;
; 95.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.720      ;
; 95.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.720      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 94.996 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.935      ;
; 94.996 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.935      ;
; 94.996 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.935      ;
; 94.996 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.935      ;
; 94.996 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.935      ;
; 94.996 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.935      ;
; 94.996 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.935      ;
; 94.996 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.935      ;
; 94.996 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.935      ;
; 94.996 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.935      ;
; 94.996 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.935      ;
; 94.996 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.935      ;
; 94.996 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.935      ;
; 94.996 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.935      ;
; 94.996 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.935      ;
; 94.996 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.935      ;
; 95.034 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.898      ;
; 95.034 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.898      ;
; 95.034 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.898      ;
; 95.034 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.898      ;
; 95.034 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.898      ;
; 95.034 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.898      ;
; 95.034 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.898      ;
; 95.034 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.898      ;
; 95.034 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.898      ;
; 95.034 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.898      ;
; 95.034 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.898      ;
; 95.034 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.898      ;
; 95.034 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.898      ;
; 95.034 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.898      ;
; 95.034 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.898      ;
; 95.034 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.898      ;
; 95.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 4.854      ;
; 95.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.745      ;
; 95.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.745      ;
; 95.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.745      ;
; 95.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.745      ;
; 95.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.745      ;
; 95.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.745      ;
; 95.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.745      ;
; 95.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.745      ;
; 95.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.745      ;
; 95.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.745      ;
; 95.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.745      ;
; 95.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.745      ;
; 95.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.745      ;
; 95.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.745      ;
; 95.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.745      ;
; 95.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.745      ;
; 95.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.736      ;
; 95.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.736      ;
; 95.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.736      ;
; 95.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.736      ;
; 95.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.736      ;
; 95.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.736      ;
; 95.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.736      ;
; 95.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.736      ;
; 95.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.736      ;
; 95.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.736      ;
; 95.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.736      ;
; 95.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.736      ;
; 95.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.736      ;
; 95.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.736      ;
; 95.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.736      ;
; 95.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.736      ;
; 95.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.731      ;
; 95.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.731      ;
; 95.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.731      ;
; 95.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.731      ;
; 95.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.731      ;
; 95.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.731      ;
; 95.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.731      ;
; 95.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.731      ;
; 95.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.731      ;
; 95.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.731      ;
; 95.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.731      ;
; 95.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.731      ;
; 95.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.731      ;
; 95.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.731      ;
; 95.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.731      ;
; 95.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.731      ;
; 95.224 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.708      ;
; 95.224 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.708      ;
; 95.224 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.708      ;
; 95.224 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.708      ;
; 95.224 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.708      ;
; 95.224 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.708      ;
; 95.224 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.708      ;
; 95.224 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.708      ;
; 95.224 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.708      ;
; 95.224 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.708      ;
; 95.224 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.708      ;
; 95.224 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.708      ;
; 95.224 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.708      ;
; 95.224 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.708      ;
; 95.224 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.708      ;
; 95.224 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 4.708      ;
; 95.227 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.704      ;
; 95.227 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.704      ;
; 95.227 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 4.704      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.865      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.366      ; 0.860      ;
; 0.314 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.879      ;
; 0.314 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.884      ;
; 0.316 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[22]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 0.899      ;
; 0.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.886      ;
; 0.317 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.886      ;
; 0.321 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[2]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.889      ;
; 0.321 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.886      ;
; 0.321 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[21]                                                                                                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.891      ;
; 0.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.891      ;
; 0.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.895      ;
; 0.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.891      ;
; 0.325 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[22]                                                                                                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.895      ;
; 0.330 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 0.889      ;
; 0.331 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 0.890      ;
; 0.332 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.904      ;
; 0.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.898      ;
; 0.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.905      ;
; 0.333 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.902      ;
; 0.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.902      ;
; 0.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[3]                                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.899      ;
; 0.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.366      ; 0.890      ;
; 0.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.902      ;
; 0.338 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.389      ; 0.914      ;
; 0.338 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 0.897      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[11]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.908      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.909      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 0.901      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[20]                                                                                                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.913      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.914      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.914      ;
; 0.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.580      ;
; 0.348 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.372      ; 0.907      ;
; 0.350 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.918      ;
; 0.351 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.919      ;
; 0.351 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.923      ;
; 0.353 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.918      ;
; 0.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.923      ;
; 0.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.920      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk:the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk:the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.591      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.592      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|EOP                                                                                                                                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|EOP                                                                                                                                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|TOE                                                                                                                                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|TOE                                                                                                                                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|ROE                                                                                                                                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|ROE                                                                                                                                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|RRDY                                                                                                                                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|RRDY                                                                                                                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_spi_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk:the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk:the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.592      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|read                                                                                                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|read                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|write                                                                                                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|write                                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[3]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[3]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.382      ; 0.926      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[0]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][108]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][108]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[1]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][4]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][0]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][15]                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][15]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][2]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][9]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][9]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][7]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][1]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][2]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][3]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][4]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][6]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][0]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][7]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][5]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[0][0]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[0][0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[0]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[1]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[15]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[15]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[12]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[12]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[10]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[10]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[13]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[13]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[5]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[11]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[11]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[9]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[9]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[7]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[7]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[14]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[14]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[0]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[0]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[6]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[4]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[4]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[3]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[3]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[2]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[2]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[1]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[1]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.346 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[0]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.580      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][90]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][90]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][87]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][87]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][55]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][55]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][19]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][19]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][54]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][54]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][57]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][57]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|address_reg[1]                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|address_reg[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[8]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[8]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][11]                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][11]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][13]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][13]                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][13]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][12]                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][8]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem[1][7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][3]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|s_readdata[0]                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|s_readdata[0]                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a3             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a3             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a1             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a0             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a0             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a2             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a2             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[1]           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[2]           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3]           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[0]           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LT24_buffer:lt24_buf|Counter_Reg[1]                                                                                                                                                                                      ; LT24_buffer:lt24_buf|Counter_Reg[1]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LT24_buffer:lt24_buf|Counter_Reg[0]                                                                                                                                                                                      ; LT24_buffer:lt24_buf|Counter_Reg[0]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][107]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][107]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][108]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem[1][108]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[0][0]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[0][0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.594      ;
; 0.369 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.604      ;
; 0.372 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[31]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.594      ;
; 0.377 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.597      ;
; 0.383 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.603      ;
; 0.393 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.613      ;
; 0.475 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.695      ;
; 0.501 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.735      ;
; 0.501 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.735      ;
; 0.501 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.078      ; 0.736      ;
; 0.503 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.737      ;
; 0.505 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.739      ;
; 0.509 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.728      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.731      ;
; 0.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.731      ;
; 0.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[25]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.732      ;
; 0.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.734      ;
; 0.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.736      ;
; 0.517 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.736      ;
; 0.524 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.744      ;
; 0.528 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.747      ;
; 0.536 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.755      ;
; 0.538 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.758      ;
; 0.538 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[22]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.757      ;
; 0.540 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.760      ;
; 0.540 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.759      ;
; 0.553 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.787      ;
; 0.560 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.780      ;
; 0.561 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.781      ;
; 0.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.788      ;
; 0.568 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.788      ;
; 0.569 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.789      ;
; 0.570 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.790      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.595      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.589      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[1]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.596      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.596      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.603      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.604      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.604      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.606      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.609      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.609      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.611      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 14.811 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 5.124      ;
; 14.811 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[29]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 5.124      ;
; 14.811 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[13]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 5.124      ;
; 14.811 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[11]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 5.124      ;
; 14.846 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 5.089      ;
; 14.846 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 5.089      ;
; 14.846 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 5.089      ;
; 14.846 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 5.089      ;
; 14.846 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_last_transfer_d1                                                                                                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 5.089      ;
; 14.846 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 5.089      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.009 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.073      ; 4.867      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
; 15.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.077      ; 4.868      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.374      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.374      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.374      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.374      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.372      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.372      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.373      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.371      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.371      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.372      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.371      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 4.373      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.372      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.377      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|byteen_reg[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.377      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[13]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.377      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[12]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.377      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[11]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.377      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.377      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.377      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.377      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.377      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.377      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.377      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[8]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.377      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.377      ;
; 15.562 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[15]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.377      ;
; 15.563 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.370      ;
; 15.563 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.370      ;
; 15.572 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.359      ;
; 15.572 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.359      ;
; 15.572 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.359      ;
; 15.572 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.359      ;
; 15.623 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 4.563      ;
; 15.623 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 4.563      ;
; 15.623 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 4.563      ;
; 15.623 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 4.563      ;
; 15.623 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 4.563      ;
; 15.623 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 4.563      ;
; 15.623 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 4.563      ;
; 15.623 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 4.563      ;
; 15.623 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 4.563      ;
; 15.624 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.200      ; 4.571      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_pll_pll_slave_translator|waitrequest_reset_override                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.047      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.048      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.047      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.048      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.048      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.048      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.047      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.047      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.047      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.047      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.047      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.047      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.048      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.047      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.047      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.047      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.047      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.048      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.047      ;
; 15.886 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.047      ;
; 15.897 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2|DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.041      ;
; 15.897 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][10]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.047      ;
; 15.897 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][12]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.047      ;
; 15.897 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2|DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.041      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pic_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.048      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][57]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.048      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][89]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.048      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][90]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.048      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][87]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.048      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][54]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.048      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][19]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.048      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.048      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pic_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.048      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pic_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.048      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.044      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.044      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.044      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.044      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.044      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.044      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.044      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.044      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.044      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.044      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.044      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.044      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.044      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.049      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.049      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.049      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.049      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.049      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.049      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.049      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.049      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.049      ;
; 15.898 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 4.049      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.093      ;
; 48.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.061      ;
; 48.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.061      ;
; 97.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.922      ;
; 97.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.922      ;
; 97.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.922      ;
; 97.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.922      ;
; 97.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.797      ;
; 97.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.797      ;
; 97.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.797      ;
; 97.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.797      ;
; 97.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.714      ;
; 97.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.714      ;
; 97.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.714      ;
; 97.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.714      ;
; 97.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.714      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.589      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.589      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.589      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.589      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.589      ;
; 97.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.512      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.392      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.392      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.392      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.392      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.392      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.392      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.392      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.392      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.392      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.392      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.392      ;
; 97.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.392      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.391      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.391      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.391      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.391      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.391      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.391      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.391      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.391      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.391      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.391      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.391      ;
; 97.576 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.357      ;
; 97.576 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.357      ;
; 97.576 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.357      ;
; 97.576 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.357      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.338      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.338      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.338      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.338      ;
; 97.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.338      ;
; 97.705 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.230      ;
; 97.705 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.230      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.207      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.207      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.207      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.207      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.207      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.207      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.207      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.207      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.207      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.207      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.207      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.207      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.207      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.207      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.207      ;
; 97.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.207      ;
; 97.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.182      ;
; 97.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.182      ;
; 97.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.182      ;
; 97.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.182      ;
; 97.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.182      ;
; 97.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.182      ;
; 97.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.182      ;
; 97.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.182      ;
; 97.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.182      ;
; 97.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.119      ;
; 97.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.119      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.078      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.078      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.078      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.078      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.078      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.078      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.078      ;
; 97.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.061      ;
; 97.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.061      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.034      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.034      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.034      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.034      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.034      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.034      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.034      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.034      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 96.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.102     ; 3.399      ;
; 96.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.102     ; 3.399      ;
; 96.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.102     ; 3.399      ;
; 96.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.102     ; 3.399      ;
; 96.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.102     ; 3.399      ;
; 96.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.102     ; 3.399      ;
; 96.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.102     ; 3.399      ;
; 96.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.102     ; 3.399      ;
; 96.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.102     ; 3.399      ;
; 96.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.102     ; 3.399      ;
; 96.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.102     ; 3.399      ;
; 96.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.102     ; 3.399      ;
; 96.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.102     ; 3.399      ;
; 96.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.102     ; 3.399      ;
; 96.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.104     ; 3.336      ;
; 96.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.340      ;
; 96.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[0]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.340      ;
; 96.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.340      ;
; 96.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.100     ; 3.339      ;
; 96.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.340      ;
; 96.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.100     ; 3.339      ;
; 96.882 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.253      ; 3.366      ;
; 96.882 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.253      ; 3.366      ;
; 96.882 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.253      ; 3.366      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.103     ; 2.997      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.103     ; 2.997      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.103     ; 2.997      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.103     ; 2.997      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.103     ; 2.997      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.103     ; 2.997      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.001      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.001      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.001      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.001      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.001      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.001      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.001      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.001      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.001      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.001      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.001      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.001      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.001      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.001      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.001      ;
; 96.895 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.001      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.100     ; 2.999      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.100     ; 2.999      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.003      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.003      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.004      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|force_reload                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.100     ; 2.999      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.098     ; 3.001      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.000      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.098     ; 3.001      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.000      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.004      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.004      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.004      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.004      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.004      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.000      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.004      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.000      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.004      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.098     ; 3.001      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.000      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.004      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.000      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.004      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.004      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.004      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.098     ; 3.001      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.004      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.004      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.000      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.004      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.098     ; 3.001      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.000      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.004      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.098     ; 3.001      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.000      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.095     ; 3.004      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.000      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.003      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.003      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.003      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.003      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.003      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.000      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.003      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.003      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.000      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.003      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.000      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.099     ; 3.000      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.003      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.003      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.003      ;
; 96.896 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.096     ; 3.003      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.464      ;
; 1.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.464      ;
; 1.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.464      ;
; 1.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.464      ;
; 1.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.464      ;
; 1.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.464      ;
; 1.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.464      ;
; 1.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.464      ;
; 1.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.464      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.477      ;
; 1.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.477      ;
; 1.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.496      ;
; 1.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.496      ;
; 1.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.496      ;
; 1.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.496      ;
; 1.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.496      ;
; 1.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.496      ;
; 1.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.502      ;
; 1.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.502      ;
; 1.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.502      ;
; 1.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.502      ;
; 1.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.502      ;
; 1.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.502      ;
; 1.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.502      ;
; 1.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.502      ;
; 1.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.502      ;
; 1.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.502      ;
; 1.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.502      ;
; 1.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.502      ;
; 1.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.502      ;
; 1.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.502      ;
; 1.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.502      ;
; 1.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.502      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.504      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.504      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.504      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.504      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.504      ;
; 1.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.504      ;
; 1.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.514      ;
; 1.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.514      ;
; 1.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.514      ;
; 1.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.514      ;
; 1.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.573      ;
; 1.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.573      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.710      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.710      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.710      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.710      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.722      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.722      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.722      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.722      ;
; 1.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.722      ;
; 1.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.728      ;
; 1.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.728      ;
; 1.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.728      ;
; 1.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.728      ;
; 1.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.728      ;
; 1.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.728      ;
; 1.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.728      ;
; 1.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.728      ;
; 1.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.728      ;
; 1.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.728      ;
; 1.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.728      ;
; 1.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.728      ;
; 1.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.728      ;
; 1.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.732      ;
; 1.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.732      ;
; 1.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.732      ;
; 1.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.759      ;
; 1.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.759      ;
; 1.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.759      ;
; 1.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.759      ;
; 1.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.759      ;
; 1.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.759      ;
; 1.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.759      ;
; 1.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.759      ;
; 1.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.759      ;
; 1.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.759      ;
; 1.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.763      ;
; 1.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.763      ;
; 1.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.763      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.831      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.831      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.831      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.831      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.831      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.831      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.831      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.831      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.831      ;
; 1.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.831      ;
; 1.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.861      ;
; 1.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.909      ;
; 1.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.909      ;
; 1.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.936      ;
; 1.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.936      ;
; 1.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.936      ;
; 1.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.936      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.236 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.418      ; 2.811      ;
; 2.236 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.418      ; 2.811      ;
; 2.236 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.418      ; 2.811      ;
; 2.236 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.418      ; 2.811      ;
; 2.236 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.418      ; 2.811      ;
; 2.236 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.418      ; 2.811      ;
; 2.236 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.418      ; 2.811      ;
; 2.236 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.418      ; 2.811      ;
; 2.238 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.420      ; 2.815      ;
; 2.238 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.420      ; 2.815      ;
; 2.238 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.420      ; 2.815      ;
; 2.238 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.420      ; 2.815      ;
; 2.238 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.420      ; 2.815      ;
; 2.240 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.413      ; 2.810      ;
; 2.240 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.413      ; 2.810      ;
; 2.240 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.413      ; 2.810      ;
; 2.240 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.413      ; 2.810      ;
; 2.240 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.413      ; 2.810      ;
; 2.240 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.413      ; 2.810      ;
; 2.240 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.413      ; 2.810      ;
; 2.240 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.413      ; 2.810      ;
; 2.257 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.417      ; 2.831      ;
; 2.266 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[9]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.390      ; 2.813      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.813      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.813      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.817      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.817      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.817      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.817      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.817      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.813      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.817      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.813      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.817      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.813      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.817      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.813      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.817      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.817      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.817      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.817      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.817      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.813      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.817      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.813      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.817      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.813      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.817      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.813      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.816      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.816      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.816      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.816      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.816      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.813      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.816      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.816      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.813      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.816      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.813      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.813      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.816      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.816      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.816      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.816      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.813      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.816      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 2.813      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.816      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.816      ;
; 2.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.816      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 2.813      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 2.813      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.817      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.817      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.818      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|force_reload                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 2.813      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.815      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.815      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.812      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.812      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.812      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.812      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.815      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.812      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.815      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[11]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.812      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[12]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.812      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.815      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.058      ; 2.815      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.812      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.812      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.812      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.812      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[9]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.812      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.812      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[11]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.812      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 2.813      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[12]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 2.812      ;
; 2.600 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.060      ; 2.817      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.438      ;
; 2.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 3.442      ;
; 2.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.438      ;
; 2.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.438      ;
; 2.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.438      ;
; 2.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.438      ;
; 2.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.438      ;
; 2.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.438      ;
; 2.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.438      ;
; 2.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.438      ;
; 2.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 3.442      ;
; 2.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 3.442      ;
; 2.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.438      ;
; 2.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.438      ;
; 2.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.473      ; 3.433      ;
; 2.803 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.473      ; 3.433      ;
; 2.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 3.424      ;
; 2.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 3.424      ;
; 2.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 3.424      ;
; 2.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 3.424      ;
; 2.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 3.424      ;
; 2.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 3.424      ;
; 2.820 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 3.434      ;
; 2.820 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.457      ; 3.434      ;
; 2.831 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.455      ; 3.443      ;
; 2.831 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.455      ; 3.443      ;
; 2.831 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.454      ; 3.442      ;
; 2.832 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[14]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 3.437      ;
; 2.832 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[18]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 3.437      ;
; 2.832 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[12]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 3.437      ;
; 2.832 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[9]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 3.437      ;
; 2.833 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 3.446      ;
; 2.833 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 3.446      ;
; 2.833 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 3.446      ;
; 2.839 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[17]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.432      ;
; 2.839 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[16]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 3.432      ;
; 2.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.414      ; 3.431      ;
; 2.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.414      ; 3.431      ;
; 3.124 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 3.763      ;
; 3.124 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 3.763      ;
; 3.154 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 3.761      ;
; 3.154 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 3.761      ;
; 3.154 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 3.761      ;
; 3.154 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 3.761      ;
; 3.154 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 3.761      ;
; 3.154 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 3.761      ;
; 3.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.777      ;
; 3.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.777      ;
; 3.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[0]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.777      ;
; 3.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.777      ;
; 3.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 3.777      ;
; 3.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write1                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.432      ;
; 3.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write2                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.432      ;
; 3.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|t_dav                                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.432      ;
; 3.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|t_ena                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.432      ;
; 3.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read1                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.432      ;
; 3.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read2                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.432      ;
; 3.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate1                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.432      ;
; 3.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate2                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.432      ;
; 3.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|t_pause                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.432      ;
; 3.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][84]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.432      ;
; 3.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.432      ;
; 3.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][108]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.432      ;
; 3.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.432      ;
; 3.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.432      ;
; 3.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][66]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.432      ;
; 3.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005|packet_in_progress                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 3.432      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.435      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.435      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_reg[2]                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.430      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_reg[1]                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.430      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_reg[0]                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.430      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_reg[3]                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.430      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_reg[4]                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.430      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_reg[5]                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.430      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_reg[6]                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.430      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_reg[7]                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.430      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.435      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.435      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.435      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.435      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.435      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.435      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.435      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.435      ;
; 3.190 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.435      ;
; 3.191 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.429      ;
; 3.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 3.442      ;
; 3.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.432      ;
; 3.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 3.443      ;
; 3.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 3.442      ;
; 3.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|data_rd_strobe                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.437      ;
; 3.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|data_wr_strobe                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 3.437      ;
; 3.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_primed                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.438      ;
; 3.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[0]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.438      ;
; 3.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[1]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.438      ;
; 3.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[2]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.438      ;
; 3.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[3]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.438      ;
; 3.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[4]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.438      ;
; 3.192 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[5]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.438      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.746      ; 3.959      ;
; 3.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.746      ; 3.959      ;
; 3.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.746      ; 3.959      ;
; 3.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.746      ; 3.959      ;
; 3.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.746      ; 3.959      ;
; 3.056 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][108]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.746      ; 3.959      ;
; 3.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[1]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.300      ;
; 3.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[2]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.300      ;
; 3.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.300      ;
; 3.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.300      ;
; 3.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.300      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.296      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a3                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.297      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|parity4                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.297      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[3]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.297      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.296      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[0]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.297      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a1                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.297      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.297      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a2                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.297      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 3.296      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.297      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.297      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.297      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.297      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.297      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|llreq                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.297      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.297      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.297      ;
; 3.071 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_one                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 3.297      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.301      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.301      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.301      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.304      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.301      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.301      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_c9c:write_state|b_full                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.314      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.314      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.314      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.314      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.314      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.314      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.314      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.314      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.314      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.315      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.315      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.315      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.314      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|parity5                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.314      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.314      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.314      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.314      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.314      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.315      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.315      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.315      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.314      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.315      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.315      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.315      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.315      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.315      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.315      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.301      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 3.304      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.301      ;
; 3.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 3.301      ;
; 3.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.304      ;
; 3.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.304      ;
; 3.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.304      ;
; 3.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.304      ;
; 3.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.304      ;
; 3.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.304      ;
; 3.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.304      ;
; 3.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.304      ;
; 3.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.304      ;
; 3.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.304      ;
; 3.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.304      ;
; 3.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.304      ;
; 3.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.304      ;
; 3.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.304      ;
; 3.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 3.304      ;
; 3.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[2]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.301      ;
; 3.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[3]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 3.301      ;
; 3.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.954      ;
; 3.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.954      ;
; 3.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.954      ;
; 3.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.954      ;
; 3.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.954      ;
; 3.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.954      ;
; 3.077 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.954      ;
; 3.079 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[0][107]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.956      ;
; 3.079 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[0][108]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.720      ; 3.956      ;
; 3.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.302      ;
; 3.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.302      ;
; 3.081 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 3.302      ;
; 3.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.721      ; 3.963      ;
; 3.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.721      ; 3.963      ;
; 3.085 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.721      ; 3.963      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 88
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.409
Worst Case Available Settling Time: 32.330 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 71.1 MHz   ; 71.1 MHz        ; CLOCK_50                                   ;      ;
; 75.34 MHz  ; 75.34 MHz       ; altera_reserved_tck                        ;      ;
; 86.2 MHz   ; 86.2 MHz        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ;      ;
; 221.09 MHz ; 221.09 MHz      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 5.936  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 8.399  ; 0.000         ;
; altera_reserved_tck                        ; 43.363 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 95.477 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; CLOCK_50                                   ; 0.297 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.298 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.300 ; 0.000         ;
; altera_reserved_tck                        ; 0.311 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 15.393 ; 0.000         ;
; CLOCK_50                                   ; 16.059 ; 0.000         ;
; altera_reserved_tck                        ; 48.371 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 96.885 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 1.125 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 2.010 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2.508 ; 0.000         ;
; CLOCK_50                                   ; 2.766 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 9.485  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 9.715  ; 0.000         ;
; altera_reserved_tck                        ; 49.439 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 49.737 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                               ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.936 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 14.254     ;
; 5.979 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 14.211     ;
; 6.037 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 14.153     ;
; 6.052 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 14.139     ;
; 6.095 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 14.096     ;
; 6.153 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 14.038     ;
; 6.156 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 14.028     ;
; 6.180 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 14.007     ;
; 6.187 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 14.001     ;
; 6.199 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 13.985     ;
; 6.216 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 13.975     ;
; 6.223 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 13.964     ;
; 6.230 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 13.958     ;
; 6.257 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 13.927     ;
; 6.259 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 13.932     ;
; 6.281 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 13.906     ;
; 6.288 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 13.900     ;
; 6.317 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 13.874     ;
; 6.365 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 13.830     ;
; 6.373 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 13.811     ;
; 6.378 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 13.811     ;
; 6.380 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 13.816     ;
; 6.380 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 13.814     ;
; 6.385 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 13.811     ;
; 6.408 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 13.787     ;
; 6.416 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 13.768     ;
; 6.421 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 13.768     ;
; 6.423 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 13.773     ;
; 6.423 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 13.771     ;
; 6.428 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 13.768     ;
; 6.431 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 13.757     ;
; 6.466 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 13.729     ;
; 6.474 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 13.710     ;
; 6.474 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 13.714     ;
; 6.479 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 13.710     ;
; 6.481 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 13.715     ;
; 6.481 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 13.713     ;
; 6.486 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 13.710     ;
; 6.494 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 13.696     ;
; 6.532 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 13.656     ;
; 6.533 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a8~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 13.661     ;
; 6.537 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 13.653     ;
; 6.576 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a8~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 13.618     ;
; 6.595 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 13.595     ;
; 6.610 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 13.579     ;
; 6.623 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 13.570     ;
; 6.634 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a8~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 13.560     ;
; 6.649 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 13.541     ;
; 6.653 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 13.536     ;
; 6.657 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a15~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 13.541     ;
; 6.666 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a12~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 13.521     ;
; 6.666 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 13.527     ;
; 6.692 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 13.498     ;
; 6.700 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a15~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 13.498     ;
; 6.709 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a12~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 13.478     ;
; 6.711 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 13.478     ;
; 6.724 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 13.469     ;
; 6.730 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 13.460     ;
; 6.730 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 13.460     ;
; 6.740 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 13.448     ;
; 6.750 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 13.440     ;
; 6.758 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a15~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 13.440     ;
; 6.767 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a12~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 13.420     ;
; 6.773 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 13.417     ;
; 6.773 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 13.417     ;
; 6.783 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 13.405     ;
; 6.831 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 13.359     ;
; 6.831 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 13.359     ;
; 6.841 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 13.347     ;
; 6.922 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a2~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 13.260     ;
; 6.929 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 13.267     ;
; 6.965 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a2~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 13.217     ;
; 6.969 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a7~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 13.222     ;
; 6.972 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 13.224     ;
; 7.012 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a7~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 13.179     ;
; 7.023 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a2~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 13.159     ;
; 7.030 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 13.166     ;
; 7.070 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a7~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 13.121     ;
; 7.141 ; LT24_buffer:lt24_buf|posY[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 13.049     ;
; 7.170 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a6~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 13.026     ;
; 7.189 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a9~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 13.004     ;
; 7.197 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a1~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 12.999     ;
; 7.213 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a6~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 12.983     ;
; 7.219 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a13~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 12.971     ;
; 7.232 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a9~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 12.961     ;
; 7.235 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a3~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 12.960     ;
; 7.240 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a1~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 12.956     ;
; 7.255 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 12.936     ;
; 7.257 ; LT24_buffer:lt24_buf|posY[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 12.934     ;
; 7.259 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.172      ; 12.933     ;
; 7.262 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 12.927     ;
; 7.262 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a13~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 12.928     ;
; 7.263 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 12.926     ;
; 7.263 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.165      ; 12.922     ;
; 7.271 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a6~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 12.925     ;
; 7.276 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 12.915     ;
; 7.278 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a3~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 12.917     ;
; 7.290 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a9~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 12.903     ;
; 7.298 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a1~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 12.898     ;
; 7.305 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 12.886     ;
+-------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                                                            ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 8.399 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 11.542     ;
; 8.399 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 11.542     ;
; 8.399 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 11.542     ;
; 8.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.409     ;
; 8.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.409     ;
; 8.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.409     ;
; 8.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.384     ;
; 8.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.384     ;
; 8.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.384     ;
; 8.558 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.381     ;
; 8.558 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.381     ;
; 8.558 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.381     ;
; 8.563 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.376     ;
; 8.563 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.376     ;
; 8.563 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.376     ;
; 8.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 11.342     ;
; 8.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 11.342     ;
; 8.599 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 11.342     ;
; 8.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 11.290     ;
; 8.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 11.290     ;
; 8.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[9]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 11.290     ;
; 8.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 11.290     ;
; 8.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 11.290     ;
; 8.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 11.290     ;
; 8.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 11.290     ;
; 8.636 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 11.290     ;
; 8.641 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 11.301     ;
; 8.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 11.285     ;
; 8.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 11.285     ;
; 8.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 11.285     ;
; 8.655 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.274     ;
; 8.655 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.274     ;
; 8.655 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[26]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.274     ;
; 8.655 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.274     ;
; 8.655 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.274     ;
; 8.655 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[14]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.274     ;
; 8.655 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.274     ;
; 8.655 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.274     ;
; 8.655 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.274     ;
; 8.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 11.277     ;
; 8.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 11.277     ;
; 8.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 11.277     ;
; 8.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 11.251     ;
; 8.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 11.251     ;
; 8.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 11.251     ;
; 8.679 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 11.248     ;
; 8.679 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 11.248     ;
; 8.679 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 11.248     ;
; 8.684 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 11.243     ;
; 8.684 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 11.243     ;
; 8.684 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 11.243     ;
; 8.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.209     ;
; 8.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.209     ;
; 8.720 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 11.209     ;
; 8.739 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 11.202     ;
; 8.739 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 11.202     ;
; 8.739 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 11.202     ;
; 8.780 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.159     ;
; 8.780 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.159     ;
; 8.780 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.159     ;
; 8.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.149     ;
; 8.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.149     ;
; 8.790 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.149     ;
; 8.792 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.132     ;
; 8.792 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.132     ;
; 8.792 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[9]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.132     ;
; 8.792 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.132     ;
; 8.792 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.132     ;
; 8.792 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.132     ;
; 8.792 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.132     ;
; 8.792 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.132     ;
; 8.795 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.129     ;
; 8.795 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.129     ;
; 8.795 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[9]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.129     ;
; 8.795 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.129     ;
; 8.795 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.129     ;
; 8.795 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.129     ;
; 8.795 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.129     ;
; 8.795 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.129     ;
; 8.797 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 11.143     ;
; 8.800 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.124     ;
; 8.800 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.124     ;
; 8.800 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[9]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.124     ;
; 8.800 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.124     ;
; 8.800 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.124     ;
; 8.800 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.124     ;
; 8.800 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.124     ;
; 8.800 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 11.124     ;
; 8.800 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 11.140     ;
; 8.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 11.127     ;
; 8.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 11.127     ;
; 8.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 11.127     ;
; 8.805 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 11.135     ;
; 8.807 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.132     ;
; 8.807 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.132     ;
; 8.807 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[12] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.056     ; 11.132     ;
; 8.808 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 11.124     ;
; 8.808 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 11.124     ;
; 8.808 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 11.124     ;
; 8.809 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[9]           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.239      ; 11.425     ;
+-------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 6.876      ;
; 43.567 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 6.670      ;
; 43.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 6.632      ;
; 43.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 6.548      ;
; 43.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 6.497      ;
; 43.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 6.473      ;
; 43.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 6.322      ;
; 44.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 6.235      ;
; 44.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 6.193      ;
; 44.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 6.092      ;
; 44.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 5.979      ;
; 44.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 5.816      ;
; 44.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 5.807      ;
; 44.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 5.734      ;
; 44.554 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 5.680      ;
; 44.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 5.481      ;
; 44.953 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 5.294      ;
; 45.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 5.116      ;
; 45.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 4.782      ;
; 45.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 4.684      ;
; 46.349 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.885      ;
; 46.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 3.823      ;
; 46.424 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.810      ;
; 46.658 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.576      ;
; 46.915 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.319      ;
; 47.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.094      ;
; 47.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.043      ;
; 47.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.943      ;
; 47.513 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.721      ;
; 47.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.716      ;
; 47.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.706      ;
; 47.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.571      ;
; 47.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.542      ;
; 47.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.423      ;
; 47.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.369      ;
; 47.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.357      ;
; 47.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.265      ;
; 48.239 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.999      ;
; 48.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.987      ;
; 48.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.556      ;
; 49.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 0.751      ;
; 95.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.608      ;
; 95.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.597      ;
; 95.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.591      ;
; 95.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.591      ;
; 95.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.580      ;
; 95.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.580      ;
; 95.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.504      ;
; 95.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.356      ;
; 95.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.356      ;
; 95.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.356      ;
; 95.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.356      ;
; 95.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.356      ;
; 95.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.356      ;
; 95.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.356      ;
; 95.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.356      ;
; 95.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[34]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.301      ;
; 95.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.301      ;
; 95.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.301      ;
; 95.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[32]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.301      ;
; 95.611 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[33]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.301      ;
; 95.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.299      ;
; 95.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.299      ;
; 95.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.299      ;
; 95.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.299      ;
; 95.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.299      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.298      ;
; 95.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.267      ;
; 95.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.276      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.248      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.248      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.248      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.248      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.248      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.248      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.248      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.248      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.248      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.248      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.248      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.248      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.248      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.248      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.248      ;
; 95.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.248      ;
; 95.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.245      ;
; 95.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.245      ;
; 95.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.240      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 95.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.462      ;
; 95.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.462      ;
; 95.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.462      ;
; 95.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.462      ;
; 95.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.462      ;
; 95.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.462      ;
; 95.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.462      ;
; 95.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.462      ;
; 95.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.462      ;
; 95.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.462      ;
; 95.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.462      ;
; 95.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.462      ;
; 95.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.462      ;
; 95.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.462      ;
; 95.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.462      ;
; 95.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.462      ;
; 95.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.430      ;
; 95.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.430      ;
; 95.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.430      ;
; 95.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.430      ;
; 95.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.430      ;
; 95.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.430      ;
; 95.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.430      ;
; 95.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.430      ;
; 95.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.430      ;
; 95.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.430      ;
; 95.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.430      ;
; 95.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.430      ;
; 95.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.430      ;
; 95.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.430      ;
; 95.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.430      ;
; 95.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.430      ;
; 95.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.059     ; 4.409      ;
; 95.624 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.315      ;
; 95.624 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.315      ;
; 95.624 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.315      ;
; 95.624 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.315      ;
; 95.624 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.315      ;
; 95.624 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.315      ;
; 95.624 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.315      ;
; 95.624 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.315      ;
; 95.624 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.315      ;
; 95.624 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.315      ;
; 95.624 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.315      ;
; 95.624 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.315      ;
; 95.624 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.315      ;
; 95.624 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.315      ;
; 95.624 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.315      ;
; 95.624 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.315      ;
; 95.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.290      ;
; 95.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.290      ;
; 95.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.290      ;
; 95.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.290      ;
; 95.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.290      ;
; 95.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.290      ;
; 95.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.290      ;
; 95.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.290      ;
; 95.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.290      ;
; 95.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.290      ;
; 95.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.290      ;
; 95.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.290      ;
; 95.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.290      ;
; 95.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.290      ;
; 95.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.290      ;
; 95.649 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 4.290      ;
; 95.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.284      ;
; 95.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.284      ;
; 95.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.284      ;
; 95.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.284      ;
; 95.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.284      ;
; 95.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.284      ;
; 95.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.284      ;
; 95.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.284      ;
; 95.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.284      ;
; 95.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.284      ;
; 95.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.284      ;
; 95.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.284      ;
; 95.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.284      ;
; 95.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.284      ;
; 95.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.284      ;
; 95.656 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.284      ;
; 95.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.283      ;
; 95.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.283      ;
; 95.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.283      ;
; 95.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.283      ;
; 95.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.283      ;
; 95.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.283      ;
; 95.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.283      ;
; 95.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.283      ;
; 95.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.283      ;
; 95.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.283      ;
; 95.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.283      ;
; 95.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.283      ;
; 95.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.283      ;
; 95.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.283      ;
; 95.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.283      ;
; 95.657 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.283      ;
; 95.682 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.258      ;
; 95.682 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.258      ;
; 95.682 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.055     ; 4.258      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][108]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][108]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[0]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[1]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][4]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][0]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][15]                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][15]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][2]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][9]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][9]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][7]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][1]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][2]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][3]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][4]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][6]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][0]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][7]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][5]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[0][0]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[0][0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[0]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[1]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[15]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[15]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[12]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[12]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[10]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[10]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[13]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[13]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[5]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[11]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[11]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[9]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[9]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[7]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[7]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[14]                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[14]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[0]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[0]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[6]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[4]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[4]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[3]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[3]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[2]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[2]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[1]                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[1]                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[0]                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.519      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[1]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[0]                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[12]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[12]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[5]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[5]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[15]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[15]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|count[0]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|count[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|use_reg                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|use_reg                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][89]                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][89]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][55]                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][55]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][19]                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][19]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][54]                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][54]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][87]                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][87]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][90]                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][90]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[1]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][57]                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][57]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][11]                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][11]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[1]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem_used[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[0]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem_used[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][13]                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][13]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][8]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][3]                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_buffer_flag|data_out                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_buffer_flag|data_out                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[1]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][107]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem[1][107]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rsp_fifo|mem_used[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a3             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a3             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a1             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a1             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a0             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a0             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a2             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a2             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[1]           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[2]           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3]           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                      ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[21]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.809      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.337      ; 0.806      ;
; 0.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[22]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.815      ;
; 0.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[22]                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.358      ; 0.831      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.325      ; 0.800      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[0]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[0]                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.519      ;
; 0.307 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.818      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[2]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[2]                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[1]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[1]                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[0]                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[0]                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][90]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_primed                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_primed                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|MISO_reg                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|MISO_reg                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|SCLK_reg                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|SCLK_reg                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|transmitting                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|transmitting                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_rd                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_rd                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_rd                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_rd                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|resetlatch                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|resetlatch                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|jtag_break                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|jtag_break                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|break_on_reset                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug|break_on_reset                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_wr                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|jtag_ram_wr                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|read                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|read                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|avalon_ociram_readdata_ready                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem|avalon_ociram_readdata_ready                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_read~reg0                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_read~reg0                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|write                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|write                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg|oci_single_step_mode                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg|oci_single_step_mode                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][66]                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][66]                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_prevent_refill                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_prevent_refill                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[6]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[6]                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[3]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[3]                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[2]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[2]                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[1]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[1]                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[0]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[0]                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[4]                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[4]                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_active                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_active                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[5]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.337      ; 0.818      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][108]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][84]                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][84]                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[0][108]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[0][108]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[1][108]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem[1][108]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[0][108]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[0][108]                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[1][108]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem[1][108]                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_penirq_n_s1_translator|wait_latency_counter[1]                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_touch_penirq_n_s1_translator|wait_latency_counter[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[1]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[0]                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_penirq_n_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[0]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_lcd_rstn_s1_agent_rsp_fifo|mem_used[1]                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[3]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[3]                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000000001                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000000001                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|ack_refresh_request                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|ack_refresh_request                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_count[1]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_count[1]                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|active_cs_n                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|active_cs_n                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_next.010000000                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_next.010000000                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|refresh_request                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|refresh_request                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000100000                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000100000                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|init_done                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|init_done                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_state.101                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_state.101                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_next.101                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_next.101                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_next.000                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_next.000                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[0]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[0]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[0]                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[2]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[2]                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[1]                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_count[1]                                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[2]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[1]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_state.000                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_state.000                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.519      ;
; 0.328 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.539      ;
; 0.332 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.543      ;
; 0.337 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.536      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[31]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.539      ;
; 0.343 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.542      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.556      ;
; 0.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.622      ;
; 0.452 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 0.664      ;
; 0.453 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.664      ;
; 0.454 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.665      ;
; 0.455 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.666      ;
; 0.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.678      ;
; 0.468 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.667      ;
; 0.468 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.666      ;
; 0.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.672      ;
; 0.474 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.673      ;
; 0.475 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[25]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.673      ;
; 0.477 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.675      ;
; 0.483 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.682      ;
; 0.491 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.690      ;
; 0.494 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.693      ;
; 0.496 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[22]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.694      ;
; 0.497 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.696      ;
; 0.500 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.711      ;
; 0.502 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.701      ;
; 0.504 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.703      ;
; 0.506 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.704      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.712      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.327 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.540      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.529      ;
; 0.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.534      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.533      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[1]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.541      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.549      ;
; 0.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.548      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.551      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.552      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.554      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 15.393 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 4.548      ;
; 15.393 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[29]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 4.548      ;
; 15.393 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[13]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 4.548      ;
; 15.393 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[11]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 4.548      ;
; 15.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 4.517      ;
; 15.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 4.517      ;
; 15.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 4.517      ;
; 15.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 4.517      ;
; 15.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_last_transfer_d1                                                                                                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 4.517      ;
; 15.423 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 4.517      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.555 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.053      ; 4.317      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
; 15.556 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.055      ; 4.318      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.059 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.887      ;
; 16.059 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|byteen_reg[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.887      ;
; 16.059 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[13]                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.887      ;
; 16.059 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[12]                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.887      ;
; 16.059 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[11]                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.887      ;
; 16.059 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[10]                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.887      ;
; 16.059 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[9]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.887      ;
; 16.059 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[7]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.887      ;
; 16.059 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[5]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.887      ;
; 16.059 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[4]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.887      ;
; 16.059 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[1]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.887      ;
; 16.059 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[8]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.887      ;
; 16.059 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[2]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.887      ;
; 16.059 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[15]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 3.887      ;
; 16.060 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.880      ;
; 16.060 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.880      ;
; 16.060 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.882      ;
; 16.060 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.880      ;
; 16.060 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.880      ;
; 16.060 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.880      ;
; 16.060 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.882      ;
; 16.061 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.881      ;
; 16.061 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.881      ;
; 16.061 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.881      ;
; 16.061 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 3.881      ;
; 16.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.882      ;
; 16.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.882      ;
; 16.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.882      ;
; 16.062 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 3.882      ;
; 16.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.870      ;
; 16.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.870      ;
; 16.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.870      ;
; 16.069 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.870      ;
; 16.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 4.069      ;
; 16.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 4.069      ;
; 16.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 4.069      ;
; 16.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 4.069      ;
; 16.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 4.069      ;
; 16.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 4.069      ;
; 16.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 4.069      ;
; 16.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 4.069      ;
; 16.073 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 4.069      ;
; 16.074 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.156      ; 4.077      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_pll_pll_slave_translator|waitrequest_reset_override                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.593      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.594      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.594      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.594      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.594      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.594      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.594      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.593      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.593      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.593      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.593      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.594      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.594      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.594      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.594      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.593      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.594      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.594      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 3.594      ;
; 16.347 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.593      ;
; 16.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 3.599      ;
; 16.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 3.599      ;
; 16.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 3.599      ;
; 16.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.600      ;
; 16.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.600      ;
; 16.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][54]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.600      ;
; 16.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.600      ;
; 16.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][90]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.600      ;
; 16.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[1]                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.600      ;
; 16.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][57]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.600      ;
; 16.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.600      ;
; 16.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.600      ;
; 16.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.600      ;
; 16.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.600      ;
; 16.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.600      ;
; 16.354 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.600      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pic_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.599      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][57]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.599      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][89]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.599      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][90]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.599      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.599      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][54]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.599      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.599      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[0][55]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.599      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.599      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pic_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.599      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pic_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 3.599      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.595      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.595      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.593      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.593      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.596      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.593      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.595      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 3.595      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.596      ;
; 16.355 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 3.596      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.868      ;
; 48.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.854      ;
; 48.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.854      ;
; 97.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.610      ;
; 97.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.610      ;
; 97.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.610      ;
; 97.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.610      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.492      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.492      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.492      ;
; 97.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.492      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.424      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.424      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.424      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.424      ;
; 97.521 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.424      ;
; 97.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.306      ;
; 97.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.306      ;
; 97.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.306      ;
; 97.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.306      ;
; 97.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.306      ;
; 97.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.248      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.155      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.155      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.155      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.155      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.155      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.155      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.155      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.155      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.155      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.155      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.155      ;
; 97.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.155      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.147      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.147      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.147      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.147      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.147      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.147      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.147      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.147      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.147      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.147      ;
; 97.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.147      ;
; 97.835 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.104      ;
; 97.835 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.104      ;
; 97.835 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.104      ;
; 97.835 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.104      ;
; 97.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.096      ;
; 97.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.096      ;
; 97.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.096      ;
; 97.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.096      ;
; 97.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.096      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.995      ;
; 97.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.995      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.966      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.966      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.966      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.966      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.966      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.966      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.966      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.966      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.966      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.966      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.966      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.966      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.966      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.966      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.966      ;
; 97.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.966      ;
; 97.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.943      ;
; 97.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.943      ;
; 97.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.943      ;
; 97.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.943      ;
; 97.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.943      ;
; 97.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.943      ;
; 97.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.943      ;
; 97.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.943      ;
; 97.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.943      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.893      ;
; 98.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.893      ;
; 98.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.873      ;
; 98.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.873      ;
; 98.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.873      ;
; 98.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.873      ;
; 98.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.873      ;
; 98.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.873      ;
; 98.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.873      ;
; 98.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.854      ;
; 98.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.854      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.807      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.807      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.807      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.807      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.807      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.807      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.807      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.807      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 96.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 3.018      ;
; 96.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 3.018      ;
; 96.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 3.018      ;
; 96.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 3.018      ;
; 96.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 3.018      ;
; 96.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 3.018      ;
; 96.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 3.018      ;
; 96.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 3.018      ;
; 96.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 3.018      ;
; 96.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 3.018      ;
; 96.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 3.018      ;
; 96.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 3.018      ;
; 96.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 3.018      ;
; 96.885 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.092     ; 3.018      ;
; 96.933 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.094     ; 2.968      ;
; 96.933 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.972      ;
; 96.933 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[0]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.973      ;
; 96.933 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.973      ;
; 96.933 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.972      ;
; 96.933 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.973      ;
; 96.933 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.972      ;
; 97.223 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.224      ; 2.996      ;
; 97.223 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.224      ; 2.996      ;
; 97.223 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.224      ; 2.996      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.671      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.671      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.675      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.675      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.675      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.675      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.675      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.671      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.675      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.671      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.675      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.671      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.675      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.671      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.675      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.675      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.675      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.675      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.675      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.671      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.675      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.671      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.675      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.671      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.675      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.671      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.671      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.671      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.671      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.671      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.671      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.671      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|delayed_unxcounter_is_zeroxx0                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.089     ; 2.672      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.670      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.670      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.674      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 2.674      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 2.675      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|force_reload                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.090     ; 2.670      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.669      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.669      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.669      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.669      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.669      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[11]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.669      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[12]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.669      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.087     ; 2.673      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.669      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.087     ; 2.673      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.669      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.087     ; 2.673      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.669      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.087     ; 2.673      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.091     ; 2.669      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.087     ; 2.673      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.087     ; 2.673      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.087     ; 2.673      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.087     ; 2.673      ;
; 97.235 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.087     ; 2.673      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.324      ;
; 1.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.324      ;
; 1.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.324      ;
; 1.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.324      ;
; 1.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.324      ;
; 1.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.324      ;
; 1.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.324      ;
; 1.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.324      ;
; 1.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.324      ;
; 1.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.338      ;
; 1.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.338      ;
; 1.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.360      ;
; 1.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.360      ;
; 1.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.360      ;
; 1.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.360      ;
; 1.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.360      ;
; 1.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.360      ;
; 1.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.360      ;
; 1.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.360      ;
; 1.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.360      ;
; 1.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.360      ;
; 1.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.360      ;
; 1.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.360      ;
; 1.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.360      ;
; 1.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.360      ;
; 1.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.360      ;
; 1.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.360      ;
; 1.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.361      ;
; 1.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.361      ;
; 1.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.361      ;
; 1.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.361      ;
; 1.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.361      ;
; 1.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.361      ;
; 1.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.366      ;
; 1.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.366      ;
; 1.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.367      ;
; 1.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.367      ;
; 1.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.367      ;
; 1.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.366      ;
; 1.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.366      ;
; 1.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.366      ;
; 1.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.366      ;
; 1.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.367      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.435      ;
; 1.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.435      ;
; 1.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.559      ;
; 1.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.559      ;
; 1.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.559      ;
; 1.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.559      ;
; 1.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.570      ;
; 1.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.570      ;
; 1.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.570      ;
; 1.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.570      ;
; 1.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.570      ;
; 1.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.578      ;
; 1.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.580      ;
; 1.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.581      ;
; 1.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.581      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.600      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.600      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.600      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.600      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.600      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.600      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.600      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.600      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.600      ;
; 1.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.600      ;
; 1.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.607      ;
; 1.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.607      ;
; 1.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.607      ;
; 1.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.678      ;
; 1.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.678      ;
; 1.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.678      ;
; 1.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.678      ;
; 1.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.678      ;
; 1.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.678      ;
; 1.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.678      ;
; 1.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.678      ;
; 1.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.678      ;
; 1.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.678      ;
; 1.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.685      ;
; 1.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.744      ;
; 1.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.744      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.763      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.763      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.763      ;
; 1.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.763      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.010 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.371      ; 2.525      ;
; 2.010 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.371      ; 2.525      ;
; 2.010 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.371      ; 2.525      ;
; 2.010 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.371      ; 2.525      ;
; 2.010 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.371      ; 2.525      ;
; 2.010 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.371      ; 2.525      ;
; 2.010 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.371      ; 2.525      ;
; 2.010 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.371      ; 2.525      ;
; 2.010 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.374      ; 2.528      ;
; 2.010 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.374      ; 2.528      ;
; 2.010 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.374      ; 2.528      ;
; 2.010 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.374      ; 2.528      ;
; 2.010 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.374      ; 2.528      ;
; 2.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.367      ; 2.523      ;
; 2.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.367      ; 2.523      ;
; 2.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.367      ; 2.523      ;
; 2.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.367      ; 2.523      ;
; 2.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.367      ; 2.523      ;
; 2.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.367      ; 2.523      ;
; 2.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.367      ; 2.523      ;
; 2.012 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.367      ; 2.523      ;
; 2.033 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.370      ; 2.547      ;
; 2.038 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[9]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.344      ; 2.526      ;
; 2.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.530      ;
; 2.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.527      ;
; 2.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.530      ;
; 2.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.527      ;
; 2.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.527      ;
; 2.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.053      ; 2.531      ;
; 2.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[10]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.530      ;
; 2.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.530      ;
; 2.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.530      ;
; 2.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|delayed_unxcounter_is_zeroxx0                                                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.527      ;
; 2.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.527      ;
; 2.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[4]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.530      ;
; 2.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.527      ;
; 2.334 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.527      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 2.526      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.527      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.527      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 2.526      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.527      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|force_reload                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 2.526      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.528      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.527      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.528      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.527      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.531      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 2.526      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.531      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 2.526      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.531      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 2.526      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.531      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 2.524      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 2.526      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.531      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.527      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.527      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.531      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.527      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.531      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.528      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.527      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.531      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 2.524      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.527      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.531      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 2.524      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.531      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 2.524      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 2.526      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.531      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.528      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[11]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 2.526      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.531      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 2.524      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[12]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 2.526      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.531      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.045      ; 2.524      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.527      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.531      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.528      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.527      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.531      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.528      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.527      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.052      ; 2.531      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.527      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 2.530      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 2.526      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 2.530      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 2.526      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 2.530      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 2.526      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 2.530      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.047      ; 2.526      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 2.530      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.048      ; 2.527      ;
; 2.335 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.051      ; 2.530      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.508 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 3.067      ;
; 2.508 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 3.067      ;
; 2.508 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 3.067      ;
; 2.508 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 3.067      ;
; 2.508 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 3.067      ;
; 2.508 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.415      ; 3.067      ;
; 2.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 3.084      ;
; 2.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 3.089      ;
; 2.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 3.084      ;
; 2.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 3.084      ;
; 2.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 3.084      ;
; 2.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 3.084      ;
; 2.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 3.084      ;
; 2.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 3.084      ;
; 2.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 3.084      ;
; 2.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 3.084      ;
; 2.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 3.089      ;
; 2.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 3.089      ;
; 2.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 3.084      ;
; 2.510 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 3.084      ;
; 2.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.425      ; 3.080      ;
; 2.511 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.425      ; 3.080      ;
; 2.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 3.080      ;
; 2.527 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.409      ; 3.080      ;
; 2.537 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.089      ;
; 2.538 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[14]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.401      ; 3.083      ;
; 2.538 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[18]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.401      ; 3.083      ;
; 2.538 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.090      ;
; 2.538 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 3.090      ;
; 2.538 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[12]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.401      ; 3.083      ;
; 2.538 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[9]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.401      ; 3.083      ;
; 2.542 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 3.093      ;
; 2.542 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 3.093      ;
; 2.542 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 3.093      ;
; 2.544 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[17]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 3.076      ;
; 2.544 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[16]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 3.076      ;
; 2.567 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.366      ; 3.077      ;
; 2.567 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.366      ; 3.077      ;
; 2.789 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 3.368      ;
; 2.789 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 3.368      ;
; 2.823 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 3.371      ;
; 2.823 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 3.371      ;
; 2.823 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 3.371      ;
; 2.823 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 3.371      ;
; 2.823 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 3.371      ;
; 2.823 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 3.371      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][84]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.076      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write1                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.077      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write2                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.077      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|t_dav                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.077      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|t_ena                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.077      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read1                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.077      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read2                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.077      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate1                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.077      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate2                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.077      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|t_pause                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 3.077      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.071      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 3.071      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.076      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][108]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.076      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.076      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.076      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][66]                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.076      ;
; 2.858 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005|packet_in_progress                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 3.076      ;
; 2.859 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.068      ;
; 2.859 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 3.071      ;
; 2.859 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.068      ;
; 2.859 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 3.068      ;
; 2.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_reg[2]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.077      ;
; 2.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_reg[1]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.077      ;
; 2.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_reg[0]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.077      ;
; 2.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_reg[3]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.077      ;
; 2.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_reg[4]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.077      ;
; 2.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_reg[5]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.077      ;
; 2.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_reg[6]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.077      ;
; 2.860 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_reg[7]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 3.077      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.089      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.083      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.089      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.083      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.083      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.089      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_primed                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.085      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[0]                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.085      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[1]                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.085      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[2]                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.085      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[3]                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.085      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[4]                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.085      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[5]                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.085      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[6]                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.085      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[7]                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.085      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[8]                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.085      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[9]                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.085      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|endofpacketvalue_reg[9]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 3.084      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|endofpacketvalue_reg[8]                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 3.084      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.083      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.083      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 3.083      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.089      ;
; 2.861 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.089      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.978      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.978      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.978      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.978      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.978      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.978      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.978      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.978      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.978      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.978      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.978      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.978      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.978      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.978      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.978      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.988      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.988      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.988      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.976      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.976      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.976      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.976      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.976      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.988      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.988      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.988      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.988      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.988      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.988      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.988      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.988      ;
; 2.766 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.988      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.976      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.976      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.976      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.979      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.976      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.976      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_c9c:write_state|b_full                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.988      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.988      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.988      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.988      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.988      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.988      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.988      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.988      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.988      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.988      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|parity5                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.988      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.976      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.976      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.988      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.988      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.988      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.988      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.988      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.976      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.979      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.976      ;
; 2.767 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.976      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.972      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a3                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.973      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|parity4                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.973      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.973      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.972      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.973      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a1                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.973      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.973      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a2                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.973      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 2.972      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.973      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.973      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.973      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.973      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.973      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|llreq                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.973      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.973      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.973      ;
; 2.768 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_one                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.973      ;
; 2.777 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.979      ;
; 2.777 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.979      ;
; 2.777 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.979      ;
; 2.801 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 3.589      ;
; 2.801 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.644      ; 3.589      ;
; 2.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.642      ; 3.590      ;
; 2.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.642      ; 3.590      ;
; 2.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.642      ; 3.590      ;
; 2.804 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.642      ; 3.590      ;
; 2.807 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 3.364      ;
; 2.807 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 3.364      ;
; 2.807 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 3.364      ;
; 2.813 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.630      ; 3.587      ;
; 2.813 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.630      ; 3.587      ;
; 2.813 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.630      ; 3.587      ;
; 2.813 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.630      ; 3.587      ;
; 2.813 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.630      ; 3.587      ;
; 2.820 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.619      ; 3.583      ;
; 2.820 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.619      ; 3.583      ;
; 2.820 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.619      ; 3.583      ;
; 2.820 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.619      ; 3.583      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 88
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.409
Worst Case Available Settling Time: 33.083 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 11.106 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 12.457 ; 0.000         ;
; altera_reserved_tck                        ; 45.912 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 97.175 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.147 ; 0.000         ;
; CLOCK_50                                   ; 0.178 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.180 ; 0.000         ;
; altera_reserved_tck                        ; 0.186 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 16.893 ; 0.000         ;
; CLOCK_50                                   ; 17.322 ; 0.000         ;
; altera_reserved_tck                        ; 49.213 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 97.917 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; altera_reserved_tck                        ; 0.686 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 1.294 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 1.608 ; 0.000         ;
; CLOCK_50                                   ; 1.737 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CLOCK_50                                   ; 9.205  ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 9.750  ; 0.000         ;
; altera_reserved_tck                        ; 49.293 ; 0.000         ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 49.780 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.106 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 9.010      ;
; 11.145 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.971      ;
; 11.165 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 8.949      ;
; 11.176 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.940      ;
; 11.204 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 8.910      ;
; 11.235 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 8.879      ;
; 11.242 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 8.869      ;
; 11.258 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 8.854      ;
; 11.280 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 8.834      ;
; 11.281 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 8.830      ;
; 11.294 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 8.820      ;
; 11.297 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 8.815      ;
; 11.312 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 8.799      ;
; 11.319 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 8.795      ;
; 11.328 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 8.784      ;
; 11.333 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 8.781      ;
; 11.350 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 8.764      ;
; 11.362 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 8.758      ;
; 11.364 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 8.750      ;
; 11.368 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 8.745      ;
; 11.371 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 8.748      ;
; 11.373 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 8.747      ;
; 11.385 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 8.736      ;
; 11.392 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 8.719      ;
; 11.401 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 8.719      ;
; 11.407 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 8.706      ;
; 11.410 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 8.709      ;
; 11.412 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 8.708      ;
; 11.424 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 8.697      ;
; 11.431 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 8.681      ;
; 11.431 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 8.680      ;
; 11.432 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a12~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 8.688      ;
; 11.438 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a1~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 8.675      ;
; 11.441 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a14~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 8.678      ;
; 11.443 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a3~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 8.677      ;
; 11.445 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.670      ;
; 11.455 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a7~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 8.666      ;
; 11.462 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a9~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 8.649      ;
; 11.470 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 8.642      ;
; 11.484 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.631      ;
; 11.501 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 8.611      ;
; 11.515 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.600      ;
; 11.518 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a8~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.598      ;
; 11.544 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 8.569      ;
; 11.548 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 8.569      ;
; 11.557 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a8~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.559      ;
; 11.583 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 8.530      ;
; 11.587 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 8.530      ;
; 11.588 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a8~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.528      ;
; 11.592 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.523      ;
; 11.602 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a15~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 8.519      ;
; 11.612 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a12~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 8.500      ;
; 11.614 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a6~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 8.499      ;
; 11.618 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a15~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 8.499      ;
; 11.621 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 8.493      ;
; 11.621 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.495      ;
; 11.623 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.493      ;
; 11.631 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.484      ;
; 11.641 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a15~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 8.480      ;
; 11.651 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a12~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 8.461      ;
; 11.660 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 8.454      ;
; 11.660 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.456      ;
; 11.662 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a5~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.453      ;
; 11.662 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.454      ;
; 11.672 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a15~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 8.449      ;
; 11.682 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a12~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 8.430      ;
; 11.691 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a10~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 8.423      ;
; 11.691 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a14~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.425      ;
; 11.693 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a4~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.423      ;
; 11.760 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a2~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.350      ;
; 11.765 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 8.356      ;
; 11.797 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a7~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.318      ;
; 11.799 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a2~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.311      ;
; 11.804 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 8.317      ;
; 11.830 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a2~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 8.280      ;
; 11.835 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a0~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 8.286      ;
; 11.836 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a7~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.279      ;
; 11.867 ; LT24_buffer:lt24_buf|posY[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a7~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.248      ;
; 11.883 ; LT24_buffer:lt24_buf|posY[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.233      ;
; 11.915 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.201      ;
; 11.925 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 8.192      ;
; 11.929 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.187      ;
; 11.930 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 8.183      ;
; 11.930 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.185      ;
; 11.937 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a6~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 8.183      ;
; 11.938 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 8.174      ;
; 11.939 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a8~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 8.178      ;
; 11.941 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.174      ;
; 11.942 ; LT24_buffer:lt24_buf|posY[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 8.172      ;
; 11.944 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a13~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 8.169      ;
; 11.944 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a2~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.171      ;
; 11.952 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a1~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 8.169      ;
; 11.952 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a4~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 8.160      ;
; 11.955 ; LT24_buffer:lt24_buf|posX[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_background_mem:background_mem|altsyncram:the_altsyncram|altsyncram_rf12:auto_generated|ram_block1a11~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.160      ;
; 11.962 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a9~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 8.155      ;
; 11.976 ; LT24_buffer:lt24_buf|posY[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a6~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 8.144      ;
; 11.985 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a3~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 8.135      ;
; 11.985 ; LT24_buffer:lt24_buf|posX[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a5~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 8.131      ;
; 11.988 ; LT24_buffer:lt24_buf|posX[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a8~portb_address_reg0                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 8.129      ;
; 11.990 ; LT24_buffer:lt24_buf|posY[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_pic_mem:pic_mem|altsyncram:the_altsyncram|altsyncram_dh12:auto_generated|ram_block1a13~portb_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 8.125      ;
+--------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                            ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 12.457 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.493      ;
; 12.457 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.493      ;
; 12.457 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.493      ;
; 12.460 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.490      ;
; 12.460 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.490      ;
; 12.460 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.490      ;
; 12.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.489      ;
; 12.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.489      ;
; 12.461 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.489      ;
; 12.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.460      ;
; 12.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.460      ;
; 12.492 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.460      ;
; 12.557 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.395      ;
; 12.557 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.395      ;
; 12.557 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.395      ;
; 12.603 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.347      ;
; 12.603 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.347      ;
; 12.603 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.347      ;
; 12.623 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 7.320      ;
; 12.623 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 7.320      ;
; 12.623 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 7.320      ;
; 12.626 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 7.317      ;
; 12.626 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 7.317      ;
; 12.626 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 7.317      ;
; 12.627 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 7.316      ;
; 12.627 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 7.316      ;
; 12.627 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 7.316      ;
; 12.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 7.287      ;
; 12.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 7.287      ;
; 12.658 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.042     ; 7.287      ;
; 12.672 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.267      ;
; 12.672 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.267      ;
; 12.672 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[9]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.267      ;
; 12.672 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.267      ;
; 12.672 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.274      ;
; 12.672 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.267      ;
; 12.672 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.267      ;
; 12.672 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.267      ;
; 12.672 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.267      ;
; 12.672 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.274      ;
; 12.672 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.274      ;
; 12.672 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.279      ;
; 12.673 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.273      ;
; 12.673 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.273      ;
; 12.673 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.273      ;
; 12.675 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.264      ;
; 12.675 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.264      ;
; 12.675 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[9]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.264      ;
; 12.675 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.264      ;
; 12.675 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.271      ;
; 12.675 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.264      ;
; 12.675 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.264      ;
; 12.675 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.264      ;
; 12.675 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.264      ;
; 12.675 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.271      ;
; 12.675 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.271      ;
; 12.675 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.276      ;
; 12.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.263      ;
; 12.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.263      ;
; 12.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[9]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.263      ;
; 12.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.263      ;
; 12.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.270      ;
; 12.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.263      ;
; 12.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.263      ;
; 12.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.263      ;
; 12.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.048     ; 7.263      ;
; 12.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.270      ;
; 12.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[16]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.270      ;
; 12.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 7.275      ;
; 12.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.270      ;
; 12.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.270      ;
; 12.676 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[8]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.270      ;
; 12.677 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.269      ;
; 12.677 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.269      ;
; 12.677 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wb_rd_addr_offset[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 7.269      ;
; 12.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.272      ;
; 12.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.272      ;
; 12.680 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[6]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.035     ; 7.272      ;
; 12.687 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.263      ;
; 12.687 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.263      ;
; 12.687 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_offset_field[2]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.037     ; 7.263      ;
; 12.704 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[0]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.045     ; 7.238      ;
; 12.704 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[1]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.045     ; 7.238      ;
; 12.704 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[26]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.045     ; 7.238      ;
; 12.704 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[17]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.045     ; 7.238      ;
; 12.704 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[28]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.045     ; 7.238      ;
; 12.704 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[14]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.045     ; 7.238      ;
; 12.704 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[30]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.045     ; 7.238      ;
; 12.704 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[25]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.045     ; 7.238      ;
; 12.704 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[9]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[20]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.045     ; 7.238      ;
; 12.707 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[15]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 7.234      ;
; 12.707 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[8]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 7.234      ;
; 12.707 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[9]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 7.234      ;
; 12.707 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[7]~reg0                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 7.234      ;
; 12.707 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[19]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.039     ; 7.241      ;
; 12.707 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[12]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 7.234      ;
; 12.707 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[29]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 7.234      ;
; 12.707 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[27]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 7.234      ;
; 12.707 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[10]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 7.234      ;
; 12.707 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_address_tag_field[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[18]~reg0                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.039     ; 7.241      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 4.516      ;
; 46.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 4.361      ;
; 46.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 4.341      ;
; 46.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 4.257      ;
; 46.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 4.241      ;
; 46.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 4.231      ;
; 46.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 4.024      ;
; 46.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.997      ;
; 46.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.974      ;
; 46.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.915      ;
; 46.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.877      ;
; 46.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.794      ;
; 46.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.779      ;
; 46.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 3.736      ;
; 46.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.692      ;
; 46.852 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.573      ;
; 46.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 3.451      ;
; 47.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 3.315      ;
; 47.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 3.089      ;
; 47.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.035      ;
; 47.912 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.511      ;
; 47.913 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[0]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 2.521      ;
; 47.965 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.458      ;
; 48.132 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.292      ;
; 48.299 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.125      ;
; 48.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.969      ;
; 48.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.963      ;
; 48.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.908      ;
; 48.670 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.754      ;
; 48.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.737      ;
; 48.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.718      ;
; 48.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.652      ;
; 48.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.623      ;
; 48.843 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.585      ;
; 48.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.524      ;
; 48.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.477      ;
; 48.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.436      ;
; 49.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.322      ;
; 49.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.278      ;
; 49.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.979      ;
; 49.960 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.470      ;
; 96.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.051      ;
; 96.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.043      ;
; 96.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.002      ;
; 96.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.002      ;
; 96.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.994      ;
; 96.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.994      ;
; 97.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.936      ;
; 97.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.868      ;
; 97.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.868      ;
; 97.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.868      ;
; 97.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.868      ;
; 97.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.868      ;
; 97.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.868      ;
; 97.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.868      ;
; 97.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.868      ;
; 97.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[34]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.843      ;
; 97.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[29]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.843      ;
; 97.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[30]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.843      ;
; 97.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[32]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.843      ;
; 97.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[33]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.843      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.829      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.829      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.829      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.829      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.829      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[25]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.817      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.817      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.817      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[28]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.817      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[17]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.817      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[19]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.817      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[20]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.817      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[22]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.817      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[21]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.817      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[23]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.817      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[24]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.817      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[18]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.817      ;
; 97.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[16]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.817      ;
; 97.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.811      ;
; 97.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.811      ;
; 97.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.798      ;
; 97.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.803      ;
; 97.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.803      ;
; 97.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.790      ;
; 97.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.790      ;
; 97.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.790      ;
; 97.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.790      ;
; 97.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.790      ;
; 97.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.790      ;
; 97.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.790      ;
; 97.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.790      ;
; 97.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.790      ;
; 97.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.790      ;
; 97.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.782      ;
; 97.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.782      ;
; 97.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.782      ;
; 97.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.782      ;
; 97.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.782      ;
; 97.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.782      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 97.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.775      ;
; 97.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.775      ;
; 97.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.775      ;
; 97.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.775      ;
; 97.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.775      ;
; 97.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.775      ;
; 97.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.775      ;
; 97.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.775      ;
; 97.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.775      ;
; 97.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.775      ;
; 97.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.775      ;
; 97.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.775      ;
; 97.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.775      ;
; 97.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.775      ;
; 97.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.775      ;
; 97.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.775      ;
; 97.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.748      ;
; 97.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.748      ;
; 97.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.748      ;
; 97.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.748      ;
; 97.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.748      ;
; 97.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.748      ;
; 97.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.748      ;
; 97.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.748      ;
; 97.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.748      ;
; 97.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.748      ;
; 97.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.748      ;
; 97.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.748      ;
; 97.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.748      ;
; 97.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.748      ;
; 97.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.748      ;
; 97.203 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.748      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.716      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.716      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.716      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.716      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.716      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.716      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.716      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.716      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.716      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.716      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.716      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.716      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.716      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.716      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.716      ;
; 97.234 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.716      ;
; 97.238 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_is_running   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 2.709      ;
; 97.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.689      ;
; 97.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 2.689      ;
; 97.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.671      ;
; 97.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.671      ;
; 97.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.671      ;
; 97.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.671      ;
; 97.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.671      ;
; 97.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.671      ;
; 97.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.671      ;
; 97.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.671      ;
; 97.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.671      ;
; 97.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.671      ;
; 97.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.671      ;
; 97.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.671      ;
; 97.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.671      ;
; 97.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.671      ;
; 97.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.671      ;
; 97.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.671      ;
; 97.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.670      ;
; 97.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.670      ;
; 97.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.670      ;
; 97.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.670      ;
; 97.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.670      ;
; 97.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.670      ;
; 97.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.670      ;
; 97.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.670      ;
; 97.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.670      ;
; 97.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.670      ;
; 97.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.670      ;
; 97.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.670      ;
; 97.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.670      ;
; 97.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.670      ;
; 97.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.670      ;
; 97.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.670      ;
; 97.283 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.667      ;
; 97.283 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.667      ;
; 97.283 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.037     ; 2.667      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.147 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[21]                                                                                                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.470      ;
; 0.148 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[22]                                                                                                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.473      ;
; 0.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.209      ; 0.465      ;
; 0.153 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.479      ;
; 0.154 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|d_writedata[3]~reg0                                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.480      ;
; 0.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.478      ;
; 0.156 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_st_data[20]                                                                                                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.157 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.479      ;
; 0.157 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.483      ;
; 0.159 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.214      ; 0.477      ;
; 0.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[2]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.214      ; 0.478      ;
; 0.160 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_xfer_wr_data[22]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 0.499      ;
; 0.162 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.489      ;
; 0.163 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.490      ;
; 0.164 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.165 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[3]                                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.487      ;
; 0.165 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.214      ; 0.483      ;
; 0.167 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.214      ; 0.485      ;
; 0.168 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.489      ;
; 0.168 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.209      ; 0.481      ;
; 0.168 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.489      ;
; 0.168 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.168 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[14]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.168 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.169 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.494      ;
; 0.169 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.496      ;
; 0.169 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[11]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.493      ;
; 0.170 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.214      ; 0.488      ;
; 0.171 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.497      ;
; 0.173 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht|altsyncram:the_altsyncram|altsyncram_s1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.494      ;
; 0.173 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.214      ; 0.491      ;
; 0.174 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.500      ;
; 0.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.500      ;
; 0.175 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.497      ;
; 0.176 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.503      ;
; 0.176 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[8]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.500      ;
; 0.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.504      ;
; 0.177 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.503      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_tag[13]                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.502      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn|data_out                                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.505      ;
; 0.182 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_5eh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.504      ;
; 0.184 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.507      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk:the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk:the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk:the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk:the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_lcd_rstn_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000000001                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000000001                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_count[1]                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_count[1]                                                                                                                                                                                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|active_cs_n                                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|active_cs_n                                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000100000                                                                                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|m_state.000100000                                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|wr_address                                                                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|wr_address                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|entries[1]                                                                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|entries[1]                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|rd_address                                                                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_SDRAM:sdram|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module|rd_address                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_ctrl_avalon_slave_0_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_touch_busy_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][108]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][15]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][2]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][9]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][9]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][1]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rdata_fifo|mem[1][1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][2]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][3]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][4]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][4]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][6]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][7]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][7]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][5]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[1][5]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem_used[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[0][0]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem[0][0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[0]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[1]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rdata_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[12]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[12]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[10]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[10]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[13]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[13]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[5]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[11]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[11]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[9]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[9]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[14]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[14]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[0]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[6]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[4]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[3]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[2]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[1]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[0][0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem[1][0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[0]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_buffer_flag_s1_agent_rdata_fifo|mem_used[1]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[15]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[15]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[7]                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_rsp_width_adapter|data_reg[7]                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.184 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 0.380      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3]                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[0][0]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[0][0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][0]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem[1][0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[0]                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[1]                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rdata_fifo|mem_used[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                                                              ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][89]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][89]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|use_reg                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|use_reg                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|count[0]                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|count[0]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][90]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][90]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][87]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][87]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][55]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][55]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][19]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][19]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][54]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][54]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][57]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:background_mem_s1_agent_rsp_fifo|mem[1][57]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|address_reg[1]                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:background_mem_s1_cmd_width_adapter|address_reg[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo|mem_used[1]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[12]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[12]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[10]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[13]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[5]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[5]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[11]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[9]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[15]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[15]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[7]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[14]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[8]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[8]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[6]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[4]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[3]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[2]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_rsp_width_adapter|data_reg[1]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|count[0]                                                                                         ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|count[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|use_reg                                                                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|use_reg                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][89]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo|mem[1][89]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][108]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rsp_fifo|mem[1][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|pfdena_reg                                                                                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_ALT_PLL:alt_pll|pfdena_reg                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][2]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][2]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][3]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][6]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cyclonespi_avs_s0_agent_rdata_fifo|mem[1][6]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][108]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][4]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][14]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][5]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][13]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[0][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|timeout_occurred                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][15]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator|wait_latency_counter[0]                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[0]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[8]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[30]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[5]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[1]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[31]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[15]                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.325      ;
; 0.201 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.321      ;
; 0.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][8]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.326      ;
; 0.254 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_KEY:key|readdata[0]                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.373      ;
; 0.259 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.387      ;
; 0.260 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.388      ;
; 0.262 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[25]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[9]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.382      ;
; 0.264 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[14]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.383      ;
; 0.265 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[7]                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.384      ;
; 0.266 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][7]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.385      ;
; 0.267 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.270 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[11]                                                                                                                                                                       ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.389      ;
; 0.273 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][6]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.393      ;
; 0.277 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[22]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[6]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.395      ;
; 0.279 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem[1][0]                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.034      ; 0.397      ;
; 0.280 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.399      ;
; 0.283 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.402      ;
; 0.284 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.403      ;
; 0.287 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.406      ;
; 0.296 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.423      ;
; 0.299 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.419      ;
; 0.303 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rdata_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.422      ;
; 0.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[31]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[30]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                               ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                                ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                   ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.316      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[1]                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                        ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[27]                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                     ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 16.893 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 3.058      ;
; 16.893 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[29]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 3.058      ;
; 16.893 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[13]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 3.058      ;
; 16.893 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|i_readdata_d1[11]                                                                                                                                                                                                                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 3.058      ;
; 16.912 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 3.039      ;
; 16.912 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 3.039      ;
; 16.912 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 3.039      ;
; 16.912 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 3.039      ;
; 16.912 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_rd_last_transfer_d1                                                                                                                                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 3.039      ;
; 16.912 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; -0.036     ; 3.039      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.016 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.047      ; 2.903      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
; 17.018 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 20.000       ; 0.050      ; 2.904      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.628      ;
; 17.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.628      ;
; 17.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.628      ;
; 17.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.628      ;
; 17.322 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.628      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.630      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.630      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.630      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 2.630      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.628      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.628      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.629      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.628      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.629      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.628      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.633      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|byteen_reg[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.633      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[13]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.633      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[12]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.633      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[11]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.633      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[10]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.633      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[9]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.633      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.633      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[5]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.633      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|address_reg[4]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.633      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.633      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[8]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.633      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[2]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.633      ;
; 17.323 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pic_mem_s1_cmd_width_adapter|data_reg[15]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 2.633      ;
; 17.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 2.763      ;
; 17.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 2.763      ;
; 17.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 2.763      ;
; 17.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 2.763      ;
; 17.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 2.763      ;
; 17.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 2.763      ;
; 17.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 2.763      ;
; 17.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 2.763      ;
; 17.326 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 2.763      ;
; 17.328 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 2.770      ;
; 17.328 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.620      ;
; 17.328 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.620      ;
; 17.328 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.620      ;
; 17.328 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.620      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 2.573      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 2.573      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][5]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 2.576      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][7]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 2.576      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 2.576      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][6]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 2.576      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][4]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 2.576      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][3]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 2.576      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][2]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 2.576      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 2.576      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 2.573      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.101      ; 2.573      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_pll_pll_slave_translator|waitrequest_reset_override                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.515 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.436      ;
; 17.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 2.576      ;
; 17.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 2.576      ;
; 17.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 2.576      ;
; 17.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 2.576      ;
; 17.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 2.576      ;
; 17.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 2.576      ;
; 17.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 2.576      ;
; 17.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 2.576      ;
; 17.516 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 2.576      ;
; 17.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 2.577      ;
; 17.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 2.577      ;
; 17.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 2.577      ;
; 17.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 2.577      ;
; 17.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 2.577      ;
; 17.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 2.577      ;
; 17.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_BUSY:gsensor_int|readdata[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 2.577      ;
; 17.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gsensor_int_s1_translator|av_readdata_pre[0]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 2.577      ;
; 17.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 2.566      ;
; 17.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 2.566      ;
; 17.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 2.566      ;
; 17.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 2.566      ;
; 17.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 2.566      ;
; 17.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 2.566      ;
; 17.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 2.566      ;
; 17.520 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 2.566      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.215      ;
; 49.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.209      ;
; 49.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.209      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.729      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.729      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.729      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.729      ;
; 98.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.635      ;
; 98.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.635      ;
; 98.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.635      ;
; 98.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.635      ;
; 98.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.592      ;
; 98.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.592      ;
; 98.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.592      ;
; 98.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.592      ;
; 98.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.592      ;
; 98.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.498      ;
; 98.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.498      ;
; 98.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.498      ;
; 98.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.498      ;
; 98.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.498      ;
; 98.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.470      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.422      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.422      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.422      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.422      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.422      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.422      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.422      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.422      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.422      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.422      ;
; 98.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.422      ;
; 98.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.418      ;
; 98.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.418      ;
; 98.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.418      ;
; 98.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.418      ;
; 98.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.418      ;
; 98.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.418      ;
; 98.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.418      ;
; 98.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.418      ;
; 98.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.418      ;
; 98.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.418      ;
; 98.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.418      ;
; 98.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.418      ;
; 98.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.387      ;
; 98.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.387      ;
; 98.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.387      ;
; 98.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.387      ;
; 98.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.387      ;
; 98.575 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.376      ;
; 98.575 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.376      ;
; 98.575 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.376      ;
; 98.575 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.376      ;
; 98.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.309      ;
; 98.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.309      ;
; 98.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.299      ;
; 98.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.299      ;
; 98.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.299      ;
; 98.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.299      ;
; 98.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.299      ;
; 98.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.299      ;
; 98.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.299      ;
; 98.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.299      ;
; 98.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.299      ;
; 98.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.299      ;
; 98.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.299      ;
; 98.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.299      ;
; 98.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.299      ;
; 98.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.299      ;
; 98.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.299      ;
; 98.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.299      ;
; 98.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.284      ;
; 98.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.284      ;
; 98.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.284      ;
; 98.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.284      ;
; 98.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.284      ;
; 98.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.284      ;
; 98.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.284      ;
; 98.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.284      ;
; 98.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.284      ;
; 98.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.250      ;
; 98.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.250      ;
; 98.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.218      ;
; 98.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.218      ;
; 98.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.218      ;
; 98.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.218      ;
; 98.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.218      ;
; 98.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.218      ;
; 98.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.218      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.209      ;
; 98.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.209      ;
; 98.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.197      ;
; 98.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.197      ;
; 98.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.197      ;
; 98.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.197      ;
; 98.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.197      ;
; 98.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.197      ;
; 98.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.197      ;
; 98.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.197      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                              ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 97.917 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.002      ;
; 97.917 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.002      ;
; 97.917 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.002      ;
; 97.917 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.002      ;
; 97.917 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.002      ;
; 97.917 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.002      ;
; 97.917 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.002      ;
; 97.917 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.002      ;
; 97.917 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.002      ;
; 97.917 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.002      ;
; 97.917 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.002      ;
; 97.917 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.002      ;
; 97.917 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.002      ;
; 97.917 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 2.002      ;
; 97.951 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[0]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.971      ;
; 97.951 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[3]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.971      ;
; 97.951 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[2]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.971      ;
; 97.952 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][11]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.069     ; 1.966      ;
; 97.952 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.970      ;
; 97.953 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.968      ;
; 97.953 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.968      ;
; 98.126 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.128      ; 1.989      ;
; 98.126 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.128      ; 1.989      ;
; 98.126 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; 0.128      ; 1.989      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 1.773      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 1.773      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[1]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 1.773      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 1.771      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.770      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 1.771      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[0]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.770      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 1.774      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 1.774      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[2]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 1.774      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[3]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 1.774      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 1.767      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 1.774      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[5]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.770      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 1.774      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.770      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 1.774      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 1.771      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.770      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 1.774      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 1.767      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.770      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 1.774      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 1.767      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 1.774      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 1.767      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[10]                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 1.774      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 1.771      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[11]                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 1.774      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 1.767      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[12]                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 1.774      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.068     ; 1.767      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[13]                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.770      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 1.774      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 1.771      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[14]                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.770      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 1.774      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 1.771      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.770      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.061     ; 1.774      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[0]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.770      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[1]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[2]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[3]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[4]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.770      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[7]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.770      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[15]                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.770      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[8]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.770      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[9]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[10]                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[11]                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[13]                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.770      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[14]                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.065     ; 1.770      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[12]                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[28]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 1.773      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[12]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.772      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[12]                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][12]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[10]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.772      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[26]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 1.773      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[10]                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 1.773      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][10]                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[29]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 1.773      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|counter_snapshot[13]                                                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 1.772      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[13]                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.062     ; 1.773      ;
; 98.152 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13]                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 1.769      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.806      ;
; 0.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.806      ;
; 0.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.806      ;
; 0.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.806      ;
; 0.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.806      ;
; 0.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.806      ;
; 0.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.806      ;
; 0.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.806      ;
; 0.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.806      ;
; 0.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.816      ;
; 0.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.816      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.822      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.832      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.832      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.832      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.832      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.839      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.839      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.839      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.839      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.839      ;
; 0.720 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.839      ;
; 0.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.840      ;
; 0.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.840      ;
; 0.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.840      ;
; 0.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.840      ;
; 0.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.840      ;
; 0.722 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.840      ;
; 0.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.853      ;
; 0.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.853      ;
; 0.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.941      ;
; 0.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.941      ;
; 0.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.941      ;
; 0.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.941      ;
; 0.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.947      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.954      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.954      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.954      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.954      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.954      ;
; 0.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.959      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.967      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.967      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.967      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.967      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.967      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.967      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.967      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.967      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.967      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.967      ;
; 0.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.962      ;
; 0.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.962      ;
; 0.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.996      ;
; 0.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.996      ;
; 0.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.996      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.017      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.017      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.017      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.017      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.017      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.017      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.017      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.017      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.017      ;
; 0.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.017      ;
; 0.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.011      ;
; 0.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.061      ;
; 0.941 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.061      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.070      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.070      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.070      ;
; 0.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.070      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 1.600      ;
; 1.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[1]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 1.600      ;
; 1.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 1.600      ;
; 1.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 1.600      ;
; 1.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem_used[0]                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 1.600      ;
; 1.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][107]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 1.600      ;
; 1.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 1.600      ;
; 1.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.222      ; 1.600      ;
; 1.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.227      ; 1.605      ;
; 1.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.227      ; 1.605      ;
; 1.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.227      ; 1.605      ;
; 1.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.227      ; 1.605      ;
; 1.294 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.227      ; 1.605      ;
; 1.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.218      ; 1.599      ;
; 1.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][9]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.218      ; 1.599      ;
; 1.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][3]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.218      ; 1.599      ;
; 1.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[3]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.218      ; 1.599      ;
; 1.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.218      ; 1.599      ;
; 1.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|readdata[2]                                                                                                                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.218      ; 1.599      ;
; 1.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.218      ; 1.599      ;
; 1.297 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][2]                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.218      ; 1.599      ;
; 1.309 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[9]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.209      ; 1.602      ;
; 1.311 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.219      ; 1.614      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.028      ; 1.602      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.028      ; 1.602      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 1.605      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 1.605      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|control_register[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 1.606      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|force_reload                                                                                                                                                                       ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.028      ; 1.602      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.604      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.604      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[0]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.607      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[1]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.607      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[2]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.607      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[3]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.607      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[4]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.607      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[5]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.607      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[6]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[6]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.607      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.604      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[7]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.607      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[8]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.607      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[9]                                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.607      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[10]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.607      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.604      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[11]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[11]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.607      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[12]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[12]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.607      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[13]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.607      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.604      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[14]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[14]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.607      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.030      ; 1.604      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_l_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[15]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.033      ; 1.607      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[0]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[16]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 1.606      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[1]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[17]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 1.606      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[2]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[18]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 1.606      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[3]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[19]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 1.606      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[4]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[20]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 1.606      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[5]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[21]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 1.606      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[22]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 1.606      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[7]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[23]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 1.606      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[15]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[8]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[24]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 1.606      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[9]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[25]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 1.606      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[10]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[26]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 1.606      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[11]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.027      ; 1.601      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[27]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 1.606      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|period_h_register[13]                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.029      ; 1.603      ;
; 1.490 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_TIMER:timer|internal_counter[29]                                                                                                                                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000        ; 0.032      ; 1.606      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                                                                                                                                                       ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 1.958      ;
; 1.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 1.958      ;
; 1.608 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 1.958      ;
; 1.609 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.954      ;
; 1.609 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.954      ;
; 1.609 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.954      ;
; 1.609 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.954      ;
; 1.609 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.954      ;
; 1.609 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.954      ;
; 1.609 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.954      ;
; 1.609 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.954      ;
; 1.609 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.954      ;
; 1.609 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.954      ;
; 1.609 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.261      ; 1.954      ;
; 1.609 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.951      ;
; 1.609 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.258      ; 1.951      ;
; 1.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.943      ;
; 1.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.943      ;
; 1.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.943      ;
; 1.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.943      ;
; 1.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.943      ;
; 1.610 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.943      ;
; 1.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.951      ;
; 1.620 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.951      ;
; 1.621 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.958      ;
; 1.621 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.253      ; 1.958      ;
; 1.622 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[14]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.953      ;
; 1.622 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[18]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.953      ;
; 1.622 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[12]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.953      ;
; 1.622 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[9]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 1.953      ;
; 1.622 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[0]                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 1.958      ;
; 1.627 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.960      ;
; 1.627 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.960      ;
; 1.627 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 1.960      ;
; 1.631 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[17]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.953      ;
; 1.631 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[16]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.953      ;
; 1.637 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.947      ;
; 1.637 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.947      ;
; 1.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 2.132      ;
; 1.782 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.266      ; 2.132      ;
; 1.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 2.129      ;
; 1.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 2.129      ;
; 1.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                                                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 2.129      ;
; 1.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_JTAG_UART:jtag_uart|ac                                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 2.129      ;
; 1.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 2.129      ;
; 1.796 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.249      ; 2.129      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.958      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|tx_holding_primed                                                                                                                                                ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.955      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[0]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.955      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[1]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.955      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[2]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.955      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[3]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.955      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[4]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.955      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[5]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.955      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[6]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.955      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[7]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.955      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[8]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.955      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|slowcount[9]                                                                                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.955      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|spi_slave_select_holding_reg[12]                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.954      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|spi_slave_select_reg[12]                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.954      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|spi_slave_select_holding_reg[10]                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.954      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|spi_slave_select_holding_reg[13]                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 1.955      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|spi_slave_select_holding_reg[5]                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.954      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[3]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.958      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.958      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                           ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.958      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|spi_slave_select_holding_reg[11]                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.954      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|spi_slave_select_holding_reg[9]                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.954      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|spi_slave_select_holding_reg[15]                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.954      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|spi_slave_select_holding_reg[14]                                                                                                                                 ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.954      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|spi_slave_select_reg[14]                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.954      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|spi_slave_select_holding_reg[8]                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.954      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|spi_slave_select_reg[8]                                                                                                                                          ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.954      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|spi_slave_select_holding_reg[0]                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.954      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[4]                                                                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.958      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.958      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.958      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.958      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.958      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|spi_slave_select_holding_reg[6]                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.954      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|spi_slave_select_holding_reg[4]                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.954      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|spi_slave_select_holding_reg[3]                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.954      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|spi_slave_select_holding_reg[2]                                                                                                                                  ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.954      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.958      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.958      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3]                                                                            ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.958      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.958      ;
; 1.815 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[15]                                                                                     ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 1.958      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.958      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.949      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 1.958      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|data_rd_strobe                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.954      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|data_wr_strobe                                                                                                                                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.954      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|RRDY                                                                                                                                                             ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.954      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|ROE                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.954      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|iTOE_reg                                                                                                                                                         ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.954      ;
; 1.816 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_001|r_sync_rst ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi|TOE                                                                                                                                                              ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.954      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.737 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.272      ;
; 1.737 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.272      ;
; 1.737 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo|mem_used[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.272      ;
; 1.737 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.272      ;
; 1.737 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.272      ;
; 1.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_c9c:write_state|b_full                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.900      ;
; 1.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.900      ;
; 1.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.900      ;
; 1.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.900      ;
; 1.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_wrusedw|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.900      ;
; 1.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.900      ;
; 1.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.900      ;
; 1.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.900      ;
; 1.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.900      ;
; 1.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.900      ;
; 1.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|parity5                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.900      ;
; 1.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.900      ;
; 1.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.900      ;
; 1.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.900      ;
; 1.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:wrptr_b|counter_reg_bit[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.900      ;
; 1.763 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_ws_nbrp|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.900      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[3]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.889      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.889      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[2]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.889      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_non_empty                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.895      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.895      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.895      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.895      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rdbuw|dffe7a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.895      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[2]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.895      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[1]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.895      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[0]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.895      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.895      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.893      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.893      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.895      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.895      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.893      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|dffpipe_bd9:dffpipe_rs_dbwp|dffe7a[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.895      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.895      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.895      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.895      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe12a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.895      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe11a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.893      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe10a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.893      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.901      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.901      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.901      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.892      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.892      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.901      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.901      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.901      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe12a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.901      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.901      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.901      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.901      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.901      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.901      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.893      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.895      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.893      ;
; 1.764 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.893      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a3                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.890      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|parity4                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.890      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.890      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.890      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a1                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.890      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a0                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.890      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_o57:rdptr_g|counter3a2                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.890      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.890      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|xraddr[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.890      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|rdptrrg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.890      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.890      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.890      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|llreq                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.890      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.890      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|cntr_b9b:rdptr_b|counter_reg_bit[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.890      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_fefifo_3dc:read_state|b_one                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.890      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.891      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.891      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.891      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|a_graycounter_tc6:wrptr_g|counter6a[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.891      ;
; 1.765 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|write_delay_cycle[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.891      ;
; 1.770 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe11a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.895      ;
; 1.770 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe10a[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.895      ;
; 1.770 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|FIFO_CLEAR                                                                                      ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_tx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|alt_synch_pipe_kc8:dffpipe_ws_dgrp|dffpipe_ed9:dffpipe8|dffe9a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.895      ;
; 1.778 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 2.270      ;
; 1.778 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 2.270      ;
; 1.780 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 2.272      ;
; 1.780 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][107]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 2.272      ;
; 1.780 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem_used[1]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 2.272      ;
; 1.780 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gsensor_spi_slave_agent_rsp_fifo|mem[1][108]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.408      ; 2.272      ;
; 1.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.265      ;
; 1.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.265      ;
; 1.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lt24_buffer_flag_s1_translator|wait_latency_counter[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.265      ;
; 1.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.265      ;
; 1.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.265      ;
; 1.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.265      ;
; 1.784 ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.265      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 88
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.409
Worst Case Available Settling Time: 35.678 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                            ; 4.311  ; 0.147 ; 14.811   ; 0.686   ; 9.205               ;
;  CLOCK_50                                   ; 4.311  ; 0.178 ; 15.562   ; 1.737   ; 9.205               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 7.172  ; 0.147 ; 14.811   ; 1.608   ; 9.694               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 94.996 ; 0.180 ; 96.494   ; 1.294   ; 49.737              ;
;  altera_reserved_tck                        ; 42.476 ; 0.186 ; 48.096   ; 0.686   ; 49.293              ;
; Design-wide TNS                             ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_PENIRQ_N   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_BUSY       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LT24_ADC_DOUT       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00498 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00498 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_ADC_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_ADC_DCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_ADC_DIN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_D[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LT24_D[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_WR_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_RD_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LT24_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_RESET_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LT24_RS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LT24_LCD_ON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                         ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 6222       ; 0          ; 68       ; 2        ;
; CLOCK_50                                   ; altera_reserved_tck                        ; false path ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; CLOCK_50                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 259702325  ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 969        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 112        ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 653297     ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 28         ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 39         ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3622       ; 0          ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                          ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 6222       ; 0          ; 68       ; 2        ;
; CLOCK_50                                   ; altera_reserved_tck                        ; false path ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; altera_reserved_tck                        ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; CLOCK_50                                   ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 259702325  ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 969        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                        ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                   ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 112        ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 653297     ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 28         ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 39         ; 0          ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3622       ; 0          ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 183        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                        ; CLOCK_50                                   ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 771        ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 3          ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2593       ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3          ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 277        ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                        ; altera_reserved_tck                        ; 183        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                        ; CLOCK_50                                   ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                   ; CLOCK_50                                   ; 771        ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; CLOCK_50                                   ; 3          ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; 2593       ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 3          ; 0        ; 0        ; 0        ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; 277        ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 336   ; 336  ;
; Unconstrained Output Ports      ; 69    ; 69   ;
; Unconstrained Output Port Paths ; 1234  ; 1234 ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-----------+---------------+
; Target                                                                                                                                                                                                                                        ; Clock                                      ; Type      ; Status        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-----------+---------------+
; CLOCK_50                                                                                                                                                                                                                                      ; CLOCK_50                                   ; Base      ; Constrained   ;
; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ;                                            ; Base      ; Unconstrained ;
; DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk                                                                                                                                               ;                                            ; Base      ; Unconstrained ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] ; Generated ; Constrained   ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1]                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1] ; Generated ; Constrained   ;
; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]                                                                                                                                                                                                    ; DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] ; Generated ; Constrained   ;
; altera_reserved_tck                                                                                                                                                                                                                           ; altera_reserved_tck                        ; Base      ; Constrained   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SENSOR_INT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; Partially constrained                                                                ;
; LT24_ADC_BUSY       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DOUT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_PENIRQ_N   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SENSOR_CS_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_CS_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DIN        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_RESET_N        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_RS             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_WR_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SENSOR_INT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; Partially constrained                                                                ;
; LT24_ADC_BUSY       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DOUT       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_PENIRQ_N   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_2[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SENSOR_CS_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_CS_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DCLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_ADC_DIN        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_D[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_RESET_N        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_RS             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LT24_WR_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri Mar 11 00:19:57 2016
Info: Command: quartus_sta DE0_Nano -c DE0_Nano
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 66 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_v2j1
        Info (332166): set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp|dffpipe_ed9:dffpipe8|dffe9a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc'
Info (332104): Reading SDC File: 'DE0_Nano.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0]} -duty_cycle 50.00 -name {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]} {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0]} -phase -90.00 -duty_cycle 50.00 -name {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1]} {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]} {DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|cells[14][5] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0|pattern_reg[0] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.311               0.000 CLOCK_50 
    Info (332119):     7.172               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    42.476               0.000 altera_reserved_tck 
    Info (332119):    94.996               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     0.342               0.000 CLOCK_50 
    Info (332119):     0.342               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.811
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.811               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    15.562               0.000 CLOCK_50 
    Info (332119):    48.096               0.000 altera_reserved_tck 
    Info (332119):    96.494               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 1.246
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.246               0.000 altera_reserved_tck 
    Info (332119):     2.236               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     2.803               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     3.056               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.484               0.000 CLOCK_50 
    Info (332119):     9.694               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    49.490               0.000 altera_reserved_tck 
    Info (332119):    49.744               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 88 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 88
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.409
    Info (332114): Worst Case Available Settling Time: 32.330 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|cells[14][5] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0|pattern_reg[0] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.936
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.936               0.000 CLOCK_50 
    Info (332119):     8.399               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    43.363               0.000 altera_reserved_tck 
    Info (332119):    95.477               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 CLOCK_50 
    Info (332119):     0.298               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     0.300               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.393               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    16.059               0.000 CLOCK_50 
    Info (332119):    48.371               0.000 altera_reserved_tck 
    Info (332119):    96.885               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 1.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.125               0.000 altera_reserved_tck 
    Info (332119):     2.010               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     2.508               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     2.766               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.485               0.000 CLOCK_50 
    Info (332119):     9.715               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    49.439               0.000 altera_reserved_tck 
    Info (332119):    49.737               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 88 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 88
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.409
    Info (332114): Worst Case Available Settling Time: 33.083 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|gsensor_fifo:gsensor_fifo_rx|dcfifo:dcfifo_component|dcfifo_v2j1:auto_generated|altdpram:fiforam|cells[14][5] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk
Warning (332060): Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0|pattern_reg[0] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 11.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.106               0.000 CLOCK_50 
    Info (332119):    12.457               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    45.912               0.000 altera_reserved_tck 
    Info (332119):    97.175               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.147               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     0.178               0.000 CLOCK_50 
    Info (332119):     0.180               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.893
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.893               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    17.322               0.000 CLOCK_50 
    Info (332119):    49.213               0.000 altera_reserved_tck 
    Info (332119):    97.917               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.686               0.000 altera_reserved_tck 
    Info (332119):     1.294               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
    Info (332119):     1.608               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):     1.737               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.205               0.000 CLOCK_50 
    Info (332119):     9.750               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[0] 
    Info (332119):    49.293               0.000 altera_reserved_tck 
    Info (332119):    49.780               0.000 DE0_LT24_SOPC_inst|alt_pll|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 88 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 88
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.409
    Info (332114): Worst Case Available Settling Time: 35.678 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 1207 megabytes
    Info: Processing ended: Fri Mar 11 00:20:05 2016
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:10


