// Seed: 2582886908
module module_0 (
    input wire id_0,
    input wand id_1
);
  wire  id_3;
  wire  id_4;
  uwire id_5;
  wire  id_6;
  wire  id_7;
  reg id_8, id_9, id_10, id_11;
  always @(posedge 1'd0 or posedge id_0)
    if (id_0) id_11 <= 1;
    else id_5 = 1;
  wire id_12;
endmodule
module module_0 (
    input wand id_0,
    output wire id_1,
    input uwire id_2,
    output tri id_3,
    input uwire module_1,
    output tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output tri id_10,
    input supply0 id_11,
    output wire id_12,
    input tri0 id_13
);
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_8,
      id_11
  );
  assign modCall_1.id_9 = 0;
endmodule
