<profile>

<section name = "Vitis HLS Report for 'v_vcresampler_core'" level="0">
<item name = "Date">Fri Nov 15 11:03:04 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.33 ns, 3.748 ns, 1.44 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1073872892, 5.334 ns, 5.728 sec, 1, 1073872892, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138">v_vcresampler_core_Pipeline_VITIS_LOOP_955_2, 3, 32771, 16.002 ns, 0.175 ms, 3, 32771, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_953_1">0, 1073872891, 5 ~ 32773, -, -, 0 ~ 32767, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 126, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 76, 253, -</column>
<column name="Memory">6, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 92, -</column>
<column name="Register">-, -, 100, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138">v_vcresampler_core_Pipeline_VITIS_LOOP_955_2, 0, 0, 76, 253, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="linebuf_c_U">v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W, 2, 0, 0, 0, 3840, 8, 1, 30720</column>
<column name="linebuf_c_2_U">v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W, 2, 0, 0, 0, 3840, 8, 1, 30720</column>
<column name="linebuf_y_U">v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W, 2, 0, 0, 0, 3840, 8, 1, 30720</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln953_2_fu_193_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln953_fu_174_p2">+, 0, 0, 20, 13, 13</column>
<column name="out_y_fu_199_p2">-, 0, 0, 20, 13, 13</column>
<column name="cmp105_i_fu_215_p2">icmp, 0, 0, 20, 13, 1</column>
<column name="cmp33_i_fu_209_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="icmp_ln953_fu_188_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="rev_fu_230_p2">xor, 0, 0, 2, 1, 2</column>
<column name="yOffset_fu_160_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="HwReg_height_blk_n">9, 2, 1, 2</column>
<column name="HwReg_height_c_blk_n">9, 2, 1, 2</column>
<column name="HwReg_width_blk_n">9, 2, 1, 2</column>
<column name="HwReg_width_c_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="stream_out_hresampled_read">9, 2, 1, 2</column>
<column name="stream_out_vresampled_write">9, 2, 1, 2</column>
<column name="y_fu_88">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln953_reg_294">13, 0, 13, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cmp105_i_reg_312">1, 0, 1, 0</column>
<column name="cmp33_i_reg_307">1, 0, 1, 0</column>
<column name="empty_reg_302">1, 0, 1, 0</column>
<column name="grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg">1, 0, 1, 0</column>
<column name="loopWidth_reg_279">12, 0, 12, 0</column>
<column name="p_0_0_0_0_0423600_lcssa623_i_fu_68">8, 0, 8, 0</column>
<column name="p_0_0_0_0_0423606_lcssa632_i_fu_80">8, 0, 8, 0</column>
<column name="p_0_1_0_0_0602_lcssa626_i_fu_72">8, 0, 8, 0</column>
<column name="p_0_1_0_0_0608_lcssa635_i_fu_84">8, 0, 8, 0</column>
<column name="p_0_2_0_0_0604_lcssa629_i_fu_76">8, 0, 8, 0</column>
<column name="rev_reg_317">1, 0, 1, 0</column>
<column name="y_fu_88">13, 0, 13, 0</column>
<column name="zext_ln907_reg_284">1, 0, 13, 12</column>
<column name="zext_ln951_reg_289">12, 0, 13, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, v_vcresampler_core, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, v_vcresampler_core, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, v_vcresampler_core, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, v_vcresampler_core, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, v_vcresampler_core, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, v_vcresampler_core, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, v_vcresampler_core, return value</column>
<column name="stream_out_hresampled_dout">in, 24, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_num_data_valid">in, 5, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_fifo_cap">in, 5, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_empty_n">in, 1, ap_fifo, stream_out_hresampled, pointer</column>
<column name="stream_out_hresampled_read">out, 1, ap_fifo, stream_out_hresampled, pointer</column>
<column name="HwReg_height_dout">in, 12, ap_fifo, HwReg_height, pointer</column>
<column name="HwReg_height_num_data_valid">in, 2, ap_fifo, HwReg_height, pointer</column>
<column name="HwReg_height_fifo_cap">in, 2, ap_fifo, HwReg_height, pointer</column>
<column name="HwReg_height_empty_n">in, 1, ap_fifo, HwReg_height, pointer</column>
<column name="HwReg_height_read">out, 1, ap_fifo, HwReg_height, pointer</column>
<column name="HwReg_width_dout">in, 12, ap_fifo, HwReg_width, pointer</column>
<column name="HwReg_width_num_data_valid">in, 2, ap_fifo, HwReg_width, pointer</column>
<column name="HwReg_width_fifo_cap">in, 2, ap_fifo, HwReg_width, pointer</column>
<column name="HwReg_width_empty_n">in, 1, ap_fifo, HwReg_width, pointer</column>
<column name="HwReg_width_read">out, 1, ap_fifo, HwReg_width, pointer</column>
<column name="p_read">in, 1, ap_none, p_read, scalar</column>
<column name="stream_out_vresampled_din">out, 24, ap_fifo, stream_out_vresampled, pointer</column>
<column name="stream_out_vresampled_num_data_valid">in, 5, ap_fifo, stream_out_vresampled, pointer</column>
<column name="stream_out_vresampled_fifo_cap">in, 5, ap_fifo, stream_out_vresampled, pointer</column>
<column name="stream_out_vresampled_full_n">in, 1, ap_fifo, stream_out_vresampled, pointer</column>
<column name="stream_out_vresampled_write">out, 1, ap_fifo, stream_out_vresampled, pointer</column>
<column name="HwReg_width_c_din">out, 12, ap_fifo, HwReg_width_c, pointer</column>
<column name="HwReg_width_c_num_data_valid">in, 2, ap_fifo, HwReg_width_c, pointer</column>
<column name="HwReg_width_c_fifo_cap">in, 2, ap_fifo, HwReg_width_c, pointer</column>
<column name="HwReg_width_c_full_n">in, 1, ap_fifo, HwReg_width_c, pointer</column>
<column name="HwReg_width_c_write">out, 1, ap_fifo, HwReg_width_c, pointer</column>
<column name="HwReg_height_c_din">out, 12, ap_fifo, HwReg_height_c, pointer</column>
<column name="HwReg_height_c_num_data_valid">in, 2, ap_fifo, HwReg_height_c, pointer</column>
<column name="HwReg_height_c_fifo_cap">in, 2, ap_fifo, HwReg_height_c, pointer</column>
<column name="HwReg_height_c_full_n">in, 1, ap_fifo, HwReg_height_c, pointer</column>
<column name="HwReg_height_c_write">out, 1, ap_fifo, HwReg_height_c, pointer</column>
</table>
</item>
</section>
</profile>
