// Seed: 1107214417
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout tri id_1;
  assign id_1 = (-1 === id_1) > !id_1;
endmodule
module module_1 #(
    parameter id_15 = 32'd15,
    parameter id_16 = 32'd27,
    parameter id_22 = 32'd4,
    parameter id_9  = 32'd29
) (
    output wor id_0,
    output supply1 id_1,
    output wand id_2
    , id_20,
    input tri id_3,
    output tri1 id_4
    , id_21,
    output uwire id_5,
    inout supply1 id_6,
    input wand id_7,
    output tri1 id_8,
    input uwire _id_9,
    input tri0 id_10,
    output tri1 id_11,
    input wor id_12,
    input wand id_13,
    input tri0 id_14,
    input tri _id_15,
    input tri0 _id_16,
    output tri1 id_17,
    output supply0 id_18
);
  assign id_5 = id_6 - id_16;
  wire _id_22;
  ;
  module_0 modCall_1 (
      id_21,
      id_20,
      id_21
  );
  wire [~  id_22 : -1] id_23;
  logic [id_9  /  id_16  |  -1  |  1 : id_15] id_24;
endmodule
