module partsel_00646(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire signed [2:24] x4;
  wire signed [1:30] x5;
  wire signed [6:27] x6;
  wire signed [3:24] x7;
  wire signed [5:28] x8;
  wire [1:30] x9;
  wire [24:2] x10;
  wire signed [2:25] x11;
  wire [1:25] x12;
  wire signed [31:2] x13;
  wire signed [29:0] x14;
  wire [5:31] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [27:0] p0 = 30443128;
  localparam signed [3:25] p1 = 802337248;
  localparam signed [24:2] p2 = 537248114;
  localparam signed [31:7] p3 = 194927630;
  assign x4 = (ctrl[1] || !ctrl[3] || !ctrl[1] ? ({2{p0[2 + s3 +: 6]}} | {{2{(!ctrl[1] && ctrl[2] || ctrl[2] ? x1[13 +: 2] : (x3[21 -: 3] | x1[22 + s3 +: 6]))}}, x0[16]}) : x0[11 + s2]);
  assign x5 = x2[22];
  assign x6 = {2{(((!ctrl[1] && !ctrl[0] && !ctrl[0] ? x5[14 +: 4] : p0[4 + s3 +: 5]) ^ p3) | p2[12 + s0 +: 8])}};
  assign x7 = p0[7 + s0];
  assign x8 = (ctrl[1] || ctrl[1] || !ctrl[2] ? (!ctrl[3] || ctrl[2] && !ctrl[3] ? {2{({2{p0}} ^ x2[17 + s2 -: 4])}} : x0[14 + s3 +: 4]) : p0);
  assign x9 = p3[17 + s0 +: 8];
  assign x10 = p1;
  assign x11 = {2{{2{(((x7 | x9[8 + s2 -: 4]) + (x5[21 -: 3] & p1)) & ({x6[7 + s2], (p3[20] - x2)} + (ctrl[3] || !ctrl[2] && ctrl[3] ? p2[30 + s0 +: 6] : p2)))}}}};
  assign x12 = p2[8 + s2 +: 7];
  assign x13 = p3[19 +: 2];
  assign x14 = p3[17];
  assign x15 = (p3[9] & ((x6[16 + s1] ^ ((p3[14 + s1 -: 7] & p1[18 + s2 +: 6]) | {p1, x11})) | x0[19 + s3]));
  assign y0 = ({2{(ctrl[3] || !ctrl[1] || !ctrl[3] ? (p2[20] + (x10[25 + s0 +: 2] + x8[12 +: 4])) : p1)}} ^ p0);
  assign y1 = x2[14 -: 2];
  assign y2 = x14[12 + s0 +: 2];
  assign y3 = {2{{2{p2[26 + s2 +: 3]}}}};
endmodule
