// Seed: 3880131560
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_7 = id_1;
  assign id_3 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  parameter id_3 = id_1;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    inout uwire id_0
);
  tri0 id_2;
  wire id_4;
  logic [7:0] id_5;
  assign id_2 = -1;
  always assign id_3 = id_3 == -1;
  wire id_6;
  assign id_0 = -1;
  assign id_0 = id_2;
  wire id_7, id_8;
  assign id_5[1] = 1;
  localparam id_9 = id_9;
  wand id_10;
  module_0 modCall_1 (
      id_9,
      id_6,
      id_8,
      id_7,
      id_6,
      id_6
  );
  always id_2 = id_10;
  always
    if (1 == id_8);
    else;
endmodule
