# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 250033941 # Weave simulation time
 time: # Simulator time breakdown
  init: 1769963077831
  bound: 5899375722
  weave: 789411417
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 8428 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 84281052 # Simulated unhalted cycles
   cCycles: 9880967 # Cycles due to contention stalls
   instrs: 100005353 # Simulated instructions
   uops: 132220505 # Retired micro-ops
   bbls: 1458020 # Basic blocks
   approxInstrs: 967603 # Instrs with approx uop decoding
   mispredBranches: 1057 # Mispredicted branches
   condBranches: 120269 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 6773088 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 4032421 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 1989 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1781 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 243936 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 35402927 # Filtered GETS hits
   fhGETX: 9143731 # Filtered GETX hits
   hGETS: 6800126 # GETS hits
   hGETX: 2065071 # GETX hits
   mGETS: 618559 # GETS misses
   mGETXIM: 140151 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 13362 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 62475058 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 250479 # GETS hits
   hGETX: 4 # GETX hits
   mGETS: 370069 # GETS misses
   mGETXIM: 140147 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 606914 # Clean evictions (from lower level)
   PUTX: 137925 # Dirty evictions (from lower level)
   INV: 65599 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 55112004 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 24884 # GETS hits
   hGETX: 9034 # GETX hits
   mGETS: 345185 # GETS misses
   mGETXIM: 131113 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 317298 # Clean evictions (from lower level)
   PUTX: 123353 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 42866820 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 119150 # Read requests
   wr: 33398 # Write requests
   rdlat: 17413733 # Total latency experienced by read requests
   wrlat: 5544930 # Total latency experienced by write requests
   rdhits: 10 # Read row hits
   wrhits: 101 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 77060
    14: 19894
    15: 6283
    16: 1624
    17: 5022
    18: 1303
    19: 1203
    20: 775
    21: 283
    22: 562
    23: 159
    24: 485
    25: 2818
    26: 420
    27: 50
    28: 56
    29: 65
    30: 50
    31: 48
    32: 66
    33: 56
    34: 71
    35: 81
    36: 62
    37: 66
    38: 76
    39: 75
    40: 60
    41: 57
    42: 60
    43: 61
    44: 23
    45: 16
    46: 16
    47: 24
    48: 38
    49: 17
    50: 14
    51: 10
    52: 5
    53: 4
    54: 5
    55: 10
    56: 6
    57: 3
    58: 3
    59: 5
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 119253 # Read requests
   wr: 33385 # Write requests
   rdlat: 17451084 # Total latency experienced by read requests
   wrlat: 5570548 # Total latency experienced by write requests
   rdhits: 9 # Read row hits
   wrhits: 92 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 1
    13: 77001
    14: 19994
    15: 6265
    16: 1602
    17: 5044
    18: 1324
    19: 1181
    20: 753
    21: 271
    22: 602
    23: 153
    24: 508
    25: 2779
    26: 426
    27: 51
    28: 82
    29: 66
    30: 63
    31: 54
    32: 51
    33: 58
    34: 61
    35: 70
    36: 88
    37: 65
    38: 74
    39: 58
    40: 87
    41: 63
    42: 73
    43: 49
    44: 30
    45: 16
    46: 18
    47: 26
    48: 44
    49: 26
    50: 7
    51: 10
    52: 11
    53: 7
    54: 7
    55: 13
    56: 7
    57: 2
    58: 9
    59: 2
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 119022 # Read requests
   wr: 33434 # Write requests
   rdlat: 17405028 # Total latency experienced by read requests
   wrlat: 5540168 # Total latency experienced by write requests
   rdhits: 5 # Read row hits
   wrhits: 89 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 76961
    14: 19902
    15: 6239
    16: 1598
    17: 5029
    18: 1274
    19: 1209
    20: 766
    21: 254
    22: 601
    23: 175
    24: 463
    25: 2811
    26: 419
    27: 67
    28: 65
    29: 69
    30: 61
    31: 61
    32: 58
    33: 63
    34: 62
    35: 75
    36: 73
    37: 62
    38: 65
    39: 80
    40: 84
    41: 62
    42: 63
    43: 52
    44: 27
    45: 12
    46: 16
    47: 33
    48: 33
    49: 11
    50: 12
    51: 10
    52: 3
    53: 7
    54: 4
    55: 13
    56: 5
    57: 7
    58: 3
    59: 2
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 118868 # Read requests
   wr: 33407 # Write requests
   rdlat: 17398590 # Total latency experienced by read requests
   wrlat: 5535387 # Total latency experienced by write requests
   rdhits: 3 # Read row hits
   wrhits: 92 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 2
    13: 76878
    14: 19869
    15: 6255
    16: 1588
    17: 5001
    18: 1322
    19: 1138
    20: 776
    21: 247
    22: 575
    23: 155
    24: 425
    25: 2794
    26: 458
    27: 49
    28: 74
    29: 66
    30: 59
    31: 45
    32: 65
    33: 69
    34: 64
    35: 68
    36: 78
    37: 68
    38: 74
    39: 74
    40: 90
    41: 78
    42: 70
    43: 63
    44: 31
    45: 19
    46: 13
    47: 20
    48: 43
    49: 23
    50: 18
    51: 13
    52: 11
    53: 9
    54: 7
    55: 8
    56: 6
    57: 3
    58: 5
    59: 2
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 8428
  rqSzHist: # Run queue size histogram
   0: 8428
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 84281052
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100005353
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
