library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity DeclaracionConcurrente is
    Port ( a : in  STD_LOGIC;
           b : in  STD_LOGIC;
           c : in  STD_LOGIC;
           d : in  STD_LOGIC;
           e : in  STD_LOGIC;
           f : in  STD_LOGIC;
           x : out  STD_LOGIC_VECTOR (2 downto 0));
end DeclaracionConcurrente;

architecture Behavioral of DeclaracionConcurrente is

begin

		x(0) <= not(a xnor b);
		x(1) <= not(((c and d) or x1) nand ((c and d) and (e xor f)));
		x(2) <= ((c and d) and (e xor f));
		
end Behavioral;