#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1ec05f0 .scope module, "testFullAdder" "testFullAdder" 2 5;
 .timescale -9 -12;
v0x1f16dd0_0 .var "a", 3 0;
v0x1f16e70_0 .var "b", 3 0;
v0x1f16ef0_0 .net "carryout", 0 0, L_0x1f18e60; 1 drivers
v0x1f16fc0_0 .net "overflow", 0 0, L_0x1f19060; 1 drivers
RS_0x7f3d32ea2618 .resolv tri, L_0x1f176c0, L_0x1f17f90, L_0x1f18750, L_0x1f18fc0;
v0x1f17040_0 .net8 "sum", 3 0, RS_0x7f3d32ea2618; 4 drivers
S_0x1ebd580 .scope module, "adder4bit" "FullAdder4bit" 2 13, 3 28, S_0x1ec05f0;
 .timescale -9 -12;
L_0x1f19060/d .functor XOR 1, L_0x1f185f0, L_0x1f18e60, C4<0>, C4<0>;
L_0x1f19060 .delay (50000,50000,50000) L_0x1f19060/d;
v0x1f167d0_0 .net "a", 3 0, v0x1f16dd0_0; 1 drivers
v0x1f16890_0 .net "b", 3 0, v0x1f16e70_0; 1 drivers
v0x1f16930_0 .alias "carryout", 0 0, v0x1f16ef0_0;
v0x1f169e0_0 .net "co0", 0 0, L_0x1f17580; 1 drivers
v0x1f16ae0_0 .net "co1", 0 0, L_0x1f17e30; 1 drivers
v0x1f16bb0_0 .net "co2", 0 0, L_0x1f185f0; 1 drivers
v0x1f16c80_0 .alias "overflow", 0 0, v0x1f16fc0_0;
v0x1f16d00_0 .alias "sum", 3 0, v0x1f17040_0;
L_0x1f176c0 .part/pv L_0x1f17200, 0, 1, 4;
L_0x1f177b0 .part v0x1f16dd0_0, 0, 1;
L_0x1f178a0 .part v0x1f16e70_0, 0, 1;
L_0x1f17f90 .part/pv L_0x1f17ae0, 1, 1, 4;
L_0x1f18030 .part v0x1f16dd0_0, 1, 1;
L_0x1f180d0 .part v0x1f16e70_0, 1, 1;
L_0x1f18750 .part/pv L_0x1f182a0, 2, 1, 4;
L_0x1f18880 .part v0x1f16dd0_0, 2, 1;
L_0x1f189b0 .part v0x1f16e70_0, 2, 1;
L_0x1f18fc0 .part/pv L_0x1f18b60, 3, 1, 4;
L_0x1f190c0 .part v0x1f16dd0_0, 3, 1;
L_0x1f19160 .part v0x1f16e70_0, 3, 1;
S_0x1f161a0 .scope module, "adder0" "structuralFullAdder" 3 39, 3 9, S_0x1ebd580;
 .timescale -9 -12;
L_0x1f170c0/d .functor XOR 1, L_0x1f177b0, L_0x1f178a0, C4<0>, C4<0>;
L_0x1f170c0 .delay (50000,50000,50000) L_0x1f170c0/d;
L_0x1f17200/d .functor XOR 1, L_0x1f170c0, C4<0>, C4<0>, C4<0>;
L_0x1f17200 .delay (50000,50000,50000) L_0x1f17200/d;
L_0x1f17320/d .functor AND 1, L_0x1f177b0, L_0x1f178a0, C4<1>, C4<1>;
L_0x1f17320 .delay (50000,50000,50000) L_0x1f17320/d;
L_0x1f17490/d .functor AND 1, C4<0>, L_0x1f170c0, C4<1>, C4<1>;
L_0x1f17490 .delay (50000,50000,50000) L_0x1f17490/d;
L_0x1f17580/d .functor OR 1, L_0x1f17490, L_0x1f17320, C4<0>, C4<0>;
L_0x1f17580 .delay (50000,50000,50000) L_0x1f17580/d;
v0x1f16290_0 .net "And_AB", 0 0, L_0x1f17320; 1 drivers
v0x1f16350_0 .net "And_XorAB_C", 0 0, L_0x1f17490; 1 drivers
v0x1f163f0_0 .net "Xor_AB", 0 0, L_0x1f170c0; 1 drivers
v0x1f16490_0 .net "a", 0 0, L_0x1f177b0; 1 drivers
v0x1f16540_0 .net "b", 0 0, L_0x1f178a0; 1 drivers
v0x1f165e0_0 .net "carryin", 0 0, C4<0>; 1 drivers
v0x1f16680_0 .alias "carryout", 0 0, v0x1f169e0_0;
v0x1f16700_0 .net "sum", 0 0, L_0x1f17200; 1 drivers
S_0x1f15b70 .scope module, "adder1" "structuralFullAdder" 3 40, 3 9, S_0x1ebd580;
 .timescale -9 -12;
L_0x1f179d0/d .functor XOR 1, L_0x1f18030, L_0x1f180d0, C4<0>, C4<0>;
L_0x1f179d0 .delay (50000,50000,50000) L_0x1f179d0/d;
L_0x1f17ae0/d .functor XOR 1, L_0x1f179d0, L_0x1f17580, C4<0>, C4<0>;
L_0x1f17ae0 .delay (50000,50000,50000) L_0x1f17ae0/d;
L_0x1f17c10/d .functor AND 1, L_0x1f18030, L_0x1f180d0, C4<1>, C4<1>;
L_0x1f17c10 .delay (50000,50000,50000) L_0x1f17c10/d;
L_0x1f17d70/d .functor AND 1, L_0x1f17580, L_0x1f179d0, C4<1>, C4<1>;
L_0x1f17d70 .delay (50000,50000,50000) L_0x1f17d70/d;
L_0x1f17e30/d .functor OR 1, L_0x1f17d70, L_0x1f17c10, C4<0>, C4<0>;
L_0x1f17e30 .delay (50000,50000,50000) L_0x1f17e30/d;
v0x1f15c60_0 .net "And_AB", 0 0, L_0x1f17c10; 1 drivers
v0x1f15d20_0 .net "And_XorAB_C", 0 0, L_0x1f17d70; 1 drivers
v0x1f15dc0_0 .net "Xor_AB", 0 0, L_0x1f179d0; 1 drivers
v0x1f15e60_0 .net "a", 0 0, L_0x1f18030; 1 drivers
v0x1f15f10_0 .net "b", 0 0, L_0x1f180d0; 1 drivers
v0x1f15fb0_0 .alias "carryin", 0 0, v0x1f169e0_0;
v0x1f16050_0 .alias "carryout", 0 0, v0x1f16ae0_0;
v0x1f160d0_0 .net "sum", 0 0, L_0x1f17ae0; 1 drivers
S_0x1f15570 .scope module, "adder2" "structuralFullAdder" 3 41, 3 9, S_0x1ebd580;
 .timescale -9 -12;
L_0x1f181b0/d .functor XOR 1, L_0x1f18880, L_0x1f189b0, C4<0>, C4<0>;
L_0x1f181b0 .delay (50000,50000,50000) L_0x1f181b0/d;
L_0x1f182a0/d .functor XOR 1, L_0x1f181b0, L_0x1f17e30, C4<0>, C4<0>;
L_0x1f182a0 .delay (50000,50000,50000) L_0x1f182a0/d;
L_0x1f183d0/d .functor AND 1, L_0x1f18880, L_0x1f189b0, C4<1>, C4<1>;
L_0x1f183d0 .delay (50000,50000,50000) L_0x1f183d0/d;
L_0x1f18530/d .functor AND 1, L_0x1f17e30, L_0x1f181b0, C4<1>, C4<1>;
L_0x1f18530 .delay (50000,50000,50000) L_0x1f18530/d;
L_0x1f185f0/d .functor OR 1, L_0x1f18530, L_0x1f183d0, C4<0>, C4<0>;
L_0x1f185f0 .delay (50000,50000,50000) L_0x1f185f0/d;
v0x1f15660_0 .net "And_AB", 0 0, L_0x1f183d0; 1 drivers
v0x1f15720_0 .net "And_XorAB_C", 0 0, L_0x1f18530; 1 drivers
v0x1f157c0_0 .net "Xor_AB", 0 0, L_0x1f181b0; 1 drivers
v0x1f15860_0 .net "a", 0 0, L_0x1f18880; 1 drivers
v0x1f158e0_0 .net "b", 0 0, L_0x1f189b0; 1 drivers
v0x1f15980_0 .alias "carryin", 0 0, v0x1f16ae0_0;
v0x1f15a20_0 .alias "carryout", 0 0, v0x1f16bb0_0;
v0x1f15aa0_0 .net "sum", 0 0, L_0x1f182a0; 1 drivers
S_0x1ea80c0 .scope module, "adder3" "structuralFullAdder" 3 42, 3 9, S_0x1ebd580;
 .timescale -9 -12;
L_0x1f18ae0/d .functor XOR 1, L_0x1f190c0, L_0x1f19160, C4<0>, C4<0>;
L_0x1f18ae0 .delay (50000,50000,50000) L_0x1f18ae0/d;
L_0x1f18b60/d .functor XOR 1, L_0x1f18ae0, L_0x1f185f0, C4<0>, C4<0>;
L_0x1f18b60 .delay (50000,50000,50000) L_0x1f18b60/d;
L_0x1f18c90/d .functor AND 1, L_0x1f190c0, L_0x1f19160, C4<1>, C4<1>;
L_0x1f18c90 .delay (50000,50000,50000) L_0x1f18c90/d;
L_0x1f18da0/d .functor AND 1, L_0x1f185f0, L_0x1f18ae0, C4<1>, C4<1>;
L_0x1f18da0 .delay (50000,50000,50000) L_0x1f18da0/d;
L_0x1f18e60/d .functor OR 1, L_0x1f18da0, L_0x1f18c90, C4<0>, C4<0>;
L_0x1f18e60 .delay (50000,50000,50000) L_0x1f18e60/d;
v0x1ea8b40_0 .net "And_AB", 0 0, L_0x1f18c90; 1 drivers
v0x1f15070_0 .net "And_XorAB_C", 0 0, L_0x1f18da0; 1 drivers
v0x1f15110_0 .net "Xor_AB", 0 0, L_0x1f18ae0; 1 drivers
v0x1f151b0_0 .net "a", 0 0, L_0x1f190c0; 1 drivers
v0x1f15260_0 .net "b", 0 0, L_0x1f19160; 1 drivers
v0x1f15300_0 .alias "carryin", 0 0, v0x1f16bb0_0;
v0x1f153e0_0 .alias "carryout", 0 0, v0x1f16ef0_0;
v0x1f15480_0 .net "sum", 0 0, L_0x1f18b60; 1 drivers
    .scope S_0x1ec05f0;
T_0 ;
    %vpi_call 2 21 "$display", "a3  a2  a1  a0 | b3  b2  b1  b0 | CO  s3  s2  s1  s0  | OF";
    %set/v v0x1f16dd0_0, 1, 4;
    %set/v v0x1f16e70_0, 1, 4;
    %delay 1000000, 0;
    %vpi_call 2 27 "$display", "%b   %b   %b   %b  | %b   %b   %b   %b  | %b   %b   %b   %b   %b   | %b  ", &PV<v0x1f16dd0_0, 3, 1>, &PV<v0x1f16dd0_0, 2, 1>, &PV<v0x1f16dd0_0, 1, 1>, &PV<v0x1f16dd0_0, 0, 1>, &PV<v0x1f16e70_0, 3, 1>, &PV<v0x1f16e70_0, 2, 1>, &PV<v0x1f16e70_0, 1, 1>, &PV<v0x1f16e70_0, 0, 1>, v0x1f16ef0_0, &PV<v0x1f17040_0, 3, 1>, &PV<v0x1f17040_0, 2, 1>, &PV<v0x1f17040_0, 1, 1>, &PV<v0x1f17040_0, 0, 1>, v0x1f16fc0_0;
    %movi 8, 11, 4;
    %set/v v0x1f16dd0_0, 8, 4;
    %movi 8, 11, 4;
    %set/v v0x1f16e70_0, 8, 4;
    %delay 1000000, 0;
    %vpi_call 2 29 "$display", "%b   %b   %b   %b  | %b   %b   %b   %b  | %b   %b   %b   %b   %b   | %b  ", &PV<v0x1f16dd0_0, 3, 1>, &PV<v0x1f16dd0_0, 2, 1>, &PV<v0x1f16dd0_0, 1, 1>, &PV<v0x1f16dd0_0, 0, 1>, &PV<v0x1f16e70_0, 3, 1>, &PV<v0x1f16e70_0, 2, 1>, &PV<v0x1f16e70_0, 1, 1>, &PV<v0x1f16e70_0, 0, 1>, v0x1f16ef0_0, &PV<v0x1f17040_0, 3, 1>, &PV<v0x1f17040_0, 2, 1>, &PV<v0x1f17040_0, 1, 1>, &PV<v0x1f17040_0, 0, 1>, v0x1f16fc0_0;
    %movi 8, 14, 4;
    %set/v v0x1f16dd0_0, 8, 4;
    %movi 8, 12, 4;
    %set/v v0x1f16e70_0, 8, 4;
    %delay 1000000, 0;
    %vpi_call 2 31 "$display", "%b   %b   %b   %b  | %b   %b   %b   %b  | %b   %b   %b   %b   %b   | %b  ", &PV<v0x1f16dd0_0, 3, 1>, &PV<v0x1f16dd0_0, 2, 1>, &PV<v0x1f16dd0_0, 1, 1>, &PV<v0x1f16dd0_0, 0, 1>, &PV<v0x1f16e70_0, 3, 1>, &PV<v0x1f16e70_0, 2, 1>, &PV<v0x1f16e70_0, 1, 1>, &PV<v0x1f16e70_0, 0, 1>, v0x1f16ef0_0, &PV<v0x1f17040_0, 3, 1>, &PV<v0x1f17040_0, 2, 1>, &PV<v0x1f17040_0, 1, 1>, &PV<v0x1f17040_0, 0, 1>, v0x1f16fc0_0;
    %set/v v0x1f16dd0_0, 1, 4;
    %movi 8, 8, 4;
    %set/v v0x1f16e70_0, 8, 4;
    %delay 1000000, 0;
    %vpi_call 2 33 "$display", "%b   %b   %b   %b  | %b   %b   %b   %b  | %b   %b   %b   %b   %b   | %b  ", &PV<v0x1f16dd0_0, 3, 1>, &PV<v0x1f16dd0_0, 2, 1>, &PV<v0x1f16dd0_0, 1, 1>, &PV<v0x1f16dd0_0, 0, 1>, &PV<v0x1f16e70_0, 3, 1>, &PV<v0x1f16e70_0, 2, 1>, &PV<v0x1f16e70_0, 1, 1>, &PV<v0x1f16e70_0, 0, 1>, v0x1f16ef0_0, &PV<v0x1f17040_0, 3, 1>, &PV<v0x1f17040_0, 2, 1>, &PV<v0x1f17040_0, 1, 1>, &PV<v0x1f17040_0, 0, 1>, v0x1f16fc0_0;
    %movi 8, 3, 4;
    %set/v v0x1f16dd0_0, 8, 4;
    %movi 8, 3, 4;
    %set/v v0x1f16e70_0, 8, 4;
    %delay 1000000, 0;
    %vpi_call 2 35 "$display", "%b   %b   %b   %b  | %b   %b   %b   %b  | %b   %b   %b   %b   %b   | %b  ", &PV<v0x1f16dd0_0, 3, 1>, &PV<v0x1f16dd0_0, 2, 1>, &PV<v0x1f16dd0_0, 1, 1>, &PV<v0x1f16dd0_0, 0, 1>, &PV<v0x1f16e70_0, 3, 1>, &PV<v0x1f16e70_0, 2, 1>, &PV<v0x1f16e70_0, 1, 1>, &PV<v0x1f16e70_0, 0, 1>, v0x1f16ef0_0, &PV<v0x1f17040_0, 3, 1>, &PV<v0x1f17040_0, 2, 1>, &PV<v0x1f17040_0, 1, 1>, &PV<v0x1f17040_0, 0, 1>, v0x1f16fc0_0;
    %movi 8, 5, 4;
    %set/v v0x1f16dd0_0, 8, 4;
    %movi 8, 5, 4;
    %set/v v0x1f16e70_0, 8, 4;
    %delay 1000000, 0;
    %vpi_call 2 37 "$display", "%b   %b   %b   %b  | %b   %b   %b   %b  | %b   %b   %b   %b   %b   | %b  ", &PV<v0x1f16dd0_0, 3, 1>, &PV<v0x1f16dd0_0, 2, 1>, &PV<v0x1f16dd0_0, 1, 1>, &PV<v0x1f16dd0_0, 0, 1>, &PV<v0x1f16e70_0, 3, 1>, &PV<v0x1f16e70_0, 2, 1>, &PV<v0x1f16e70_0, 1, 1>, &PV<v0x1f16e70_0, 0, 1>, v0x1f16ef0_0, &PV<v0x1f17040_0, 3, 1>, &PV<v0x1f17040_0, 2, 1>, &PV<v0x1f17040_0, 1, 1>, &PV<v0x1f17040_0, 0, 1>, v0x1f16fc0_0;
    %movi 8, 1, 4;
    %set/v v0x1f16dd0_0, 8, 4;
    %movi 8, 2, 4;
    %set/v v0x1f16e70_0, 8, 4;
    %delay 1000000, 0;
    %vpi_call 2 39 "$display", "%b   %b   %b   %b  | %b   %b   %b   %b  | %b   %b   %b   %b   %b   | %b  ", &PV<v0x1f16dd0_0, 3, 1>, &PV<v0x1f16dd0_0, 2, 1>, &PV<v0x1f16dd0_0, 1, 1>, &PV<v0x1f16dd0_0, 0, 1>, &PV<v0x1f16e70_0, 3, 1>, &PV<v0x1f16e70_0, 2, 1>, &PV<v0x1f16e70_0, 1, 1>, &PV<v0x1f16e70_0, 0, 1>, v0x1f16ef0_0, &PV<v0x1f17040_0, 3, 1>, &PV<v0x1f17040_0, 2, 1>, &PV<v0x1f17040_0, 1, 1>, &PV<v0x1f17040_0, 0, 1>, v0x1f16fc0_0;
    %movi 8, 7, 4;
    %set/v v0x1f16dd0_0, 8, 4;
    %movi 8, 2, 4;
    %set/v v0x1f16e70_0, 8, 4;
    %delay 1000000, 0;
    %vpi_call 2 41 "$display", "%b   %b   %b   %b  | %b   %b   %b   %b  | %b   %b   %b   %b   %b   | %b  ", &PV<v0x1f16dd0_0, 3, 1>, &PV<v0x1f16dd0_0, 2, 1>, &PV<v0x1f16dd0_0, 1, 1>, &PV<v0x1f16dd0_0, 0, 1>, &PV<v0x1f16e70_0, 3, 1>, &PV<v0x1f16e70_0, 2, 1>, &PV<v0x1f16e70_0, 1, 1>, &PV<v0x1f16e70_0, 0, 1>, v0x1f16ef0_0, &PV<v0x1f17040_0, 3, 1>, &PV<v0x1f17040_0, 2, 1>, &PV<v0x1f17040_0, 1, 1>, &PV<v0x1f17040_0, 0, 1>, v0x1f16fc0_0;
    %movi 8, 1, 4;
    %set/v v0x1f16dd0_0, 8, 4;
    %movi 8, 8, 4;
    %set/v v0x1f16e70_0, 8, 4;
    %delay 1000000, 0;
    %vpi_call 2 43 "$display", "%b   %b   %b   %b  | %b   %b   %b   %b  | %b   %b   %b   %b   %b   | %b  ", &PV<v0x1f16dd0_0, 3, 1>, &PV<v0x1f16dd0_0, 2, 1>, &PV<v0x1f16dd0_0, 1, 1>, &PV<v0x1f16dd0_0, 0, 1>, &PV<v0x1f16e70_0, 3, 1>, &PV<v0x1f16e70_0, 2, 1>, &PV<v0x1f16e70_0, 1, 1>, &PV<v0x1f16e70_0, 0, 1>, v0x1f16ef0_0, &PV<v0x1f17040_0, 3, 1>, &PV<v0x1f17040_0, 2, 1>, &PV<v0x1f17040_0, 1, 1>, &PV<v0x1f17040_0, 0, 1>, v0x1f16fc0_0;
    %movi 8, 1, 4;
    %set/v v0x1f16dd0_0, 8, 4;
    %set/v v0x1f16e70_0, 1, 4;
    %delay 1000000, 0;
    %vpi_call 2 45 "$display", "%b   %b   %b   %b  | %b   %b   %b   %b  | %b   %b   %b   %b   %b   | %b  ", &PV<v0x1f16dd0_0, 3, 1>, &PV<v0x1f16dd0_0, 2, 1>, &PV<v0x1f16dd0_0, 1, 1>, &PV<v0x1f16dd0_0, 0, 1>, &PV<v0x1f16e70_0, 3, 1>, &PV<v0x1f16e70_0, 2, 1>, &PV<v0x1f16e70_0, 1, 1>, &PV<v0x1f16e70_0, 0, 1>, v0x1f16ef0_0, &PV<v0x1f17040_0, 3, 1>, &PV<v0x1f17040_0, 2, 1>, &PV<v0x1f17040_0, 1, 1>, &PV<v0x1f17040_0, 0, 1>, v0x1f16fc0_0;
    %movi 8, 7, 4;
    %set/v v0x1f16dd0_0, 8, 4;
    %movi 8, 9, 4;
    %set/v v0x1f16e70_0, 8, 4;
    %delay 1000000, 0;
    %vpi_call 2 47 "$display", "%b   %b   %b   %b  | %b   %b   %b   %b  | %b   %b   %b   %b   %b   | %b  ", &PV<v0x1f16dd0_0, 3, 1>, &PV<v0x1f16dd0_0, 2, 1>, &PV<v0x1f16dd0_0, 1, 1>, &PV<v0x1f16dd0_0, 0, 1>, &PV<v0x1f16e70_0, 3, 1>, &PV<v0x1f16e70_0, 2, 1>, &PV<v0x1f16e70_0, 1, 1>, &PV<v0x1f16e70_0, 0, 1>, v0x1f16ef0_0, &PV<v0x1f17040_0, 3, 1>, &PV<v0x1f17040_0, 2, 1>, &PV<v0x1f17040_0, 1, 1>, &PV<v0x1f17040_0, 0, 1>, v0x1f16fc0_0;
    %set/v v0x1f16dd0_0, 0, 4;
    %set/v v0x1f16e70_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 49 "$display", "%b   %b   %b   %b  | %b   %b   %b   %b  | %b   %b   %b   %b   %b   | %b  ", &PV<v0x1f16dd0_0, 3, 1>, &PV<v0x1f16dd0_0, 2, 1>, &PV<v0x1f16dd0_0, 1, 1>, &PV<v0x1f16dd0_0, 0, 1>, &PV<v0x1f16e70_0, 3, 1>, &PV<v0x1f16e70_0, 2, 1>, &PV<v0x1f16e70_0, 1, 1>, &PV<v0x1f16e70_0, 0, 1>, v0x1f16ef0_0, &PV<v0x1f17040_0, 3, 1>, &PV<v0x1f17040_0, 2, 1>, &PV<v0x1f17040_0, 1, 1>, &PV<v0x1f17040_0, 0, 1>, v0x1f16fc0_0;
    %set/v v0x1f16dd0_0, 0, 4;
    %set/v v0x1f16e70_0, 1, 4;
    %delay 1000000, 0;
    %vpi_call 2 51 "$display", "%b   %b   %b   %b  | %b   %b   %b   %b  | %b   %b   %b   %b   %b   | %b  ", &PV<v0x1f16dd0_0, 3, 1>, &PV<v0x1f16dd0_0, 2, 1>, &PV<v0x1f16dd0_0, 1, 1>, &PV<v0x1f16dd0_0, 0, 1>, &PV<v0x1f16e70_0, 3, 1>, &PV<v0x1f16e70_0, 2, 1>, &PV<v0x1f16e70_0, 1, 1>, &PV<v0x1f16e70_0, 0, 1>, v0x1f16ef0_0, &PV<v0x1f17040_0, 3, 1>, &PV<v0x1f17040_0, 2, 1>, &PV<v0x1f17040_0, 1, 1>, &PV<v0x1f17040_0, 0, 1>, v0x1f16fc0_0;
    %set/v v0x1f16dd0_0, 0, 4;
    %movi 8, 7, 4;
    %set/v v0x1f16e70_0, 8, 4;
    %delay 1000000, 0;
    %vpi_call 2 53 "$display", "%b   %b   %b   %b  | %b   %b   %b   %b  | %b   %b   %b   %b   %b   | %b  ", &PV<v0x1f16dd0_0, 3, 1>, &PV<v0x1f16dd0_0, 2, 1>, &PV<v0x1f16dd0_0, 1, 1>, &PV<v0x1f16dd0_0, 0, 1>, &PV<v0x1f16e70_0, 3, 1>, &PV<v0x1f16e70_0, 2, 1>, &PV<v0x1f16e70_0, 1, 1>, &PV<v0x1f16e70_0, 0, 1>, v0x1f16ef0_0, &PV<v0x1f17040_0, 3, 1>, &PV<v0x1f17040_0, 2, 1>, &PV<v0x1f17040_0, 1, 1>, &PV<v0x1f17040_0, 0, 1>, v0x1f16fc0_0;
    %set/v v0x1f16dd0_0, 1, 4;
    %set/v v0x1f16e70_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 55 "$display", "%b   %b   %b   %b  | %b   %b   %b   %b  | %b   %b   %b   %b   %b   | %b  ", &PV<v0x1f16dd0_0, 3, 1>, &PV<v0x1f16dd0_0, 2, 1>, &PV<v0x1f16dd0_0, 1, 1>, &PV<v0x1f16dd0_0, 0, 1>, &PV<v0x1f16e70_0, 3, 1>, &PV<v0x1f16e70_0, 2, 1>, &PV<v0x1f16e70_0, 1, 1>, &PV<v0x1f16e70_0, 0, 1>, v0x1f16ef0_0, &PV<v0x1f17040_0, 3, 1>, &PV<v0x1f17040_0, 2, 1>, &PV<v0x1f17040_0, 1, 1>, &PV<v0x1f17040_0, 0, 1>, v0x1f16fc0_0;
    %movi 8, 7, 4;
    %set/v v0x1f16dd0_0, 8, 4;
    %set/v v0x1f16e70_0, 0, 4;
    %delay 1000000, 0;
    %vpi_call 2 57 "$display", "%b   %b   %b   %b  | %b   %b   %b   %b  | %b   %b   %b   %b   %b   | %b  ", &PV<v0x1f16dd0_0, 3, 1>, &PV<v0x1f16dd0_0, 2, 1>, &PV<v0x1f16dd0_0, 1, 1>, &PV<v0x1f16dd0_0, 0, 1>, &PV<v0x1f16e70_0, 3, 1>, &PV<v0x1f16e70_0, 2, 1>, &PV<v0x1f16e70_0, 1, 1>, &PV<v0x1f16e70_0, 0, 1>, v0x1f16ef0_0, &PV<v0x1f17040_0, 3, 1>, &PV<v0x1f17040_0, 2, 1>, &PV<v0x1f17040_0, 1, 1>, &PV<v0x1f17040_0, 0, 1>, v0x1f16fc0_0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "adder.t.v";
    "./adder.v";
