Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 19 23:47:22 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 59 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.687        0.000                      0                   58        0.198        0.000                      0                   58        4.650        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.687        0.000                      0                   58        0.198        0.000                      0                   58        4.650        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 3.182ns (43.831%)  route 4.078ns (56.169%))
  Logic Levels:           18  (CARRY4=11 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 14.702 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.137    CLK_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.259     5.396 r  Xn_reg[5][1]/Q
                         net (fo=18, routed)          0.611     6.006    Xn_reg_n_0_[5][1]
    SLICE_X38Y74         LUT6 (Prop_lut6_I1_O)        0.043     6.049 r  Y[11]_i_173/O
                         net (fo=2, routed)           0.291     6.340    Y[11]_i_173_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.609 r  Y_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.007     6.616    Y_reg[11]_i_160_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.782 r  Y_reg[15]_i_205/O[1]
                         net (fo=2, routed)           0.368     7.150    Y_reg[15]_i_205_n_6
    SLICE_X41Y75         LUT3 (Prop_lut3_I2_O)        0.132     7.282 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.310     7.592    Y[11]_i_146_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     7.871 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.871    Y_reg[11]_i_126_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.982 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.351     8.333    Y1[11]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.457 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000     8.457    Y[11]_i_127_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.637 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.007     8.644    Y_reg[11]_i_118_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.752 r  Y_reg[15]_i_150/O[0]
                         net (fo=1, routed)           0.368     9.120    Y_reg[15]_i_150_n_7
    SLICE_X43Y75         LUT2 (Prop_lut2_I1_O)        0.123     9.243 r  Y[15]_i_118/O
                         net (fo=1, routed)           0.000     9.243    Y[15]_i_118_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.461 r  Y_reg[15]_i_103/O[1]
                         net (fo=1, routed)           0.383     9.844    Y_reg[15]_i_103_n_6
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.123     9.967 r  Y[15]_i_70/O
                         net (fo=1, routed)           0.000     9.967    Y[15]_i_70_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.249 r  Y_reg[15]_i_56/O[2]
                         net (fo=1, routed)           0.585    10.834    Y_reg[15]_i_56_n_5
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.122    10.956 r  Y[15]_i_22/O
                         net (fo=1, routed)           0.000    10.956    Y[15]_i_22_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    11.134 r  Y_reg[15]_i_15/O[3]
                         net (fo=1, routed)           0.798    11.931    Y_reg[15]_i_15_n_4
    SLICE_X46Y64         LUT2 (Prop_lut2_I1_O)        0.120    12.051 r  Y[15]_i_3/O
                         net (fo=1, routed)           0.000    12.051    Y[15]_i_3_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    12.231 r  Y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.231    Y_reg[15]_i_1_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.396 r  Y_reg[17]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.396    Y0[17]
    SLICE_X46Y65         FDRE                                         r  Y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574    14.702    CLK_IBUF_BUFG
    SLICE_X46Y65         FDRE                                         r  Y_reg[17]/C
                         clock pessimism              0.340    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)        0.076    15.083    Y_reg[17]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -12.396    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 3.125ns (43.387%)  route 4.078ns (56.613%))
  Logic Levels:           18  (CARRY4=11 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 14.702 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.137    CLK_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.259     5.396 r  Xn_reg[5][1]/Q
                         net (fo=18, routed)          0.611     6.006    Xn_reg_n_0_[5][1]
    SLICE_X38Y74         LUT6 (Prop_lut6_I1_O)        0.043     6.049 r  Y[11]_i_173/O
                         net (fo=2, routed)           0.291     6.340    Y[11]_i_173_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.609 r  Y_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.007     6.616    Y_reg[11]_i_160_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.782 r  Y_reg[15]_i_205/O[1]
                         net (fo=2, routed)           0.368     7.150    Y_reg[15]_i_205_n_6
    SLICE_X41Y75         LUT3 (Prop_lut3_I2_O)        0.132     7.282 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.310     7.592    Y[11]_i_146_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     7.871 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.871    Y_reg[11]_i_126_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.982 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.351     8.333    Y1[11]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.457 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000     8.457    Y[11]_i_127_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.637 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.007     8.644    Y_reg[11]_i_118_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.752 r  Y_reg[15]_i_150/O[0]
                         net (fo=1, routed)           0.368     9.120    Y_reg[15]_i_150_n_7
    SLICE_X43Y75         LUT2 (Prop_lut2_I1_O)        0.123     9.243 r  Y[15]_i_118/O
                         net (fo=1, routed)           0.000     9.243    Y[15]_i_118_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.461 r  Y_reg[15]_i_103/O[1]
                         net (fo=1, routed)           0.383     9.844    Y_reg[15]_i_103_n_6
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.123     9.967 r  Y[15]_i_70/O
                         net (fo=1, routed)           0.000     9.967    Y[15]_i_70_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.249 r  Y_reg[15]_i_56/O[2]
                         net (fo=1, routed)           0.585    10.834    Y_reg[15]_i_56_n_5
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.122    10.956 r  Y[15]_i_22/O
                         net (fo=1, routed)           0.000    10.956    Y[15]_i_22_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    11.134 r  Y_reg[15]_i_15/O[3]
                         net (fo=1, routed)           0.798    11.931    Y_reg[15]_i_15_n_4
    SLICE_X46Y64         LUT2 (Prop_lut2_I1_O)        0.120    12.051 r  Y[15]_i_3/O
                         net (fo=1, routed)           0.000    12.051    Y[15]_i_3_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    12.231 r  Y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.231    Y_reg[15]_i_1_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.339 r  Y_reg[17]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.339    Y0[16]
    SLICE_X46Y65         FDRE                                         r  Y_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.574    14.702    CLK_IBUF_BUFG
    SLICE_X46Y65         FDRE                                         r  Y_reg[16]/C
                         clock pessimism              0.340    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)        0.076    15.083    Y_reg[16]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 2.951ns (41.985%)  route 4.078ns (58.015%))
  Logic Levels:           17  (CARRY4=10 LUT2=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.137    CLK_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.259     5.396 r  Xn_reg[5][1]/Q
                         net (fo=18, routed)          0.611     6.006    Xn_reg_n_0_[5][1]
    SLICE_X38Y74         LUT6 (Prop_lut6_I1_O)        0.043     6.049 r  Y[11]_i_173/O
                         net (fo=2, routed)           0.291     6.340    Y[11]_i_173_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.609 r  Y_reg[11]_i_160/CO[3]
                         net (fo=1, routed)           0.007     6.616    Y_reg[11]_i_160_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.782 r  Y_reg[15]_i_205/O[1]
                         net (fo=2, routed)           0.368     7.150    Y_reg[15]_i_205_n_6
    SLICE_X41Y75         LUT3 (Prop_lut3_I2_O)        0.132     7.282 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.310     7.592    Y[11]_i_146_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279     7.871 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.871    Y_reg[11]_i_126_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.982 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.351     8.333    Y1[11]
    SLICE_X42Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.457 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000     8.457    Y[11]_i_127_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.637 r  Y_reg[11]_i_118/CO[3]
                         net (fo=1, routed)           0.007     8.644    Y_reg[11]_i_118_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.752 r  Y_reg[15]_i_150/O[0]
                         net (fo=1, routed)           0.368     9.120    Y_reg[15]_i_150_n_7
    SLICE_X43Y75         LUT2 (Prop_lut2_I1_O)        0.123     9.243 r  Y[15]_i_118/O
                         net (fo=1, routed)           0.000     9.243    Y[15]_i_118_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.461 r  Y_reg[15]_i_103/O[1]
                         net (fo=1, routed)           0.383     9.844    Y_reg[15]_i_103_n_6
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.123     9.967 r  Y[15]_i_70/O
                         net (fo=1, routed)           0.000     9.967    Y[15]_i_70_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    10.249 r  Y_reg[15]_i_56/O[2]
                         net (fo=1, routed)           0.585    10.834    Y_reg[15]_i_56_n_5
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.122    10.956 r  Y[15]_i_22/O
                         net (fo=1, routed)           0.000    10.956    Y[15]_i_22_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    11.134 r  Y_reg[15]_i_15/O[3]
                         net (fo=1, routed)           0.798    11.931    Y_reg[15]_i_15_n_4
    SLICE_X46Y64         LUT2 (Prop_lut2_I1_O)        0.120    12.051 r  Y[15]_i_3/O
                         net (fo=1, routed)           0.000    12.051    Y[15]_i_3_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.114    12.165 r  Y_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.165    Y0[15]
    SLICE_X46Y64         FDRE                                         r  Y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.575    14.703    CLK_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  Y_reg[15]/C
                         clock pessimism              0.340    15.044    
                         clock uncertainty           -0.035    15.008    
    SLICE_X46Y64         FDRE (Setup_fdre_C_D)        0.076    15.084    Y_reg[15]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 2.974ns (43.326%)  route 3.890ns (56.674%))
  Logic Levels:           18  (CARRY4=11 LUT2=6 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.137    CLK_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.259     5.396 r  Xn_reg[5][1]/Q
                         net (fo=18, routed)          0.705     6.101    Xn_reg_n_0_[5][1]
    SLICE_X38Y73         LUT4 (Prop_lut4_I1_O)        0.043     6.144 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.110     6.254    Y[3]_i_64_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.451 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.451    Y_reg[3]_i_58_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.617 r  Y_reg[11]_i_160/O[1]
                         net (fo=2, routed)           0.283     6.900    Y_reg[11]_i_160_n_6
    SLICE_X41Y73         LUT2 (Prop_lut2_I1_O)        0.123     7.023 r  Y[7]_i_59/O
                         net (fo=2, routed)           0.315     7.338    Y[7]_i_59_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     7.528 r  Y_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.007     7.535    Y_reg[7]_i_54_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.646 r  Y_reg[11]_i_126/O[0]
                         net (fo=2, routed)           0.367     8.013    Y1[7]
    SLICE_X42Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.137 r  Y[7]_i_55/O
                         net (fo=1, routed)           0.000     8.137    Y[7]_i_55_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.317 r  Y_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.317    Y_reg[7]_i_53_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.425 r  Y_reg[11]_i_118/O[0]
                         net (fo=1, routed)           0.344     8.770    Y_reg[11]_i_118_n_7
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.123     8.893 r  Y[11]_i_94/O
                         net (fo=1, routed)           0.000     8.893    Y[11]_i_94_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.111 r  Y_reg[11]_i_82/O[1]
                         net (fo=1, routed)           0.382     9.493    Y_reg[11]_i_82_n_6
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.123     9.616 r  Y[11]_i_57/O
                         net (fo=1, routed)           0.000     9.616    Y[11]_i_57_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.725 r  Y_reg[11]_i_46/O[1]
                         net (fo=1, routed)           0.578    10.303    Y_reg[11]_i_46_n_6
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.123    10.426 r  Y[11]_i_21/O
                         net (fo=1, routed)           0.000    10.426    Y[11]_i_21_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    10.738 r  Y_reg[11]_i_15/O[3]
                         net (fo=1, routed)           0.798    11.536    Y_reg[11]_i_15_n_4
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.120    11.656 r  Y[11]_i_3/O
                         net (fo=1, routed)           0.000    11.656    Y[11]_i_3_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.836 r  Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.836    Y_reg[11]_i_1_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.001 r  Y_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.001    Y0[13]
    SLICE_X46Y64         FDRE                                         r  Y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.575    14.703    CLK_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  Y_reg[13]/C
                         clock pessimism              0.340    15.044    
                         clock uncertainty           -0.035    15.008    
    SLICE_X46Y64         FDRE (Setup_fdre_C_D)        0.076    15.084    Y_reg[13]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 2.921ns (42.885%)  route 3.890ns (57.115%))
  Logic Levels:           18  (CARRY4=11 LUT2=6 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.137    CLK_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.259     5.396 r  Xn_reg[5][1]/Q
                         net (fo=18, routed)          0.705     6.101    Xn_reg_n_0_[5][1]
    SLICE_X38Y73         LUT4 (Prop_lut4_I1_O)        0.043     6.144 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.110     6.254    Y[3]_i_64_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.451 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.451    Y_reg[3]_i_58_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.617 r  Y_reg[11]_i_160/O[1]
                         net (fo=2, routed)           0.283     6.900    Y_reg[11]_i_160_n_6
    SLICE_X41Y73         LUT2 (Prop_lut2_I1_O)        0.123     7.023 r  Y[7]_i_59/O
                         net (fo=2, routed)           0.315     7.338    Y[7]_i_59_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     7.528 r  Y_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.007     7.535    Y_reg[7]_i_54_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.646 r  Y_reg[11]_i_126/O[0]
                         net (fo=2, routed)           0.367     8.013    Y1[7]
    SLICE_X42Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.137 r  Y[7]_i_55/O
                         net (fo=1, routed)           0.000     8.137    Y[7]_i_55_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.317 r  Y_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.317    Y_reg[7]_i_53_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.425 r  Y_reg[11]_i_118/O[0]
                         net (fo=1, routed)           0.344     8.770    Y_reg[11]_i_118_n_7
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.123     8.893 r  Y[11]_i_94/O
                         net (fo=1, routed)           0.000     8.893    Y[11]_i_94_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.111 r  Y_reg[11]_i_82/O[1]
                         net (fo=1, routed)           0.382     9.493    Y_reg[11]_i_82_n_6
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.123     9.616 r  Y[11]_i_57/O
                         net (fo=1, routed)           0.000     9.616    Y[11]_i_57_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.725 r  Y_reg[11]_i_46/O[1]
                         net (fo=1, routed)           0.578    10.303    Y_reg[11]_i_46_n_6
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.123    10.426 r  Y[11]_i_21/O
                         net (fo=1, routed)           0.000    10.426    Y[11]_i_21_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    10.738 r  Y_reg[11]_i_15/O[3]
                         net (fo=1, routed)           0.798    11.536    Y_reg[11]_i_15_n_4
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.120    11.656 r  Y[11]_i_3/O
                         net (fo=1, routed)           0.000    11.656    Y[11]_i_3_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.836 r  Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.836    Y_reg[11]_i_1_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    11.948 r  Y_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.948    Y0[14]
    SLICE_X46Y64         FDRE                                         r  Y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.575    14.703    CLK_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  Y_reg[14]/C
                         clock pessimism              0.340    15.044    
                         clock uncertainty           -0.035    15.008    
    SLICE_X46Y64         FDRE (Setup_fdre_C_D)        0.076    15.084    Y_reg[14]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -11.948    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 2.917ns (42.852%)  route 3.890ns (57.148%))
  Logic Levels:           18  (CARRY4=11 LUT2=6 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 14.703 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.137    CLK_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.259     5.396 r  Xn_reg[5][1]/Q
                         net (fo=18, routed)          0.705     6.101    Xn_reg_n_0_[5][1]
    SLICE_X38Y73         LUT4 (Prop_lut4_I1_O)        0.043     6.144 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.110     6.254    Y[3]_i_64_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.451 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.451    Y_reg[3]_i_58_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.617 r  Y_reg[11]_i_160/O[1]
                         net (fo=2, routed)           0.283     6.900    Y_reg[11]_i_160_n_6
    SLICE_X41Y73         LUT2 (Prop_lut2_I1_O)        0.123     7.023 r  Y[7]_i_59/O
                         net (fo=2, routed)           0.315     7.338    Y[7]_i_59_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     7.528 r  Y_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.007     7.535    Y_reg[7]_i_54_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.646 r  Y_reg[11]_i_126/O[0]
                         net (fo=2, routed)           0.367     8.013    Y1[7]
    SLICE_X42Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.137 r  Y[7]_i_55/O
                         net (fo=1, routed)           0.000     8.137    Y[7]_i_55_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.317 r  Y_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.317    Y_reg[7]_i_53_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.425 r  Y_reg[11]_i_118/O[0]
                         net (fo=1, routed)           0.344     8.770    Y_reg[11]_i_118_n_7
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.123     8.893 r  Y[11]_i_94/O
                         net (fo=1, routed)           0.000     8.893    Y[11]_i_94_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.111 r  Y_reg[11]_i_82/O[1]
                         net (fo=1, routed)           0.382     9.493    Y_reg[11]_i_82_n_6
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.123     9.616 r  Y[11]_i_57/O
                         net (fo=1, routed)           0.000     9.616    Y[11]_i_57_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.725 r  Y_reg[11]_i_46/O[1]
                         net (fo=1, routed)           0.578    10.303    Y_reg[11]_i_46_n_6
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.123    10.426 r  Y[11]_i_21/O
                         net (fo=1, routed)           0.000    10.426    Y[11]_i_21_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    10.738 r  Y_reg[11]_i_15/O[3]
                         net (fo=1, routed)           0.798    11.536    Y_reg[11]_i_15_n_4
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.120    11.656 r  Y[11]_i_3/O
                         net (fo=1, routed)           0.000    11.656    Y[11]_i_3_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.836 r  Y_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.836    Y_reg[11]_i_1_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.944 r  Y_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.944    Y0[12]
    SLICE_X46Y64         FDRE                                         r  Y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.575    14.703    CLK_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  Y_reg[12]/C
                         clock pessimism              0.340    15.044    
                         clock uncertainty           -0.035    15.008    
    SLICE_X46Y64         FDRE (Setup_fdre_C_D)        0.076    15.084    Y_reg[12]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -11.944    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 2.743ns (41.353%)  route 3.890ns (58.647%))
  Logic Levels:           17  (CARRY4=10 LUT2=6 LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 14.704 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.137    CLK_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.259     5.396 r  Xn_reg[5][1]/Q
                         net (fo=18, routed)          0.705     6.101    Xn_reg_n_0_[5][1]
    SLICE_X38Y73         LUT4 (Prop_lut4_I1_O)        0.043     6.144 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.110     6.254    Y[3]_i_64_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.451 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.451    Y_reg[3]_i_58_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.617 r  Y_reg[11]_i_160/O[1]
                         net (fo=2, routed)           0.283     6.900    Y_reg[11]_i_160_n_6
    SLICE_X41Y73         LUT2 (Prop_lut2_I1_O)        0.123     7.023 r  Y[7]_i_59/O
                         net (fo=2, routed)           0.315     7.338    Y[7]_i_59_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     7.528 r  Y_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.007     7.535    Y_reg[7]_i_54_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.646 r  Y_reg[11]_i_126/O[0]
                         net (fo=2, routed)           0.367     8.013    Y1[7]
    SLICE_X42Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.137 r  Y[7]_i_55/O
                         net (fo=1, routed)           0.000     8.137    Y[7]_i_55_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.317 r  Y_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.317    Y_reg[7]_i_53_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.425 r  Y_reg[11]_i_118/O[0]
                         net (fo=1, routed)           0.344     8.770    Y_reg[11]_i_118_n_7
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.123     8.893 r  Y[11]_i_94/O
                         net (fo=1, routed)           0.000     8.893    Y[11]_i_94_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.111 r  Y_reg[11]_i_82/O[1]
                         net (fo=1, routed)           0.382     9.493    Y_reg[11]_i_82_n_6
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.123     9.616 r  Y[11]_i_57/O
                         net (fo=1, routed)           0.000     9.616    Y[11]_i_57_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.725 r  Y_reg[11]_i_46/O[1]
                         net (fo=1, routed)           0.578    10.303    Y_reg[11]_i_46_n_6
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.123    10.426 r  Y[11]_i_21/O
                         net (fo=1, routed)           0.000    10.426    Y[11]_i_21_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    10.738 r  Y_reg[11]_i_15/O[3]
                         net (fo=1, routed)           0.798    11.536    Y_reg[11]_i_15_n_4
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.120    11.656 r  Y[11]_i_3/O
                         net (fo=1, routed)           0.000    11.656    Y[11]_i_3_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.114    11.770 r  Y_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.770    Y0[11]
    SLICE_X46Y63         FDRE                                         r  Y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.576    14.704    CLK_IBUF_BUFG
    SLICE_X46Y63         FDRE                                         r  Y_reg[11]/C
                         clock pessimism              0.340    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X46Y63         FDRE (Setup_fdre_C_D)        0.076    15.085    Y_reg[11]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 2.567ns (40.538%)  route 3.765ns (59.462%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT4=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 14.704 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.137    CLK_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.259     5.396 r  Xn_reg[5][1]/Q
                         net (fo=18, routed)          0.705     6.101    Xn_reg_n_0_[5][1]
    SLICE_X38Y73         LUT4 (Prop_lut4_I1_O)        0.043     6.144 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.110     6.254    Y[3]_i_64_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215     6.469 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.539     7.008    Y_reg[3]_i_58_n_4
    SLICE_X41Y74         LUT4 (Prop_lut4_I0_O)        0.120     7.128 r  Y[7]_i_64/O
                         net (fo=1, routed)           0.000     7.128    Y[7]_i_64_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     7.410 r  Y_reg[7]_i_54/O[2]
                         net (fo=2, routed)           0.268     7.677    Y1[5]
    SLICE_X42Y73         LUT2 (Prop_lut2_I0_O)        0.122     7.799 r  Y[7]_i_57/O
                         net (fo=1, routed)           0.000     7.799    Y[7]_i_57_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     8.077 r  Y_reg[7]_i_53/O[2]
                         net (fo=1, routed)           0.231     8.309    Y_reg[7]_i_53_n_5
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.127     8.436 r  Y[7]_i_43/O
                         net (fo=1, routed)           0.000     8.436    Y[7]_i_43_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     8.553 r  Y_reg[7]_i_40/O[2]
                         net (fo=1, routed)           0.494     9.047    Y_reg[7]_i_40_n_5
    SLICE_X44Y73         LUT2 (Prop_lut2_I1_O)        0.122     9.169 r  Y[7]_i_30/O
                         net (fo=1, routed)           0.000     9.169    Y[7]_i_30_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     9.286 r  Y_reg[7]_i_27/O[2]
                         net (fo=1, routed)           0.621     9.906    Y_reg[7]_i_27_n_5
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.122    10.028 r  Y[7]_i_17/O
                         net (fo=1, routed)           0.000    10.028    Y[7]_i_17_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.206 r  Y_reg[7]_i_14/O[3]
                         net (fo=1, routed)           0.798    11.004    Y_reg[7]_i_14_n_4
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.120    11.124 r  Y[7]_i_3/O
                         net (fo=1, routed)           0.000    11.124    Y[7]_i_3_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.304 r  Y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.304    Y_reg[7]_i_1_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.469 r  Y_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.469    Y0[9]
    SLICE_X46Y63         FDRE                                         r  Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.576    14.704    CLK_IBUF_BUFG
    SLICE_X46Y63         FDRE                                         r  Y_reg[9]/C
                         clock pessimism              0.340    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X46Y63         FDRE (Setup_fdre_C_D)        0.076    15.085    Y_reg[9]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 2.707ns (42.959%)  route 3.594ns (57.041%))
  Logic Levels:           17  (CARRY4=10 LUT2=6 LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 14.704 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.137    CLK_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.259     5.396 r  Xn_reg[5][1]/Q
                         net (fo=18, routed)          0.705     6.101    Xn_reg_n_0_[5][1]
    SLICE_X38Y73         LUT4 (Prop_lut4_I1_O)        0.043     6.144 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.110     6.254    Y[3]_i_64_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     6.451 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.451    Y_reg[3]_i_58_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.617 r  Y_reg[11]_i_160/O[1]
                         net (fo=2, routed)           0.283     6.900    Y_reg[11]_i_160_n_6
    SLICE_X41Y73         LUT2 (Prop_lut2_I1_O)        0.123     7.023 r  Y[7]_i_59/O
                         net (fo=2, routed)           0.315     7.338    Y[7]_i_59_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     7.528 r  Y_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.007     7.535    Y_reg[7]_i_54_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.646 r  Y_reg[11]_i_126/O[0]
                         net (fo=2, routed)           0.367     8.013    Y1[7]
    SLICE_X42Y73         LUT2 (Prop_lut2_I0_O)        0.124     8.137 r  Y[7]_i_55/O
                         net (fo=1, routed)           0.000     8.137    Y[7]_i_55_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     8.317 r  Y_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000     8.317    Y_reg[7]_i_53_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.425 r  Y_reg[11]_i_118/O[0]
                         net (fo=1, routed)           0.344     8.770    Y_reg[11]_i_118_n_7
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.123     8.893 r  Y[11]_i_94/O
                         net (fo=1, routed)           0.000     8.893    Y[11]_i_94_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     9.111 r  Y_reg[11]_i_82/O[1]
                         net (fo=1, routed)           0.382     9.493    Y_reg[11]_i_82_n_6
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.123     9.616 r  Y[11]_i_57/O
                         net (fo=1, routed)           0.000     9.616    Y[11]_i_57_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.725 r  Y_reg[11]_i_46/O[1]
                         net (fo=1, routed)           0.578    10.303    Y_reg[11]_i_46_n_6
    SLICE_X44Y68         LUT2 (Prop_lut2_I1_O)        0.123    10.426 r  Y[11]_i_21/O
                         net (fo=1, routed)           0.000    10.426    Y[11]_i_21_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    10.535 r  Y_reg[11]_i_15/O[1]
                         net (fo=1, routed)           0.502    11.037    Y_reg[11]_i_15_n_6
    SLICE_X46Y63         LUT2 (Prop_lut2_I1_O)        0.123    11.160 r  Y[11]_i_5/O
                         net (fo=1, routed)           0.000    11.160    Y[11]_i_5_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    11.438 r  Y_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.438    Y0[10]
    SLICE_X46Y63         FDRE                                         r  Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.576    14.704    CLK_IBUF_BUFG
    SLICE_X46Y63         FDRE                                         r  Y_reg[10]/C
                         clock pessimism              0.340    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X46Y63         FDRE (Setup_fdre_C_D)        0.076    15.085    Y_reg[10]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -11.438    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 2.510ns (39.998%)  route 3.765ns (60.003%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT4=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 14.704 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.137    CLK_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.259     5.396 r  Xn_reg[5][1]/Q
                         net (fo=18, routed)          0.705     6.101    Xn_reg_n_0_[5][1]
    SLICE_X38Y73         LUT4 (Prop_lut4_I1_O)        0.043     6.144 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.110     6.254    Y[3]_i_64_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.215     6.469 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.539     7.008    Y_reg[3]_i_58_n_4
    SLICE_X41Y74         LUT4 (Prop_lut4_I0_O)        0.120     7.128 r  Y[7]_i_64/O
                         net (fo=1, routed)           0.000     7.128    Y[7]_i_64_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     7.410 r  Y_reg[7]_i_54/O[2]
                         net (fo=2, routed)           0.268     7.677    Y1[5]
    SLICE_X42Y73         LUT2 (Prop_lut2_I0_O)        0.122     7.799 r  Y[7]_i_57/O
                         net (fo=1, routed)           0.000     7.799    Y[7]_i_57_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     8.077 r  Y_reg[7]_i_53/O[2]
                         net (fo=1, routed)           0.231     8.309    Y_reg[7]_i_53_n_5
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.127     8.436 r  Y[7]_i_43/O
                         net (fo=1, routed)           0.000     8.436    Y[7]_i_43_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     8.553 r  Y_reg[7]_i_40/O[2]
                         net (fo=1, routed)           0.494     9.047    Y_reg[7]_i_40_n_5
    SLICE_X44Y73         LUT2 (Prop_lut2_I1_O)        0.122     9.169 r  Y[7]_i_30/O
                         net (fo=1, routed)           0.000     9.169    Y[7]_i_30_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     9.286 r  Y_reg[7]_i_27/O[2]
                         net (fo=1, routed)           0.621     9.906    Y_reg[7]_i_27_n_5
    SLICE_X44Y67         LUT2 (Prop_lut2_I1_O)        0.122    10.028 r  Y[7]_i_17/O
                         net (fo=1, routed)           0.000    10.028    Y[7]_i_17_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    10.206 r  Y_reg[7]_i_14/O[3]
                         net (fo=1, routed)           0.798    11.004    Y_reg[7]_i_14_n_4
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.120    11.124 r  Y[7]_i_3/O
                         net (fo=1, routed)           0.000    11.124    Y[7]_i_3_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.304 r  Y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.304    Y_reg[7]_i_1_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.412 r  Y_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.412    Y0[8]
    SLICE_X46Y63         FDRE                                         r  Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AU32                                              0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.535    10.535 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.510    13.045    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.576    14.704    CLK_IBUF_BUFG
    SLICE_X46Y63         FDRE                                         r  Y_reg[8]/C
                         clock pessimism              0.340    15.045    
                         clock uncertainty           -0.035    15.009    
    SLICE_X46Y63         FDRE (Setup_fdre_C_D)        0.076    15.085    Y_reg[8]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                  3.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.777%)  route 0.172ns (63.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.759     2.207    CLK_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.100     2.307 r  Xn_reg[4][0]/Q
                         net (fo=16, routed)          0.172     2.479    Xn_reg[4]__0[0]
    SLICE_X40Y76         FDRE                                         r  Xn_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.001     2.692    CLK_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  Xn_reg[5][0]/C
                         clock pessimism             -0.450     2.241    
    SLICE_X40Y76         FDRE (Hold_fdre_C_D)         0.040     2.281    Xn_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Xn_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.120%)  route 0.177ns (63.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.761     2.209    CLK_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  Xn_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.100     2.309 r  Xn_reg[4][8]/Q
                         net (fo=20, routed)          0.177     2.486    Xn_reg[4]__0[8]
    SLICE_X39Y77         FDRE                                         r  Xn_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.005     2.696    CLK_IBUF_BUFG
    SLICE_X39Y77         FDRE                                         r  Xn_reg[5][8]/C
                         clock pessimism             -0.450     2.245    
    SLICE_X39Y77         FDRE (Hold_fdre_C_D)         0.041     2.286    Xn_reg[5][8]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Xn_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.100ns (35.848%)  route 0.179ns (64.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.759     2.207    CLK_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  Xn_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.100     2.307 r  Xn_reg[4][2]/Q
                         net (fo=18, routed)          0.179     2.486    Xn_reg[4]__0[2]
    SLICE_X39Y75         FDRE                                         r  Xn_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.002     2.693    CLK_IBUF_BUFG
    SLICE_X39Y75         FDRE                                         r  Xn_reg[5][2]/C
                         clock pessimism             -0.450     2.242    
    SLICE_X39Y75         FDRE (Hold_fdre_C_D)         0.043     2.285    Xn_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Xn_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.337%)  route 0.200ns (66.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.760     2.208    CLK_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  Xn_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.100     2.308 r  Xn_reg[4][9]/Q
                         net (fo=14, routed)          0.200     2.508    Xn_reg[4]__0[9]
    SLICE_X39Y76         FDRE                                         r  Xn_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.003     2.694    CLK_IBUF_BUFG
    SLICE_X39Y76         FDRE                                         r  Xn_reg[5][9]/C
                         clock pessimism             -0.450     2.243    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.036     2.279    Xn_reg[5][9]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Xn_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.724%)  route 0.215ns (68.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.731     2.179    CLK_IBUF_BUFG
    SLICE_X44Y71         FDRE                                         r  Xn_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.100     2.279 r  Xn_reg[3][6]/Q
                         net (fo=18, routed)          0.215     2.494    Xn_reg[3]__0[6]
    SLICE_X44Y77         FDRE                                         r  Xn_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.970     2.661    CLK_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  Xn_reg[4][6]/C
                         clock pessimism             -0.450     2.210    
    SLICE_X44Y77         FDRE (Hold_fdre_C_D)         0.041     2.251    Xn_reg[4][6]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Xn_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.286%)  route 0.200ns (66.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.739     2.187    CLK_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  Xn_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.100     2.287 r  Xn_reg[1][6]/Q
                         net (fo=18, routed)          0.200     2.488    Xn_reg[1]__0[6]
    SLICE_X44Y65         FDRE                                         r  Xn_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.977     2.668    CLK_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  Xn_reg[2][6]/C
                         clock pessimism             -0.470     2.197    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.038     2.235    Xn_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.495%)  route 0.239ns (70.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.759     2.207    CLK_IBUF_BUFG
    SLICE_X43Y75         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.100     2.307 r  Xn_reg[4][1]/Q
                         net (fo=19, routed)          0.239     2.546    Xn_reg[4]__0[1]
    SLICE_X42Y76         FDRE                                         r  Xn_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.999     2.690    CLK_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  Xn_reg[5][1]/C
                         clock pessimism             -0.470     2.219    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.066     2.285    Xn_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.100ns (25.041%)  route 0.299ns (74.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.739     2.187    CLK_IBUF_BUFG
    SLICE_X44Y61         FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.100     2.287 r  Xn_reg[1][0]/Q
                         net (fo=16, routed)          0.299     2.586    Xn_reg[1]__0[0]
    SLICE_X43Y64         FDRE                                         r  Xn_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.009     2.700    CLK_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  Xn_reg[2][0]/C
                         clock pessimism             -0.450     2.249    
    SLICE_X43Y64         FDRE (Hold_fdre_C_D)         0.040     2.289    Xn_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Xn_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.100ns (26.814%)  route 0.273ns (73.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.731     2.179    CLK_IBUF_BUFG
    SLICE_X47Y71         FDRE                                         r  Xn_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.100     2.279 r  Xn_reg[3][7]/Q
                         net (fo=20, routed)          0.273     2.552    Xn_reg[3]__0[7]
    SLICE_X44Y78         FDRE                                         r  Xn_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.971     2.662    CLK_IBUF_BUFG
    SLICE_X44Y78         FDRE                                         r  Xn_reg[4][7]/C
                         clock pessimism             -0.450     2.211    
    SLICE_X44Y78         FDRE (Hold_fdre_C_D)         0.040     2.251    Xn_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 Xn_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.100ns (28.354%)  route 0.253ns (71.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.739     2.187    CLK_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  Xn_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.100     2.287 r  Xn_reg[1][9]/Q
                         net (fo=14, routed)          0.253     2.540    Xn_reg[1]__0[9]
    SLICE_X44Y65         FDRE                                         r  Xn_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.977     2.668    CLK_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  Xn_reg[2][9]/C
                         clock pessimism             -0.470     2.197    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.041     2.238    Xn_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X44Y61   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X42Y60   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X42Y60   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X44Y60   Xn_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X44Y60   Xn_reg[1][4]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X44Y59   Xn_reg[1][5]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X45Y60   Xn_reg[1][6]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X45Y60   Xn_reg[1][7]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X45Y60   Xn_reg[1][8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X43Y77   Xn_reg[4][8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X44Y61   Xn_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X44Y60   Xn_reg[1][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X44Y60   Xn_reg[1][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X45Y60   Xn_reg[1][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X45Y60   Xn_reg[1][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X45Y60   Xn_reg[1][8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y64   Y_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y64   Y_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y64   Y_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X44Y61   Xn_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X42Y60   Xn_reg[1][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X42Y60   Xn_reg[1][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X44Y60   Xn_reg[1][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X44Y60   Xn_reg[1][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X45Y60   Xn_reg[1][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X45Y60   Xn_reg[1][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X45Y60   Xn_reg[1][8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y64   Y_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X46Y64   Y_reg[13]/C



