# å•å‘¨æœŸCPU-20æ¡æŒ‡ä»¤



## ä¸€ã€å®éªŒå†…å®¹

é˜…è¯»ç†è§£20æ¡æŒ‡ä»¤çš„å•å‘¨æœŸCPUçš„ä»£ç ï¼Œé€šè¿‡ä»¿çœŸæ³¢å½¢çš„è°ƒè¯•ä¿®å¤å…¶ä¸­çš„é”™è¯¯ï¼Œä½¿è®¾è®¡å¯ä»¥é€šè¿‡ä»¿çœŸå’Œä¸Šæ¿éªŒè¯

myCPUé¡¶å±‚æ¥å£ä¿¡å·çš„æè¿°å¦‚ä¸‹ï¼š

| åç§°              | å®½åº¦ | æ–¹å‘ | æè¿°                                                         |
| ----------------- | ---- | ---- | ------------------------------------------------------------ |
| clk               | 1    | I    | æ—¶é’Ÿä¿¡å·ï¼Œæ¥è‡ªclk_pllçš„è¾“å‡ºæ—¶é’Ÿ                              |
| resetn            | 1    | I    | å¤ä½ä¿¡å·ï¼Œä½ç”µå¹³åŒæ­¥å¤ä½                                     |
| inst_sram_we      | 1    | O    | RAMå†™ä½¿èƒ½ä¿¡å·ï¼Œé«˜ç”µå¹³æœ‰æ•ˆ                                    |
| inst_sram_addr    | 32   | O    | RAMè¯»å†™åœ°å€ï¼Œå­—èŠ‚å¯»å€                                        |
| inst_sram_wdata   | 32   | O    | RAMå†™æ•°æ®                                                    |
| inst_sram_rdata   | 32   | I    | RAMè¯»æ•°æ®                                                    |
| data_sram_we      | 1    | O    | RAMå†™ä½¿èƒ½ä¿¡å·ï¼Œé«˜ç”µå¹³æœ‰æ•ˆ                                    |
| data_sram_addr    | 32   | O    | RAMè¯»å†™åœ°å€ï¼Œå­—èŠ‚å¯»å€                                        |
| data_sram_wdata   | 32   | O    | RAMå†™æ•°æ®                                                    |
| data_sram_rdata   | 32   | I    | RAMè¯»æ•°æ®                                                    |
| debug_wb_pc       | 32   | O    | å†™å›çº§ï¼ˆå¤šå‘¨æœŸæœ€åä¸€çº§ï¼‰çš„PCï¼Œéœ€è¦myCPUé‡Œå°†PCä¸€è·¯ä¼ é€’åˆ°å†™å›çº§ |
| debug_wb_rf_we    | 4    | O    | å†™å›çº§å†™å¯„å­˜å™¨å †ï¼ˆregfilesï¼‰çš„å†™ä½¿èƒ½ï¼Œä¸ºå­—èŠ‚å†™ä½¿èƒ½           |
| debug_wb_rf_wnum  | 5    | O    | å†™å›çº§å†™regfilesçš„ç›®çš„å¯„å­˜å™¨å·                               |
| debug_wb_rf_wdata | 32   | O    | å†™å›çº§å†™regfilesçš„å†™æ•°æ®                                     |

æ³¨æ„ä¸ºä»€ä¹ˆiramå’Œdramçš„weä¿¡å·ä¸æ˜¯4ä½ï¼Ÿåé¢æœ‰å¯èƒ½çš„è¯æ”¹ä¸€ä¸‹

## äºŒã€è®¾è®¡è¯¦è§£

### 1. æŒ‡ä»¤è¯¦è§£

#### (1) add.w(add word)

add.w  rd, rj, rk	GR[rd] = GR[rj] + GR[rk]

00000000000100000 rk[14: 10] ri[9: 5] rd[4: 0]

#### (2) addi.w(add immediate word)

addi.w  rd, rj, si12	GR[rd] = GR[rj] + sext32(si12)

0000001010 si12[21: 10] rj[9: 5] rd[4: 0]

#### (3) sub.w(subtract word)

sub.w  rd, rj, rk	GR[rd] = GR[rj] - GR[rk]

00000000000100010 rk[14: 10] rj[9: 5] rd[4: 0]

#### (4) slt(set less than)

slt  rd, rj, rk	GR[rd] = GR[rj] < signed GR[rk]

00000000000100100 rk[14: 10] rj[9: 5] rd[4: 0]

#### (5) sltu(set less than unsigned)

sltu  rd, rj, rk	GR[rd] = GR[rj] < unsigned GR[rk]

00000000000100101 rk[14: 10] rj[9: 5] rd[4: 0]

#### (6) slli.w(shift left logic immediate word)

slli.w  rd, rj, ui5	GR[rd] = GR[rj] << ui5

00000000010000 001 ui5 rj[9: 5] rd[4: 0]

#### (7) srli.w(shift right logic immediate word)

srli.w  rd, rj, ui5	GR[rd] = GR[rj] >> logic ui5

00000000010001 001 ui5 rj[9: 5] rd[4: 0]

#### (8) srai.w(shift right arithmetic immediate word)

srai.w  rd, rj, ui5	GR[rd] = GR[rj] >> arith ui5

00000000010010 001 ui5 rj[9: 5] rd[4: 0]

#### (9) and(and)

and rd, rj, rk	GR[rd] = GR[rj] & GR[rk]

00000000000101001 rk[14: 10] rj[9: 5] rd[4: 0]

#### (10) or(or)

or rd, rj, rk	GR[rd] = GR[rj] | GR[rk]

00000000000101010 rk[14: 10] rj[9: 5] rd[4: 0]

#### (11) nor(not or)

nor rd, rj, rk	GR[rd] = ~(GR[rj] | GR[rk])

00000000000101000 rk[14: 10] rj[9: 5] rd[4: 0]

#### (12) xor(exclusive or)

xor rd, rj, rk	GR[rd] = GR[rj] ^ GR[rk]

00000000000101011 rk[14: 10] rj[9: 5] rd[4: 0]

#### (13) lu12i(load upper from bit12 immediate)

lu12i  rd, si20	GR[rd] = {si20, 12'b0}

0001010 si20 rd[4: 0]

#### (14)â€‹ ld.w(load word signed)

ld.w  rd, rj, si12	GR[rd] = MEM[GR[rj] + sext32(si12)] [31: 0]

0010100010 si12[21: 10] rj[9: 5] rd[4: 0]

#### (15) st.w(store word)

st.w  rd, rj, si12	MEM[GR[rj] + sext32(si12)] [31: 0] = GR[rd] [31: 0]

0010100110 si12[21: 10] rj[9: 5] rd[4: 0]

#### (16) bne(branch on not equal)

bne  rj, rd, offs16	if(GR[rj] != GR[rd]) PC = PC + sext32({off16, 2'b0})

010111 offs[15: 0] [25: 10] rj[9: 5] rd[4: 0]

#### (17) beq(branch on equal)

beq  rj, rd, off16	if(GR[rj] == GR[rd]) PC = PC + sext32({off16, 2'b0})

010110 offs[15: 0] [25: 10] rj[9: 5] rd[4: 0]

#### (18) b(branch)

b  offs26	PC = PC + sext32({off26, 2'b0})

010100 offs[15: 0] offs[25: 16]

#### (19) bl(branch and link)

bl  offs26	GR[1] = PC + 4; PC = PC + sext32({off26, 2'b0})

010101 offs[15: 0] offs[25: 16]

#### (20) jirl(jump indirect register link)

jirl  rd, rj, offs16	GR[rd] = PC + 4; PC = GR[rj] + sext32({off16, 2'b0})

010011 offs[15: 0] [25: 10] rj[9: 5] rd[4: 0]

### 2. å•å‘¨æœŸè®¾è®¡

<img src="assets\singlesycle20.png" alt="alt" style="zoom:80%;" />

ALUå‰çš„source1å˜æˆäºŒé€‰ä¸€ï¼Œé€‰æ‹©rjæˆ–è€…PCï¼›source2å˜æˆå››é€‰ä¸€ï¼Œå¢æ·»çš„ä¸€ä¸ªä¸ºlu12iæœåŠ¡ï¼Œä¸€ä¸ªæ˜¯pc + 4çš„4

### 3. é”™è¯¯è¯¦è§£

#### :one:myCPU_topä¸­immä¿¡å·

<img src="assets\error1.1.png" alt="alt" style="zoom:80%;" />

ç¼ºå°‘åˆ¤æ–­need_ui5çš„é€‰é¡¹

<img src="assets\error1.2.png" alt="alt" style="zoom:80%;" />

#### :two:myCPU_topä¸­final_resultä¿¡å·

<img src="assets\error2.1.png" alt="alt" style="zoom:80%;" />

final_resultæœªå®šä¹‰

<img src="assets\error2.2.png" alt="alt" style="zoom:80%;" />

#### :three:myCPU_topä¸­â€‹debug_wb_rf_weä¿¡å·

ä¿¡å·åå†™é”™ï¼Œå¤šä¸€ä¸ªn

<img src="assets\error3.1.png" alt="alt" style="zoom:80%;" />

<img src="assets\error3.2.png" alt="alt" style="zoom:80%;" />

#### :four:myCPU_topä¸­â€‹gr_weä¿¡å·

<img src="assets\error4.1.png" alt="alt" style="zoom:80%;" />

å¯„å­˜å™¨å †å†™ä½¿èƒ½ä¿¡å·ï¼ŒblæŒ‡ä»¤ä¹Ÿéœ€è¦å†™å¯„å­˜å™¨ï¼Œåº”å»æ‰

<img src="assets\error4.2.png" alt="alt" style="zoom:80%;" />

#### :five:aluä¸­or_resultä¿¡å·

<img src="assets\error5.1.png" alt="alt" style="zoom:80%;" />

å¤šæˆ–äº†alu_result

<img src="assets\error5.2.png" alt="alt" style="zoom:80%;" />

#### :six:aluä¸­sll_resultä¿¡å·

<img src="assets\error6.1.png" alt="alt" style="zoom:80%;" />

sll_resultä¸­æ“ä½œæ•°ä¸€å’ŒäºŒå†™å

<img src="assets\error6.2.png" alt="alt" style="zoom:80%;" />

#### :seven:aluä¸­srlå’Œsraçš„resultä¿¡å·

<img src="assets\error7.1.png" alt="alt" style="zoom:80%;" />

sr64_resultä¸­æ“ä½œæ•°å†™åï¼Œsr_resultçš„èŒƒå›´å†™é”™

<img src="assets\error7.2.png" alt="alt" style="zoom:80%;" />

## ä¸‰ã€å·¥ç¨‹è¯¦è§£

### 1. å…³äºç¼–è¯‘

#### (1) ä¸‹è½½å¹¶å®‰è£…loongarchäº¤å‰ç¼–è¯‘å·¥å…·é“¾

+ æ‰“å¼€ç»ˆç«¯ï¼Œè¿›å…¥å‹ç¼©åŒ…æ‰€åœ¨ç›®å½•ï¼Œå°†å…¶è§£å‹è‡³/optç›®å½•ä¸‹

```
$ sudo tar zxvf loongarch32r-linux-gnusf-2022-05-20-x86.tar.gz -C /opt/
```

+ ç¡®ä¿/opt/loongarch32r-linux-gnusf-2022-05-20-x86/bin/å­˜åœ¨ï¼Œæ‰§è¡ŒæŒ‡ä»¤å°†å…¶æ·»åŠ è‡³ç¯å¢ƒå˜é‡

```
$ echo "export PATH=/opt/loongarch32r-linux-gnusf-2022-05-20-x86/bin/:$PATH" >> ~/.bashrc
```

+ é‡æ–°æ‰“å¼€ç»ˆç«¯ï¼Œè¾“å…¥loongarch32å¹¶æ•²å‡»tabé”®ï¼Œå¦‚æœå¯ä»¥è¡¥å…¨ï¼Œåˆ™å·²å®‰è£…æˆåŠŸï¼Œæ­¤æ—¶å¯ä»¥ç¼–å†™hello.cå¹¶è¿›è¡Œç¼–è¯‘çœ‹å…¶æ˜¯å¦å¯ä»¥å·¥ä½œ

```
$ loongarch32r-linux-gnusf-gcc hello.c
```

#### (2) ç¼–è¯‘funcæµ‹è¯•ç¨‹åº

+ æ ¹æ®funcç›®å½•ä¸‹çš„test_config.hæ–‡ä»¶é…ç½®exp6çš„åŠŸèƒ½ç‚¹

+ æ‰§è¡Œ`make clean`æŒ‡ä»¤å’Œ`make`æŒ‡ä»¤ï¼Œåœ¨func/obj/æ–‡ä»¶å¤¹ä¸‹ï¼Œä¼šå­˜åœ¨inst_ram.coeã€inst_ram.mifå’Œtest.sæ–‡ä»¶
+ å¤±è´¥äº†å•Šå•Šå•Šå•Šå•Šå•Šå•Šå•Šå•Šå•Šå•Šå•Šå•Šnot found!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!ğŸ˜­è½¬æˆ˜å‹ç¼©åŒ…æƒ¹

### 2. ç”Ÿæˆgolden_trace

æ‰“å¼€gettrace.xprï¼Œè¿è¡Œgettraceå·¥ç¨‹çš„ä»¿çœŸï¼Œç”Ÿæˆæ–°çš„å‚è€ƒtraceæ–‡ä»¶golden_trace.txtï¼Œæ³¨æ„ç­‰ä»¿çœŸå…¨éƒ¨è¿è¡Œå®Œæˆæ‰ä¼šå¾—åˆ°å®Œæ•´å†…å®¹

### 3. é‡æ–°å®šåˆ¶inst_ram

åœ¨sourcesçª—å£æ‰¾åˆ°inst_ram IPçª—å£ï¼ŒåŒå‡»æˆ–å³é”®åç‚¹å‡»"Re-customize IPâ€¦â€¦"ï¼Œåœ¨å®šåˆ¶ç•Œé¢ä¸­é€‰æ‹©RST&Initializationé€‰é¡¹å¡ï¼Œåœ¨Coefficients Fileä¸­ç‚¹å‡»Browseé€‰æ‹©æ–°ç”Ÿæˆçš„inst_ram.coeæ–‡ä»¶ï¼Œç‚¹å‡»OK

åœ¨å¼¹å‡ºçš„Generate Output Productçª—å£ä¸­ç‚¹å‡»Generateï¼ˆæ ¹æ®éœ€è¦é€‰æ‹©globalæˆ–oocæ¨¡å¼ï¼‰ï¼Œå®Œæˆé‡æ–°å®šåˆ¶

**æ¯æ¬¡é‡æ–°ç¼–è¯‘åï¼Œéƒ½éœ€è¦é‡æ–°è¿›è¡Œgolden_traceå’Œinst_ramå®šåˆ¶**

### 4. ä»¿çœŸç»“æœ

ç»ˆç«¯æ‰“å°passå³ä¸ºæˆåŠŸ

