m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/archfx/Documents/NoCDfD/assert_NoC/dump
vaccumulator
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1598895476
!i10b 1
!s100 KPIeI<o_f^`ZA_8V84cXQ2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I@]LQhDX=g0@IG9g=K;<<I3
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1597836418
Z6 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/main_comp.sv
Z7 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/main_comp.sv
!i122 14
L0 373 74
Z8 OV;L;2020.1;71
r1
!s85 0
31
Z9 !s108 1598895476.000000
Z10 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/main_comp.sv|
Z11 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/main_comp.sv|
!i113 1
Z12 o-sv -work work
Z13 !s92 -sv -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/
Z14 tCvgOpt 0
vadd_ss_port
Z15 !s110 1598895480
!i10b 1
!s100 `oi4J?UDh79Il7a9Pj_^f1
R3
IS=Hg865WlM348n2Ho^3Xh2
R4
R0
Z16 w1597560027
Z17 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ss_allocator.v
Z18 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ss_allocator.v
!i122 74
L0 547 44
R8
r1
!s85 0
31
Z19 !s108 1598895480.000000
Z20 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ss_allocator.v|
Z21 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ss_allocator.v|
!i113 1
Z22 o-vlog01compat -work work
Z23 !s92 -vlog01compat -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/
R14
vadd_sw_loc_one_hot
R2
!i10b 1
!s100 b<D]V?R<:9eTE?Sc>ml4c0
R3
IQBIzZcaahlNb>^C8Xl[<52
R4
R0
Z24 w1598812882
Z25 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_routting.v
Z26 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_routting.v
!i122 22
L0 741 27
R8
r1
!s85 0
31
R9
Z27 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_routting.v|
Z28 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_routting.v|
!i113 1
R22
R23
R14
valtera_jtag_uart_wb
R2
!i10b 1
!s100 c4X;:IVWfjITiF;EMYIAk0
R3
IZb;;?PIXG]DF7<dCe?A`S3
R4
R0
R16
Z29 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_jtag_uart_wb.v
Z30 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_jtag_uart_wb.v
!i122 19
L0 584 32
R8
r1
!s85 0
31
R9
Z31 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_jtag_uart_wb.v|
Z32 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_jtag_uart_wb.v|
!i113 1
R22
R23
R14
valtera_reset_synchronizer
Z33 !s110 1598895475
!i10b 1
!s100 UHE`ECc:Uf7RO>`M^mmT`2
R3
IZC4CPXAGnF?K0m^jS<=352
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_reset_synchronizer.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_reset_synchronizer.v
!i122 5
L0 28 63
R8
r1
!s85 0
31
Z34 !s108 1598895475.000000
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_reset_synchronizer.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_reset_synchronizer.v|
!i113 1
R22
R23
R14
valtera_simulator_UART
Z35 !s110 1598895478
!i10b 1
!s100 cUVWcEDUGMa?WH`I3MjKJ0
R3
IY1d4Hj8GA0W6kVB<hTQjf0
R4
R0
R16
Z36 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_simulator_UART.v
Z37 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_simulator_UART.v
!i122 54
L0 17 190
R8
r1
!s85 0
31
Z38 !s108 1598895478.000000
Z39 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_simulator_UART.v|
Z40 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/altera_simulator_UART.v|
!i113 1
R22
R23
R14
naltera_simulator_@u@a@r@t
varbiter
R1
R33
!i10b 1
!s100 5@l4BD2C<OBg@TQ2djAd_3
R3
IkXaQUg@hA>Q_=<cn6WGVO2
R4
S1
R0
Z41 w1598895472
Z42 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/arbiter.sv
Z43 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/arbiter.sv
!i122 4
L0 39 200
R8
r1
!s85 0
31
R34
Z44 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/arbiter.sv|
Z45 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/arbiter.sv|
!i113 1
R12
R13
R14
varbiter_2_one_hot
R1
R33
!i10b 1
!s100 `z9VlnAi1^inOadRC<J6^1
R3
IWFHiUhPmnXBm>TFTiP^`:3
R4
S1
R0
R41
R42
R43
!i122 4
L0 378 18
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R13
R14
varbiter_3_one_hot
R1
R33
!i10b 1
!s100 FCzbRE:0mRYk3@RM`k<Kc3
R3
I<DCcCcMzPXXko2SAn;>b]1
R4
S1
R0
R41
R42
R43
!i122 4
L0 400 24
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R13
R14
varbiter_4_one_hot
R1
R33
!i10b 1
!s100 TDCEWG78_:>?_Q`hOm:lJ0
R3
I@<0=k39dPkJmCUA38Wg<51
R4
S1
R0
R41
R42
R43
!i122 4
L0 426 32
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R13
R14
varbiter_ext_priority
R1
R33
!i10b 1
!s100 B6g^AL:m4=]i1YfjKj2`52
R3
ILjdhcc7D2e;SIU3od^PLH1
R4
S1
R0
R41
R42
R43
!i122 4
L0 928 56
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R13
R14
varbiter_priority_en
R1
R33
!i10b 1
!s100 F34U31M_Zk:I8bFS1bO`B0
R3
I623azYHeleWG@n;9gdTzz2
R4
S1
R0
R41
R42
R43
!i122 4
L0 247 61
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R13
R14
vbaseline_allocator
R15
!i10b 1
!s100 e@NQPZ7SiTZFmWO;m>n?_2
R3
IeFacO49z8XILLWGFfZkUQ0
R4
R0
Z46 w1598895062
Z47 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/baseline.v
Z48 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/baseline.v
!i122 79
L0 32 142
R8
r1
!s85 0
31
R19
Z49 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/baseline.v|
Z50 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/baseline.v|
!i113 1
R22
R23
R14
vbin_to_one_hot
R1
R2
!i10b 1
!s100 3l0FIF1602VW<h25VA]P73
R3
I0D01Q[^YA1A[6<0zf5MED1
R4
S1
R0
R5
R6
R7
!i122 14
L0 237 18
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vbinary_mux
R1
R2
!i10b 1
!s100 Z@0VhelOez3M:c:4DQ49W1
R3
IYFY4d6k7]^4eD?Y0lODjm3
R4
S1
R0
R5
R6
R7
!i122 14
L0 326 44
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vbus_arbiter
Z51 !s110 1598895477
!i10b 1
!s100 ei6IHZdbE9MjK;7U;J]7K2
R3
IDBz>3OdZH9h3KXi=AbmS:1
R4
R0
Z52 w1598884185
Z53 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wishbone_bus.v
Z54 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wishbone_bus.v
!i122 31
L0 490 54
R8
r1
!s85 0
31
Z55 !s108 1598895477.000000
Z56 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wishbone_bus.v|
Z57 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wishbone_bus.v|
!i113 1
R22
R23
R14
vbyte_enabled_single_port_ram
R1
R51
!i10b 1
!s100 n2@U1IY66G@BA@YWQm?5@2
R3
I1mFnm3@1n[dFM]6`m>a2J3
R4
S1
R0
R16
Z58 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/byte_enabled_generic_ram.sv
Z59 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/byte_enabled_generic_ram.sv
!i122 35
L0 1720 306
R8
r1
!s85 0
31
R55
Z60 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/byte_enabled_generic_ram.sv|
Z61 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/byte_enabled_generic_ram.sv|
!i113 1
R12
R13
R14
vbyte_enabled_single_port_ram_1
R1
R51
!i10b 1
!s100 ^LaN9Y;FVObzEjJc50bLF0
R3
I^Kh=Cd0=6d>Cag4gS;<zm1
R4
S1
R0
R16
R58
R59
!i122 35
L0 2027 58
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_single_port_ram_10
R1
R51
!i10b 1
!s100 `W6YeO@Q5Rj8o]k7m[eGF0
R3
I1Rn8EaP4=f3RP8bk:8I7E0
R4
S1
R0
R16
R58
R59
!i122 35
L0 2592 65
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_single_port_ram_11
R1
R51
!i10b 1
!s100 B3Xo;T4J6Al7D43[4iNhd3
R3
IL>`]eiLN^ni9>fOo<WGJ23
R4
S1
R0
R16
R58
R59
!i122 35
L0 2658 68
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_single_port_ram_12
R1
R51
!i10b 1
!s100 ljDUN^`1P4fZ3R_O7P`;73
R3
ICI0EFQEJ5lPZcE=`:05@70
R4
S1
R0
R16
R58
R59
!i122 35
L0 2727 69
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_single_port_ram_13
R1
R51
!i10b 1
!s100 Y`_m9dlelbk3EEccE59Q=2
R3
IkkTkCz<>@DSY12nidWaT=2
R4
S1
R0
R16
R58
R59
!i122 35
L0 2797 70
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_single_port_ram_14
R1
R51
!i10b 1
!s100 Qm4C]_O:WZQd8al=IFAfU1
R3
I6SR8K[=nO3DdnAgHT::V62
R4
S1
R0
R16
R58
R59
!i122 35
L0 2868 71
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_single_port_ram_15
R1
R51
!i10b 1
!s100 ^Ro42VMPRCCD:4d4QKbRL3
R3
IXo?RPbTG<od>>0UDk7=ic2
R4
S1
R0
R16
R58
R59
!i122 35
L0 2940 72
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_single_port_ram_2
R1
R51
!i10b 1
!s100 ?]ZEK?>hSk=KGf5zEzS<B0
R3
Ic_Q;]I<?NNMONBGXWKP5G2
R4
S1
R0
R16
R58
R59
!i122 35
L0 2086 59
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_single_port_ram_3
R1
R51
!i10b 1
!s100 dC^g>5n6d3aWXE=4BR`VE1
R3
I`c7O1>9_iI@6SC:P1^JKn2
R4
S1
R0
R16
R58
R59
!i122 35
L0 2146 60
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_single_port_ram_4
R1
R51
!i10b 1
!s100 7QzeVULBKF[Cf00feAc8T3
R3
INc3dzG0a?^7060WAGeL8K2
R4
S1
R0
R16
R58
R59
!i122 35
L0 2207 61
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_single_port_ram_5
R1
R51
!i10b 1
!s100 zRHZ][E7g;^>zHh3JmZ5b2
R3
IEY_3AaN^<o11@9f8f?@k91
R4
S1
R0
R16
R58
R59
!i122 35
L0 2269 62
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_single_port_ram_6
R1
R51
!i10b 1
!s100 PLWX1h@WXTQ^fJThQ5O`a1
R3
IVGVL?IBB9iJOz>T?XziJH3
R4
S1
R0
R16
R58
R59
!i122 35
L0 2332 62
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_single_port_ram_7
R1
R51
!i10b 1
!s100 OhXLB[V_i^P:<Ig8PYHf[3
R3
I1lkEzNB@WJlIRiz[e51Wj2
R4
S1
R0
R16
R58
R59
!i122 35
L0 2395 63
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_single_port_ram_8
R1
R51
!i10b 1
!s100 Xb?CGS`Z=@084[V8@PSch3
R3
IUb9jW_`KQ:jMmG<Odh>El1
R4
S1
R0
R16
R58
R59
!i122 35
L0 2459 65
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_single_port_ram_9
R1
R51
!i10b 1
!s100 hG0jG_:mTaeI;_fk9<Td^2
R3
I6V[<4m:o^:`J6D>bXd1i=0
R4
S1
R0
R16
R58
R59
!i122 35
L0 2525 66
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_true_dual_port_ram
R1
R51
!i10b 1
!s100 CV>^=V3g1b8;zOfkK:RDf0
R3
IEOW_;J9bk^6N3I1FMM_mm0
R4
S1
R0
R16
R58
R59
!i122 35
L0 14 369
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_true_dual_port_ram_1
R1
R51
!i10b 1
!s100 3[ncA_RRhj_JkBW1Q9Sc71
R3
I3`H=A1]`=hnQ8^BSCE:Yo3
R4
S1
R0
R16
R58
R59
!i122 35
L0 384 74
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_true_dual_port_ram_10
R1
R51
!i10b 1
!s100 M<``A0NMb?Qi?FL_dUZD?1
R3
IzDFaF0I5GO7]>omc2RhNe0
R4
S1
R0
R16
R58
R59
!i122 35
L0 1131 92
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_true_dual_port_ram_11
R1
R51
!i10b 1
!s100 h>85Jh4W8oP?c]nbb_3_c3
R3
IlLdG?2Xc57hG66mKTmd1C1
R4
S1
R0
R16
R58
R59
!i122 35
L0 1224 94
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_true_dual_port_ram_12
R1
R51
!i10b 1
!s100 b^LQ5W0iPcd^hUV1RCJS:2
R3
I[88;A7MFfeCNWOoIjQ^EW3
R4
S1
R0
R16
R58
R59
!i122 35
L0 1319 96
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_true_dual_port_ram_13
R1
R51
!i10b 1
!s100 DQW_fQ0cGl0FNZNi^8X:T2
R3
Id^GZ6CNh4QaSCk57jkhUa2
R4
S1
R0
R16
R58
R59
!i122 35
L0 1416 98
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_true_dual_port_ram_14
R1
R51
!i10b 1
!s100 _M9zHT1Q^gkM_<zH_fP>A0
R3
I9bf[W]MYhN[QdnThF<TGW0
R4
S1
R0
R16
R58
R59
!i122 35
L0 1515 101
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_true_dual_port_ram_15
R1
R51
!i10b 1
!s100 35neFo@FWGzN]ePA<FdiZ3
R3
I@W6C9b@f4b7J_ZIHk45F[0
R4
S1
R0
R16
R58
R59
!i122 35
L0 1617 102
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_true_dual_port_ram_2
R1
R51
!i10b 1
!s100 4hXN^dDZ]]n?e1<[I`o[m1
R3
IL8LZQ[S?NYWZ51WgSLca=2
R4
S1
R0
R16
R58
R59
!i122 35
L0 459 76
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_true_dual_port_ram_3
R1
R51
!i10b 1
!s100 `H64<2_KF4l0j>T2EhLOM3
R3
I0lYPjm]<Z0<gOTiO=1>UW3
R4
S1
R0
R16
R58
R59
!i122 35
L0 536 78
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_true_dual_port_ram_4
R1
R51
!i10b 1
!s100 Dbke?Hnb49ik?oQEa443^2
R3
I5DbKi^TVd=6bS_D;g^i9h3
R4
S1
R0
R16
R58
R59
!i122 35
L0 615 80
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_true_dual_port_ram_5
R1
R51
!i10b 1
!s100 >_[834SBBmT]i4iGWE8?73
R3
IC>M:^:=;WJLanNROeJnN=3
R4
S1
R0
R16
R58
R59
!i122 35
L0 696 82
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_true_dual_port_ram_6
R1
R51
!i10b 1
!s100 nffg4kXDoDVd<2J12dm:n3
R3
IA5LzPzLh;:So;Mg5JfN<53
R4
S1
R0
R16
R58
R59
!i122 35
L0 779 84
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_true_dual_port_ram_7
R1
R51
!i10b 1
!s100 nE[Og7kd8Z3DlJ15Z2<GR3
R3
I7gh4X=>HLhbL]0[P`MPNQ1
R4
S1
R0
R16
R58
R59
!i122 35
L0 864 86
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_true_dual_port_ram_8
R1
R51
!i10b 1
!s100 6jaML[PMD7lDDXa^3lG2d3
R3
IJInVajdl^WfPzO:OkO`zN3
R4
S1
R0
R16
R58
R59
!i122 35
L0 951 88
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vbyte_enabled_true_dual_port_ram_9
R1
R51
!i10b 1
!s100 Ahm6YjVL8kWQ^e17DkzlV1
R3
IXJP^gU4`QR@:2cI^kD<<n0
R4
S1
R0
R16
R58
R59
!i122 35
L0 1040 90
R8
r1
!s85 0
31
R55
R60
R61
!i113 1
R12
R13
R14
vcanonical_credit_counter
R35
!i10b 1
!s100 Ak@^hBim2aPR?NZkR3A^U0
R3
IE2niz1KXgaR`OeR7QB3`]1
R4
R0
R16
Z62 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/canonical_credit_count.v
Z63 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/canonical_credit_count.v
!i122 45
L0 28 390
R8
r1
!s85 0
31
R38
Z64 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/canonical_credit_count.v|
Z65 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/canonical_credit_count.v|
!i113 1
R22
R23
R14
vcanonical_vc_alloc
R15
!i10b 1
!s100 D6`m3k4OlfPKzW`Se7CMC3
R3
IUzdP>@cLQCTV7<m0Xo<JF3
R4
R0
R46
R47
R48
!i122 79
L0 187 169
R8
r1
!s85 0
31
R19
R49
R50
!i113 1
R22
R23
R14
vcheck_destination_addr
Z66 !s110 1598895479
!i10b 1
!s100 2?KI>EJ5>:A3cXOgf6CHA2
R3
ImL:@QjgK:^JbC8ah@70DE1
R4
R0
R16
Z67 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/debug.v
Z68 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/debug.v
!i122 59
L0 341 45
R8
r1
!s85 0
31
Z69 !s108 1598895479.000000
Z70 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/debug.v|
Z71 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/debug.v|
!i113 1
R22
R23
R14
vcheck_ovc
R2
!i10b 1
!s100 N1f>=ML9;fZNoa14QTzP91
R3
IhGnbN[ZFZeZ1dl289EaI81
R4
R0
R16
Z72 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/credit_count.v
Z73 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/credit_count.v
!i122 9
L0 637 72
R8
r1
!s85 0
31
R34
Z74 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/credit_count.v|
Z75 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/credit_count.v|
!i113 1
R22
R23
R14
vcheck_single_bit_assertation
R1
R2
!i10b 1
!s100 JYY1_2ULeYJTOcTN2lG_g1
R3
IKAnfQlmCP7<aE@o<HDOLc3
R4
S1
R0
R5
R6
R7
!i122 14
L0 509 37
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vclass_ovc_table
R66
!i10b 1
!s100 Jh18j2AaGYzJROPTaKD6A0
R3
IdZN]>aeE:mNI]7OD]`7mE1
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/class_table.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/class_table.v
!i122 66
L0 29 51
R8
r1
!s85 0
31
R69
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/class_table.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/class_table.v|
!i113 1
R22
R23
R14
vclassic_weight_counter
R51
!i10b 1
!s100 iSh[g`g5>cWceJD42Qo;F0
R3
I_`V03;?cO6J47eW0nSYnn1
R4
R0
R16
Z76 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wrra.v
Z77 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wrra.v
!i122 37
L0 263 44
R8
r1
!s85 0
31
R55
Z78 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wrra.v|
Z79 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wrra.v|
!i113 1
R22
R23
R14
vclk_source
R51
!i10b 1
!s100 BIhfU1bj;RU06U[H^Eoj@0
R3
INg1@1:[eOR]`mo;C0M5go3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/clk_source.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/clk_source.v
!i122 26
L0 6 20
R8
r1
!s85 0
31
R55
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/clk_source.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/clk_source.v|
!i113 1
R22
R23
R14
vcomb_nonspec_allocator
R51
!i10b 1
!s100 RVLikWBi<iPg5Ma<FAWl92
R3
IKCXO5XV7jcoQGQ5DkoDf=0
R4
R0
Z80 w1598895361
Z81 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_nonspec.v
Z82 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_nonspec.v
!i122 28
L0 32 286
R8
r1
!s85 0
31
R55
Z83 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_nonspec.v|
Z84 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_nonspec.v|
!i113 1
R22
R23
R14
vcomb_nonspec_v2_allocator
R51
!i10b 1
!s100 CGZ7^YPYY]R:A8`3@P1`E2
R3
I]^nY3]KcQW`G1a3J8lijJ1
R4
R0
R80
R81
R82
!i122 28
L0 333 250
R8
r1
!s85 0
31
R55
R83
R84
!i113 1
R22
R23
R14
vcomb_spec1_allocator
R35
!i10b 1
!s100 ok7h@1gzi13G__71AmLRP3
R3
Ikl4f]@eNFPCkWf`2>=Flc2
R4
R0
Z85 w1598872760
Z86 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb-spec1.v
Z87 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb-spec1.v
!i122 41
L0 31 239
R8
r1
!s85 0
31
R38
Z88 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb-spec1.v|
Z89 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb-spec1.v|
!i113 1
R22
R23
R14
vcomb_spec2_allocator
R66
!i10b 1
!s100 i1j8G7jD7UO@dFO27MZ=60
R3
IDL14m^BKlANFgnZgIfi_b3
R4
R0
Z90 w1598895005
Z91 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_spec2.v
Z92 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_spec2.v
!i122 70
L0 33 254
R8
r1
!s85 0
31
R69
Z93 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_spec2.v|
Z94 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/comb_spec2.v|
!i113 1
R22
R23
R14
vcombined_vc_sw_alloc
R15
!i10b 1
!s100 a]ac96i^2[g9^`IARdb?@1
R3
IP<QWO3NPYhFb;V>B_OaVO0
R4
R0
w1598895036
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/combined_vc_sw_alloc.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/combined_vc_sw_alloc.v
!i122 71
L0 29 286
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/combined_vc_sw_alloc.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/combined_vc_sw_alloc.v|
!i113 1
R22
R23
R14
vcongestion_out_based_3port_avb_ovc
R33
!i10b 1
!s100 S9PAhfZl881?f=LLRENV70
R3
IicE_4z1FzHcIhS:oeoW241
R4
R0
R16
Z95 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/congestion_analyzer.v
Z96 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/congestion_analyzer.v
!i122 7
L0 741 65
R8
r1
!s85 0
31
R34
Z97 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/congestion_analyzer.v|
Z98 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/congestion_analyzer.v|
!i113 1
R22
R23
R14
vcongestion_out_based_avb_ovc_not_granted_ivc
R33
!i10b 1
!s100 E2<?iH>oO`]5mZY`AV5`71
R3
In0bT4h8oVJEdOKiL_7i8K2
R4
R0
R16
R95
R96
!i122 7
L0 1110 158
R8
r1
!s85 0
31
R34
R97
R98
!i113 1
R22
R23
R14
vcongestion_out_based_avb_ovc_w2
R33
!i10b 1
!s100 eI8nAbCAfMfODJ6MZ^2eZ1
R3
I=_AjK]clR_=h>P56LA4hn0
R4
R0
R16
R95
R96
!i122 7
L0 821 92
R8
r1
!s85 0
31
R34
R97
R98
!i113 1
R22
R23
R14
vcongestion_out_based_avb_ovc_w3
R33
!i10b 1
!s100 a6AM_TeS15L^bC8n=W47N3
R3
I?XmZaE3M4J]GDK?OH;5U10
R4
R0
R16
R95
R96
!i122 7
L0 926 68
R8
r1
!s85 0
31
R34
R97
R98
!i113 1
R22
R23
R14
vcongestion_out_based_avb_ovc_w4
R33
!i10b 1
!s100 WQIH_f`deJj_HICWoG@L=3
R3
Ig^^ZG@`@g]4DPbdl[l>B]0
R4
R0
R16
R95
R96
!i122 7
L0 1002 94
R8
r1
!s85 0
31
R34
R97
R98
!i113 1
R22
R23
R14
vcongestion_out_based_ivc_notgrant
R33
!i10b 1
!s100 ;@D^hBRBY7KUnAdDZ`eIH0
R3
ImY@^b]hmFGEE<dU4Z;LAT2
R4
R0
R16
R95
R96
!i122 7
L0 633 95
R8
r1
!s85 0
31
R34
R97
R98
!i113 1
R22
R23
R14
vcongestion_out_based_ivc_req
R33
!i10b 1
!s100 QPg8Q_QSg72n8cPC>RZ>90
R3
I`91la<F[?aP>[fSS6VVUM2
R4
R0
R16
R95
R96
!i122 7
L0 581 41
R8
r1
!s85 0
31
R34
R97
R98
!i113 1
R22
R23
R14
vcongestion_out_gen
R33
!i10b 1
!s100 fN[Vf:K=C^Z?k:jU2cXOX0
R3
I6LRMY5KZ:7F9_<28[aL4Y1
R4
R0
R16
R95
R96
!i122 7
L0 1421 147
R8
r1
!s85 0
31
R34
R97
R98
!i113 1
R22
R23
R14
vcrc_32_combinational
R2
!i10b 1
!s100 X28U[51TIKP2CXUfSD<=d1
R3
I:@I7SHQSc[WSdigI_Aa:`2
R4
R0
R16
Z99 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_crc32.v
Z100 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_crc32.v
!i122 15
L0 126 50
R8
r1
!s85 0
31
R9
Z101 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_crc32.v|
Z102 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_crc32.v|
!i113 1
R22
R23
R14
vcrc_32_multi_channel
R2
!i10b 1
!s100 ]S6^dB>YQFh<W:DBjAcmF1
R3
IzI7mEazeW;;GcjANe15GB0
R4
R0
R16
R99
R100
!i122 15
L0 39 70
R8
r1
!s85 0
31
R9
R101
R102
!i113 1
R22
R23
R14
vcredit_counter
R2
!i10b 1
!s100 OTiI[Ef22c;TU[8gKo5Cf3
R3
I]71O5J^kQ6o4TEGSDCdTf1
R4
R0
R16
R72
R73
!i122 9
L0 28 407
R8
r1
!s85 0
31
R34
R74
R75
!i113 1
R22
R23
R14
vcrossbar
R33
!i10b 1
!s100 8;BBi:Yl_TUdEC3MGVXQ20
R3
ISGI[YMTAfPL`4I]7CZ]2Q0
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/crossbar.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/crossbar.v
!i122 3
L0 28 196
R8
r1
!s85 0
31
R34
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/crossbar.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/crossbar.v|
!i113 1
R22
R23
R14
vCS_GEN
R1
R2
!i10b 1
!s100 EmF@:W1;f5C79a]=?ZMz;0
R3
IcBl]AgBU>[k103z51CUBa3
R4
S1
R0
R5
R6
R7
!i122 14
L0 680 34
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@c@s_@g@e@n
vcustom_or
R1
R2
!i10b 1
!s100 92UCgD]Z0NHKA:7XiQY@E3
R3
IUe><`G1fFh96beVabOVzE3
R4
S1
R0
R5
R6
R7
!i122 14
L0 154 26
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vdebug_IVC_flit_type_order_check
R66
!i10b 1
!s100 4b_C82]4mU7z=Dn1i_CT=2
R3
If1Km>PfbXAi?i?BD=0ak61
R4
R0
R16
R67
R68
!i122 59
L0 10 66
R8
r1
!s85 0
31
R69
R70
R71
!i113 1
R22
R23
R14
ndebug_@i@v@c_flit_type_order_check
vdebug_mesh_edges
R66
!i10b 1
!s100 cKSAmXioolA@ToNlM@7iZ2
R3
IiN_g]0ZD=aJQjWg5<Y22;2
R4
R0
R16
R67
R68
!i122 59
L0 271 64
R8
r1
!s85 0
31
R69
R70
R71
!i113 1
R22
R23
R14
vdebug_mesh_tori_route_ckeck
R66
!i10b 1
!s100 T3bl]dI]3BJ[jZNRWKOh92
R3
IZ^Y`jj[G<0biZPjb=MhQS3
R4
R0
R16
R67
R68
!i122 59
L0 79 190
R8
r1
!s85 0
31
R69
R70
R71
!i113 1
R22
R23
R14
vdestp_generator
R2
!i10b 1
!s100 1b`85zfYBi1=RB[iHdcCa3
R3
IlQHKncZ7k1Gb@Z;WUnRSl0
R4
R0
Z103 w1598809527
Z104 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/input_ports.v
Z105 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/input_ports.v
!i122 10
L0 968 86
R8
r1
!s85 0
31
R9
Z106 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/input_ports.v|
Z107 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/input_ports.v|
!i113 1
R22
R23
R14
vdistance_gen
R15
!i10b 1
!s100 g1d_>f2719HoWF50P<kMH1
R3
I:n;^^G[?ZRoABA]9D?f`;2
R4
R0
Z108 w1598533582
Z109 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/traffic_gen.v
Z110 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/traffic_gen.v
!i122 77
L0 993 54
R8
r1
!s85 0
31
R19
Z111 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/traffic_gen.v|
Z112 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/traffic_gen.v|
!i113 1
R22
R23
R14
vduato_mesh_routing
R1
R35
!i10b 1
!s100 Bl<4;Vko4HY4Vd>HP4J`;2
R3
I_O6l9`6ScE`MXLMgUoe2m2
R4
S1
R0
Z113 w1598806202
Z114 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_mesh.sv
Z115 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_mesh.sv
!i122 47
L0 658 116
R8
r1
!s85 0
31
R38
Z116 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_mesh.sv|
Z117 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_mesh.sv|
!i113 1
R12
R13
R14
vextract_header_flit_info
R66
!i10b 1
!s100 V=eGajzo5kNlJMJKX4S1O2
R3
IIAkNLlUM>BCoX:kmkSVkk2
R4
R0
R16
Z118 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/header_flit.v
Z119 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/header_flit.v
!i122 64
L0 130 118
R8
r1
!s85 0
31
R69
Z120 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/header_flit.v|
Z121 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/header_flit.v|
!i113 1
R22
R23
R14
vfast_minimum_number
R1
R2
!i10b 1
!s100 `j[aB5TY86YTbbk0m0@;`1
R3
IBajA:30<JaHTzjZZ2Bd9g2
R4
S1
R0
R5
R6
R7
!i122 14
L0 554 31
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vfattree_add_ss_port
R35
!i10b 1
!s100 5i^:l3^ncNib^4k]o8LnO3
R3
IQ4liZ1PCji89enZ_2=96i1
R4
R0
Z122 w1598809406
Z123 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/fattree.v
Z124 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/fattree.v
!i122 44
L0 1350 36
R8
r1
!s85 0
31
R38
Z125 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/fattree.v|
Z126 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/fattree.v|
!i113 1
R22
R23
R14
vfattree_conventional_routing
R35
!i10b 1
!s100 be4=FJE:l]F[[>POU1QmR2
R3
I[^_Sco51G@`=Fj22ez@;F0
R4
R0
R122
R123
R124
!i122 44
L0 754 93
R8
r1
!s85 0
31
R38
R125
R126
!i113 1
R22
R23
R14
vfattree_destp_generator
R35
!i10b 1
!s100 aU1h3e01VU`hciNQN7eKE2
R3
IMk]QmA1TSXENDW[K1i5b_0
R4
R0
R122
R123
R124
!i122 44
L0 1423 51
R8
r1
!s85 0
31
R38
R125
R126
!i113 1
R22
R23
R14
vfattree_destport_decoder
R35
!i10b 1
!s100 0h8DE<i7NJYflKNRjTSQ73
R3
IKfm^F_UcDiZaXW[ecKm1I3
R4
R0
R122
R123
R124
!i122 44
L0 1030 15
R8
r1
!s85 0
31
R38
R125
R126
!i113 1
R22
R23
R14
vfattree_destport_up_select
R35
!i10b 1
!s100 `6;?1OGaY=j97=?2MSJCB3
R3
ISWdNKK>jgcTJ4_EhFGVo`2
R4
R0
R122
R123
R124
!i122 44
L0 728 18
R8
r1
!s85 0
31
R38
R125
R126
!i113 1
R22
R23
R14
vfattree_deterministic_look_ahead_routing
R35
!i10b 1
!s100 35bW387nZdCBEeBzNangn3
R3
ICjGX1cS1cC;SZGGo1ifJO0
R4
R0
R122
R123
R124
!i122 44
L0 941 88
R8
r1
!s85 0
31
R38
R125
R126
!i113 1
R22
R23
R14
vfattree_distance_gen
R35
!i10b 1
!s100 X95ZzO9R9lRY=A>Xe@Wbh1
R3
I=1j^d`;ZPb=9L<>X[lBX=3
R4
R0
R122
R123
R124
!i122 44
L0 1086 66
R8
r1
!s85 0
31
R38
R125
R126
!i113 1
R22
R23
R14
vfattree_look_ahead_routing
R35
!i10b 1
!s100 01zLhcM^B;LnH>_@hXoKc3
R3
Icg^XMcdh]Y29hbdcczR7K0
R4
R0
R122
R123
R124
!i122 44
L0 855 73
R8
r1
!s85 0
31
R38
R125
R126
!i113 1
R22
R23
R14
vfattree_mask_non_assignable_destport
R35
!i10b 1
!s100 =N3VB2FZdOPDJ>aeYcodK3
R3
In`cHK6HS>8817361Qc]2m0
R4
R0
R122
R123
R124
!i122 44
L0 1053 26
R8
r1
!s85 0
31
R38
R125
R126
!i113 1
R22
R23
R14
vfattree_nca_destp_up_routing
R35
!i10b 1
!s100 Me0lI[TK@W@C_B06gRfNY1
R3
IZN`aC6;kWWW[4<8T=lo<Y3
R4
R0
R122
R123
R124
!i122 44
L0 510 102
R8
r1
!s85 0
31
R38
R125
R126
!i113 1
R22
R23
R14
vfattree_nca_random_up_routing
R35
!i10b 1
!s100 DnQ=X<1Gi;D0oPFoFOm?i0
R3
IeZE1S<KdCm[EU>H9jAGV?0
R4
R0
R122
R123
R124
!i122 44
L0 398 104
R8
r1
!s85 0
31
R38
R125
R126
!i113 1
R22
R23
R14
vfattree_nca_straight_up_routing
R35
!i10b 1
!s100 INzL@OhW;aC@7lcl2L0032
R3
I8ZPI^3[@^]9EeginHQ6ea1
R4
R0
R122
R123
R124
!i122 44
L0 619 107
R8
r1
!s85 0
31
R38
R125
R126
!i113 1
R22
R23
R14
vfattree_noc
R35
!i10b 1
!s100 JzLRc>nTfa:0bfZ`2OQNH3
R3
IFZX8dzKQa<ICez`3HSQM62
R4
R0
R122
R123
R124
Z127 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v
!i122 44
L0 24 511
R8
r1
!s85 0
31
R38
R125
R126
!i113 1
R22
R23
R14
vfattree_router_addr_decode
R35
!i10b 1
!s100 lSP`VDN][J:`5LIOWAh7]2
R3
IIzem?8XK`e5`P=SbPVVUU0
R4
R0
R122
R123
R124
!i122 44
L0 1387 33
R8
r1
!s85 0
31
R38
R125
R126
!i113 1
R22
R23
R14
vfattree_ssa_check_destport
R35
!i10b 1
!s100 h9RzKUHVWPjSXd`7^2K<22
R3
IA3_3N`haodOzO8bhf_g3n2
R4
R0
R122
R123
R124
!i122 44
L0 1304 44
R8
r1
!s85 0
31
R38
R125
R126
!i113 1
R22
R23
R14
vfifo_ram
R1
R2
!i10b 1
!s100 CAVM1_>oWFiMGoEzCcbhl1
R3
I5C><=@zl8B2<DZ:RFCNeD3
R4
S1
R0
Z128 w1598805383
Z129 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/flit_buffer.sv
Z130 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/flit_buffer.sv
!i122 13
L0 583 56
R8
r1
!s85 0
31
R9
Z131 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/flit_buffer.sv|
Z132 !s90 -work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/flit_buffer.sv|
!i113 1
Z133 o-work work
Z134 !s92 -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/
R14
vflit_buffer
R1
R2
!i10b 1
!s100 <?09E@LdL]K1nf1S`NkAR2
R3
I=JPZEz2K:S[_jIG>eDSJX0
R4
S1
R0
R128
R129
R130
!i122 13
L0 32 540
R8
r1
!s85 0
31
R9
R131
R132
!i113 1
R133
R134
R14
vfwft_fifo
R1
R2
!i10b 1
!s100 CSKl4DLj1PGY0_l8]7j>[0
R3
I@T=6lj`ULQK6`izzP>YD20
R4
S1
R0
R128
R129
R130
!i122 13
L0 745 186
R8
r1
!s85 0
31
R9
R131
R132
!i113 1
R133
R134
R14
vfwft_fifo_with_output_clear
R1
R2
!i10b 1
!s100 z^52>[B::J98Zbf5oKOD71
R3
IjZdXENJB2D[6<:Fd2nV563
R4
S1
R0
R128
R129
R130
!i122 13
L0 953 183
R8
r1
!s85 0
31
R9
R131
R132
!i113 1
R133
R134
R14
vgeneric_single_port_ram
R1
R51
!i10b 1
!s100 8DoSk`W`kPb0XzgDb6Pl^0
R3
I21UPI2]]omb^?_CWAo=@Z3
R4
S1
R0
R16
Z135 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/generic_ram.sv
Z136 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/generic_ram.sv
!i122 39
L0 130 67
R8
r1
!s85 0
31
R55
Z137 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/generic_ram.sv|
Z138 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/generic_ram.sv|
!i113 1
R12
R13
R14
vhdr_flit_weight_update
R66
!i10b 1
!s100 =:YdOJ=;CJ6=3<mjCHzBg2
R3
IT@^=DUnW20ik2HbYc=H:Z1
R4
R0
R16
R118
R119
!i122 64
L0 403 46
R8
r1
!s85 0
31
R69
R120
R121
!i113 1
R22
R23
R14
vheader_flit_generator
R66
!i10b 1
!s100 =fmSag[48NT^JNJbTQf`Z3
R3
I:X@Cke3c:KBAdbaiPz`[80
R4
R0
R16
R118
R119
!i122 64
L0 31 96
R8
r1
!s85 0
31
R69
R120
R121
!i113 1
R22
R23
R14
vheader_flit_update_lk_route_ovc
R66
!i10b 1
!s100 @@Q<a3`A94[:N5JIdFGNC0
R3
IoT3`k:dFc4S?NdXmhjzH^2
R4
R0
R16
R118
R119
!i122 64
L0 259 139
R8
r1
!s85 0
31
R69
R120
R121
!i113 1
R22
R23
R14
vinjection_ratio_ctrl
R15
!i10b 1
!s100 P[H66UcU:_[8`UNMDjH0@3
R3
IZdh^@9[McNN`eB2l162nR3
R4
R0
R108
R109
R110
!i122 77
L0 707 116
R8
r1
!s85 0
31
R19
R111
R112
!i113 1
R22
R23
R14
vinout_ports
R15
!i10b 1
!s100 7Y8QegE4<@bNc4JRn0=]o3
R3
Il?PRJa>mXDbKo<Ll8nl1k1
R4
R0
Z139 w1598856242
Z140 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/inout_ports.v
Z141 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/inout_ports.v
!i122 73
L0 29 548
R8
r1
!s85 0
31
R19
Z142 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/inout_ports.v|
Z143 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/inout_ports.v|
!i113 1
R22
R23
R14
vinport_module
R2
!i10b 1
!s100 b_1HoQiZdOSBILWzhbBz92
R3
I3;Vhmjo^4>BXf>W;@oT?L3
R4
R0
R16
R72
R73
!i122 9
L0 445 81
R8
r1
!s85 0
31
R34
R74
R75
!i113 1
R22
R23
R14
vinport_module_can
R35
!i10b 1
!s100 ?nH<4j>@dACLeL4<KAHEY2
R3
I6T=z_o`K?N<WL1A7BDo6j3
R4
R0
R16
R62
R63
!i122 45
L0 425 96
R8
r1
!s85 0
31
R38
R64
R65
!i113 1
R22
R23
R14
vinput_ports
R2
!i10b 1
!s100 ^LWSiK`c[90bbMPNfn4RM3
R3
IVfF>5Hhc7JKhd`U12PaXG3
R4
R0
R103
R104
R105
!i122 10
L0 31 191
R8
r1
!s85 0
31
R9
R106
R107
!i113 1
R22
R23
R14
vinput_queue_per_port
R2
!i10b 1
!s100 h4I2f[UR;3zANbQOR>XGH2
R3
IFf5NZUnf@T<2[i3AIBm<60
R4
R0
R103
R104
R105
!i122 10
L0 230 732
R8
r1
!s85 0
31
R9
R106
R107
!i113 1
R22
R23
R14
vjtag_control_port
Z144 !s110 1598895481
!i10b 1
!s100 B4=<[5[efCHYiR]UEJ0Ze0
R3
I[UBcUH[ZOLSn=Z2FdL2cG2
R4
R0
R16
Z145 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_system_en.v
Z146 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_system_en.v
!i122 87
L0 63 99
R8
r1
!s85 0
31
Z147 !s108 1598895481.000000
Z148 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_system_en.v|
Z149 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_system_en.v|
!i113 1
R22
Z150 !s92 -vlog01compat -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/
R14
vjtag_source_probe
R15
!i10b 1
!s100 [25mgm_^2P3CV84A7]fE13
R3
Iim@kVeoB4RD>CF2>@:WVV2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_source_probe.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_source_probe.v
!i122 85
L0 35 120
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_source_probe.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/jtag_source_probe.v|
!i113 1
R22
R150
R14
vjtag_system_en
R144
!i10b 1
!s100 [^LQZm9:Le<2CfZ[Y5=Mf0
R3
ICWNT:`f<h1]KS=l_QR^M^3
R4
R0
R16
R145
R146
!i122 87
L0 40 20
R8
r1
!s85 0
31
R147
R148
R149
!i113 1
R22
R150
R14
vjtag_uart_wb
R2
!i10b 1
!s100 _Q9DmDSjRJi;k4d?Y=IVj2
R3
IBhQ`?2bVNmP8;LEY?6mQ:3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_uart_wb.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_uart_wb.v
!i122 17
L0 6 144
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_uart_wb.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_uart_wb.v|
!i113 1
R22
R23
R14
vlook_ahead_routing
R2
!i10b 1
!s100 77;??kAXm7Y1SUL^mS@K>0
R3
I9L4[<gee]0E5Y`^_I7Ca12
R4
R0
Z151 w1598533345
Z152 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/routing.v
Z153 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/routing.v
!i122 21
L0 210 193
R8
r1
!s85 0
31
R9
Z154 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/routing.v|
Z155 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/routing.v|
!i113 1
R22
R23
R14
vmesh_dir
R1
R35
!i10b 1
!s100 Qj=;VRzO_An4>EzbF^:<82
R3
If5Mn<lg5OP=lM:T6ldf?V3
R4
S1
R0
R113
R114
R115
!i122 47
L0 779 52
R8
r1
!s85 0
31
R38
R116
R117
!i113 1
R12
R13
R14
vmesh_tori_dspt_clear_gen
R66
!i10b 1
!s100 Jfn4ln<1bFcJXXA;6_GeA2
R3
I[<mfmUU8KLRP`DS5Z1NS@1
R4
R0
R16
Z156 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus.v
Z157 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus.v
!i122 60
L0 214 43
R8
r1
!s85 0
31
R69
Z158 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus.v|
Z159 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus.v|
!i113 1
R22
R23
R14
vmesh_tori_endp_addr_decode
R66
!i10b 1
!s100 kA=8bjjl034_`Z5<494_K0
R3
Ik`HQBObAV7Jc2XLgYEY=h1
R4
R0
R16
R156
R157
!i122 60
L0 1099 77
R8
r1
!s85 0
31
R69
R158
R159
!i113 1
R22
R23
R14
vmesh_tori_router_addr_decode
R66
!i10b 1
!s100 f8?njVW9g8aeSI]HzjfOG3
R3
IOWEFF^X;SlC<VSo;SGUlT2
R4
R0
R16
R156
R157
!i122 60
L0 1044 52
R8
r1
!s85 0
31
R69
R158
R159
!i113 1
R22
R23
R14
vmesh_torus_adaptive_avb_ovc_mux
R66
!i10b 1
!s100 :WcS6=ZkPaPOFSG[zM1BZ1
R3
Id?MN^_40gU:ieznA=VAcH2
R4
R0
R16
R156
R157
!i122 60
L0 515 54
R8
r1
!s85 0
31
R69
R158
R159
!i113 1
R22
R23
R14
vmesh_torus_adaptive_dest_encoder
R66
!i10b 1
!s100 MTF<J[dKS0bX:L9YZ_eUQ1
R3
In5J^^^U74WEJ8=][zA`B83
R4
R0
R16
R156
R157
!i122 60
L0 673 46
R8
r1
!s85 0
31
R69
R158
R159
!i113 1
R22
R23
R14
vmesh_torus_adaptive_look_ahead_routing
R2
!i10b 1
!s100 ee>3`g2eW:_;`8jlL9?Nj1
R3
Ie>L=?1]V;Y1ZoJU>Y7kI?3
R4
R0
R24
R25
R26
!i122 22
L0 265 184
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vmesh_torus_add_ss_port
R66
!i10b 1
!s100 EF@5>CX^Mj;DOY4jO`oUG1
R3
IUYY:P2d1oE[;Z_=LB>CF[3
R4
R0
R16
R156
R157
!i122 60
L0 994 44
R8
r1
!s85 0
31
R69
R158
R159
!i113 1
R22
R23
R14
vmesh_torus_conventional_routing
R2
!i10b 1
!s100 zc52UnfYoUMieQYADnnIT3
R3
Im:8QES0;gTHHOkoNS68B02
R4
R0
R24
R25
R26
!i122 22
L0 778 326
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vmesh_torus_destp_decoder
R66
!i10b 1
!s100 I:XBfI=?Q;[O<TR1kJ6nh2
R3
I]Xi_<@728DBR@mOdWS8CV1
R4
R0
R16
R156
R157
!i122 60
L0 1307 129
R8
r1
!s85 0
31
R69
R158
R159
!i113 1
R22
R23
R14
vmesh_torus_destp_generator
R66
!i10b 1
!s100 >11:emh1nEF[i0eR_@Ffc2
R3
IK0iYW^U9SjWiG?:B?Z43i3
R4
R0
R16
R156
R157
!i122 60
L0 1242 64
R8
r1
!s85 0
31
R69
R158
R159
!i113 1
R22
R23
R14
vmesh_torus_deterministic_look_ahead_routing
R2
!i10b 1
!s100 @^JkYA_TaaJ`g6;lUo;S]2
R3
I@81DBHmZYG69ikl0hlZ][3
R4
R0
R24
R25
R26
!i122 22
L0 135 118
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vmesh_torus_distance_gen
R66
!i10b 1
!s100 _T^8]j9<M11SbDC?_dO7d2
R3
I1jRh43U>foaoJS[g4eK7X2
R4
R0
R16
R156
R157
!i122 60
L0 730 145
R8
r1
!s85 0
31
R69
R158
R159
!i113 1
R22
R23
R14
vmesh_torus_dynamic_portsel_control
R66
!i10b 1
!s100 Fb>0]XQOVVh[m@l;h1Jz`1
R3
I?kB[eCnj7U2`;hCf=SkcF0
R4
R0
R16
R156
R157
!i122 60
L0 1442 137
R8
r1
!s85 0
31
R69
R158
R159
!i113 1
R22
R23
R14
vmesh_torus_look_ahead_routing
R2
!i10b 1
!s100 nO3l=MCYKiS]mgQkTaW1O2
R3
I9`o_PSgzECCjo<G9zn?EV0
R4
R0
R24
R25
R26
!i122 22
L0 8 115
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vmesh_torus_mask_non_assignable_destport
R66
!i10b 1
!s100 KnRYSm:bF6J^2g`mN>fGD2
R3
IMUQ31OO:_LDB5M4X=ngY10
R4
R0
R16
R156
R157
!i122 60
L0 261 151
R8
r1
!s85 0
31
R69
R158
R159
!i113 1
R22
R23
R14
vmesh_torus_next_router_addr_predictor
R2
!i10b 1
!s100 >M2O6E49oeo[75W]@RcEe3
R3
IGmY_Y3o54i22IXJ9kaz=T1
R4
R0
R24
R25
R26
!i122 22
L0 461 100
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vmesh_torus_next_router_inport_predictor
R2
!i10b 1
!s100 ?C@dIh2YfY?CmgL4WTU=;2
R3
IP?:^Dl0i]I9IeR]cceT;J1
R4
R0
R24
R25
R26
!i122 22
L0 569 48
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vmesh_torus_ni_conventional_routing
R2
!i10b 1
!s100 lOmafVM[<`<VJ`0QbaMb_0
R3
Ig;8kgkUZm3=_;M8CJERWL1
R4
R0
R24
R25
R26
!i122 22
L0 1111 86
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vmesh_torus_noc
R15
!i10b 1
!s100 =iD4PJ88JjajoefmZm`^;2
R3
I4Ykmm?6dUcXLfB589EO9`2
R4
R0
w1598809316
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_noc.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_noc.v
R127
!i122 75
L0 39 609
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_noc.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mesh_torus_noc.v|
!i113 1
R22
R23
R14
vmesh_torus_port_presel_based_dst_routers_vc
R33
!i10b 1
!s100 H@EZc8MngF9WzDF0JNWV_2
R3
IYb]1zKP?in:IOk79;FoKg1
R4
R0
R16
R95
R96
!i122 7
L0 293 54
R8
r1
!s85 0
31
R34
R97
R98
!i113 1
R22
R23
R14
vmesh_torus_port_selector
R66
!i10b 1
!s100 1Q:;G_KEW;S9kS[fJ6K]=0
R3
I?Y6IE_K8YCel494Qj9MTZ3
R4
R0
R16
R156
R157
!i122 60
L0 582 82
R8
r1
!s85 0
31
R69
R158
R159
!i113 1
R22
R23
R14
vmesh_torus_ssa_check_destport
R66
!i10b 1
!s100 KEZRScIMkdz?Foe0XWBBA2
R3
I=`c4f^GonG^b?BIcnc1h22
R4
R0
R16
R156
R157
!i122 60
L0 877 115
R8
r1
!s85 0
31
R69
R158
R159
!i113 1
R22
R23
R14
vmesh_torus_swap_port_presel_gen
R66
!i10b 1
!s100 2eN9KQ1ed`;GR`1c7GYTh2
R3
I6kSA7`?9=6<E:h?Q^PPa?1
R4
R0
R16
R156
R157
!i122 60
L0 422 83
R8
r1
!s85 0
31
R69
R158
R159
!i113 1
R22
R23
R14
vmesh_torus_vc_alloc_request_gen_adaptive
R66
!i10b 1
!s100 T0SASZ^BV`Kdo6Nc30Und2
R3
INUL@5IDAd4Zm1>l9fhLnj0
R4
R0
R16
R156
R157
!i122 60
L0 46 165
R8
r1
!s85 0
31
R69
R158
R159
!i113 1
R22
R23
R14
vmor1k
R33
!i10b 1
!s100 1Mk9;Qj48aBXUFU<<<R7f3
R3
IB^157`5_MIhg_Cl?SYYd22
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1k.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1k.v
!i122 6
L0 3 216
R8
r1
!s85 0
31
R34
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1k.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1k.v|
!i113 1
R22
R23
R14
vmor1k_mpsoc
R33
!i10b 1
!s100 `YmfP^VH?=VgaUhbbI[8z0
R3
IA[gWc3WD0Z:m2?S^G0f0K1
R4
R0
w1598814778
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc.v
!i122 0
L0 2 445
R8
r1
!s85 0
31
R34
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc.v|
!i113 1
R22
!s92 -vlog01compat -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/
R14
vmor1k_mpsoc_top
R1
R33
!i10b 1
!s100 YgAMXNNzLoIAdog92FgV;0
R3
IWYaz]9m`G3Ph0[h@gl30G2
R4
S1
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc_top.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc_top.v
!i122 2
L0 30 43
R8
r1
!s85 0
31
R34
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc_top.v|
!s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/mor1k_mpsoc_top.v|
!i113 1
R12
Z160 !s92 -sv -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/
R14
vmor1k_tile
R144
!i10b 1
!s100 CWG75;UY7za:I47_VLIcE1
R3
IOT:>1lBLQ0ZU2o5i39K7E3
R4
R0
w1598895127
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/mor1k_tile.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/mor1k_tile.v
!i122 89
L0 30 865
R8
r1
!s85 0
31
R147
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/mor1k_tile.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/mor1k_tile.v|
!i113 1
R22
!s92 -vlog01compat -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/tiles/
R14
vmor1kx
R2
!i10b 1
!s100 bj_EFibGSWEVVMUROGUY92
R3
I4d][GfD4P>]idDRGDOYGJ2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx.v
!i122 18
L0 18 557
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx.v|
!i113 1
R22
R23
R14
vmor1kx_branch_prediction
R66
!i10b 1
!s100 5;J;dBGH<ai4[zH48Y]_63
R3
IC=fXYZDeV87jUfBI9Y5lb3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_branch_prediction.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_branch_prediction.v
!i122 61
L0 19 34
R8
r1
!s85 0
31
R69
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_branch_prediction.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_branch_prediction.v|
!i113 1
R22
R23
R14
vmor1kx_bus_if_avalon
R35
!i10b 1
!s100 A3B^93QHRHV<BD>hJm34^2
R3
IR[>5BgLLGn`:NQie]>W`k1
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_avalon.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_avalon.v
!i122 55
L0 15 80
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_avalon.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_avalon.v|
!i113 1
R22
R23
R14
vmor1kx_bus_if_wb32
R35
!i10b 1
!s100 6UI>KecXD7_[k[<]Zo=^:0
R3
IQ?TW>naR5TlFkV2B4:`k52
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_wb32.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_wb32.v
!i122 48
L0 19 168
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_wb32.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_bus_if_wb32.v|
!i113 1
R22
R23
R14
vmor1kx_cache_lru
R2
!i10b 1
!s100 ii]410N6IT>AKbNXmRD>a1
R3
I=?<Ze5kQB5WeXJ7W<5@_U2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cache_lru.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cache_lru.v
!i122 24
L0 87 196
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cache_lru.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cache_lru.v|
!i113 1
R22
R23
R14
vmor1kx_cfgrs
R15
!i10b 1
!s100 H:KVzRNOW>z:UE6B<G1^>0
R3
I6[5H02bhZ@SmZ7]QYLU:<2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cfgrs.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cfgrs.v
!i122 80
L0 24 218
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cfgrs.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cfgrs.v|
!i113 1
R22
R23
R14
vmor1kx_cpu
R35
!i10b 1
!s100 bCo:J903=K1QczNLdeXEI1
R3
I=zZXYJWh8[En@mH[DI]7_0
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu.v
!i122 49
L0 21 600
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu.v|
!i113 1
R22
R23
R14
vmor1kx_cpu_cappuccino
R33
!i10b 1
!s100 4aQK6R5J=S99?VD<_d69g0
R3
IiBg=DgDil3@oQ3FC:m`:E2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_cappuccino.v
!i122 8
L0 17 1471
R8
r1
!s85 0
31
R34
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_cappuccino.v|
!i113 1
R22
R23
R14
vmor1kx_cpu_espresso
R15
!i10b 1
!s100 R[V<OIOXiG]aHcIKD6f8N2
R3
IHYi3RmfKHVITVBUe2V_X00
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_espresso.v
!i122 72
L0 17 745
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_espresso.v|
!i113 1
R22
R23
R14
vmor1kx_cpu_prontoespresso
R66
!i10b 1
!s100 >C2<fbJ0b36IG4KWImIc93
R3
IlHNRJ3zEe74:h@=UlH8Nn2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_prontoespresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_prontoespresso.v
!i122 58
L0 17 851
R8
r1
!s85 0
31
R69
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_prontoespresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_cpu_prontoespresso.v|
!i113 1
R22
R23
R14
vmor1kx_ctrl_cappuccino
R35
!i10b 1
!s100 d5X9:;nGBhEa_GCXjh;1d3
R3
IOKgf<^4TAGnzn^<nGR[0N0
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_cappuccino.v
!i122 40
L0 29 1373
R8
r1
!s85 0
31
R55
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_cappuccino.v|
!i113 1
R22
R23
R14
vmor1kx_ctrl_espresso
R66
!i10b 1
!s100 CN`G[?8bTz=:bGnl[RLND3
R3
IA6WH`KXOl>RC:EO9ndMaR2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_espresso.v
!i122 69
L0 30 1421
R8
r1
!s85 0
31
R69
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_espresso.v|
!i113 1
R22
R23
R14
vmor1kx_ctrl_prontoespresso
R51
!i10b 1
!s100 ;3oa7z8K1IWRTJZNhSdYm2
R3
I:Wko8lgjT8>eVaUN==j3X1
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_prontoespresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_prontoespresso.v
!i122 33
L0 30 1462
R8
r1
!s85 0
31
R55
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_prontoespresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ctrl_prontoespresso.v|
!i113 1
R22
R23
R14
vmor1kx_dcache
R51
!i10b 1
!s100 6X@ze:H8MH;840?k?_Z^d1
R3
I4?UF?=RYRBVW1dlNo`LB<3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dcache.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dcache.v
!i122 36
L0 17 670
R8
r1
!s85 0
31
R55
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dcache.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dcache.v|
!i113 1
R22
R23
R14
vmor1kx_decode
R35
!i10b 1
!s100 CS1YA3DIj6`NmfB3LK^UK1
R3
INn9iN^LG@]>SYEO^H@=BO0
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode.v
!i122 53
L0 25 477
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode.v|
!i113 1
R22
R23
R14
vmor1kx_decode_execute_cappuccino
R2
!i10b 1
!s100 >F?=FX9oWRzmHgV9bHIF<0
R3
IlYT`lNEN4l:j:<Kz4=8EC2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode_execute_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode_execute_cappuccino.v
!i122 12
L0 22 526
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode_execute_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_decode_execute_cappuccino.v|
!i113 1
R22
R23
R14
vmor1kx_dmmu
R15
!i10b 1
!s100 IzdkjM1J[CN@3fIgQ>]F33
R3
I2zQ:94U6797ihWk8]Vl`n3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dmmu.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dmmu.v
!i122 78
L0 15 395
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dmmu.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_dmmu.v|
!i113 1
R22
R23
R14
vmor1kx_execute_alu
R2
!i10b 1
!s100 VL6[AFBJ;ZOc=a;lMC<Ch2
R3
IEZ4feDeHAVzbM:4=KVOaH1
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_alu.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_alu.v
!i122 20
L0 19 726
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_alu.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_alu.v|
!i113 1
R22
R23
R14
vmor1kx_execute_ctrl_cappuccino
R51
!i10b 1
!s100 oV@B`ngGPB9?fgPMjac^l2
R3
I4^CJEUfHARHIiAQK_CLk;3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_ctrl_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_ctrl_cappuccino.v
!i122 29
L0 20 314
R8
r1
!s85 0
31
R55
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_ctrl_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_execute_ctrl_cappuccino.v|
!i113 1
R22
R23
R14
vmor1kx_fetch_cappuccino
R2
!i10b 1
!s100 FbGoad0iO8TWB;SVa1AGW1
R3
I6g66DXKXZ[d<?hioQMn:S3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_cappuccino.v
!i122 11
L0 21 616
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_cappuccino.v|
!i113 1
R22
R23
R14
vmor1kx_fetch_espresso
R35
!i10b 1
!s100 3z7^RfIAXeiLFmGDSR7Ee3
R3
IRG=^U_Pfz9FQ?L@J@B`>;1
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_espresso.v
!i122 51
L0 24 264
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_espresso.v|
!i113 1
R22
R23
R14
vmor1kx_fetch_prontoespresso
R51
!i10b 1
!s100 Oo;TNLdi=UZgbBi3:8BYE2
R3
Ib>eN9dGzL[a3AjX[=6jdi2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_prontoespresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_prontoespresso.v
!i122 25
L0 24 526
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_prontoespresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_prontoespresso.v|
!i113 1
R22
R23
R14
vmor1kx_fetch_tcm_prontoespresso
R66
!i10b 1
!s100 LGZeY?>jmPNQ<JI[3l1dC0
R3
ISZ5l5g8FEjIXbQj:n[gMb3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_tcm_prontoespresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_tcm_prontoespresso.v
!i122 57
L0 39 429
R8
r1
!s85 0
31
R69
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_tcm_prontoespresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_fetch_tcm_prontoespresso.v|
!i113 1
R22
R23
R14
vmor1kx_icache
R66
!i10b 1
!s100 l85FI6UDZco0WZkgV[9En3
R3
IG=Cjeg<YI0PQomQk?4W=A2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_icache.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_icache.v
!i122 62
L0 17 467
R8
r1
!s85 0
31
R69
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_icache.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_icache.v|
!i113 1
R22
R23
R14
vmor1kx_immu
R66
!i10b 1
!s100 bSTMkNK;Vzfj;L;9f]J7E0
R3
IBa6CTnLb_g[^=R;hPaPic0
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_immu.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_immu.v
!i122 56
L0 15 397
R8
r1
!s85 0
31
R69
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_immu.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_immu.v|
!i113 1
R22
R23
R14
vmor1kx_lsu_cappuccino
R51
!i10b 1
!s100 I<KUZ][3z6^DRkYcjUYVB0
R3
IQjzf8?k3:Z`T8j;z@Jon40
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_cappuccino.v
!i122 30
L0 21 836
R8
r1
!s85 0
31
R55
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_cappuccino.v|
!i113 1
R22
R23
R14
vmor1kx_lsu_espresso
R15
!i10b 1
!s100 _:k[Gk<W65`<eL?nR<Oem3
R3
IcIS8Q`WfN_01J45;ik5_83
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_espresso.v
!i122 83
L0 22 254
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_lsu_espresso.v|
!i113 1
R22
R23
R14
vmor1kx_pic
R51
!i10b 1
!s100 0HVIPDnWhPR8=dR3b=_kE3
R3
IBd^Lz<]FQSILR?CDn2O<52
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_pic.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_pic.v
!i122 34
L0 17 118
R8
r1
!s85 0
31
R55
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_pic.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_pic.v|
!i113 1
R22
R23
R14
vmor1kx_rf_cappuccino
R15
!i10b 1
!s100 <J]KZNc7KACZOe[OUC9iJ3
R3
INn7Uc`HVh_X?7`aGAn9<23
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx_utils.vh
!i122 81
L0 19 433
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx_utils.vh|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_cappuccino.v|
!i113 1
R22
R23
R14
vmor1kx_rf_espresso
R2
!i10b 1
!s100 Djg2M_CKmZL1[Mdeh^CFI0
R3
IUjbAo`@?`_ocOPBgcz=SZ0
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_espresso.v
!i122 23
L0 19 162
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_rf_espresso.v|
!i113 1
R22
R23
R14
vmor1kx_simple_dpram_sclk
R35
!i10b 1
!s100 OEjDi1e9niG40m2;52cVP0
R3
I1QPSPYj00f0LZN`YbY6>;3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_simple_dpram_sclk.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_simple_dpram_sclk.v
!i122 52
L0 16 48
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_simple_dpram_sclk.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_simple_dpram_sclk.v|
!i113 1
R22
R23
R14
vmor1kx_store_buffer
R35
!i10b 1
!s100 b>D4gNchg6^PMYg9WVBBc0
R3
I07gc?0Z>Y_D;P7`Jd9F?g1
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_store_buffer.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_store_buffer.v
!i122 46
L0 16 74
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_store_buffer.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_store_buffer.v|
!i113 1
R22
R23
R14
vmor1kx_ticktimer
R66
!i10b 1
!s100 gzZ87bBY?<2KM>S4KZ_=J3
R3
I^HVk0Yd=N9Jg16?UfK>C00
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ticktimer.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ticktimer.v
!i122 63
L0 17 74
R8
r1
!s85 0
31
R69
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ticktimer.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_ticktimer.v|
!i113 1
R22
R23
R14
vmor1kx_true_dpram_sclk
R15
!i10b 1
!s100 8W^Sch1Yh22caVBY?BU9k3
R3
IPZK^nb4H0=VRbP@B?IYbL2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_true_dpram_sclk.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_true_dpram_sclk.v
!i122 82
L0 13 44
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_true_dpram_sclk.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_true_dpram_sclk.v|
!i113 1
R22
R23
R14
vmor1kx_wb_mux_cappuccino
R66
!i10b 1
!s100 MJ_dG<0;kge8Gz>zBBmOX1
R3
Ib<i2U<VA_ILBAWa2b^2K]3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_cappuccino.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_cappuccino.v
!i122 67
L0 19 37
R8
r1
!s85 0
31
R69
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_cappuccino.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_cappuccino.v|
!i113 1
R22
R23
R14
vmor1kx_wb_mux_espresso
R51
!i10b 1
!s100 5CCId1Ghb9>X4d37;Z1>D1
R3
IzWNankcDfnIfT8]4NcSEQ0
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_espresso.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_espresso.v
!i122 32
L0 19 35
R8
r1
!s85 0
31
R55
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-sprs.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//mor1kx-defines.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_espresso.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/mor1kx_wb_mux_espresso.v|
!i113 1
R22
R23
R14
vmy_one_hot_arbiter
R1
R33
!i10b 1
!s100 EQK4JM9Y^zd5DoPQ=KUWc3
R3
Io<P4:KYF>`oTB18ZI8VYJ2
R4
S1
R0
R41
R42
R43
!i122 4
L0 321 55
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R13
R14
vmy_one_hot_arbiter_ext_priority
R1
R33
!i10b 1
!s100 D;B:[NFHz3fHOQU_aCkRc3
R3
I?FlT?017ji;Lhb7Z2fj5]2
R4
S1
R0
R41
R42
R43
!i122 4
L0 874 45
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R13
R14
vmy_one_hot_arbiter_priority_en
R1
R33
!i10b 1
!s100 9oSWP@@4>VFRE=;FJTe`C1
R3
IIO]FCE=F:I;2KO><?zZ>P2
R4
S1
R0
R41
R42
R43
!i122 4
L0 467 53
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R13
R14
vnegetive_first_routing
R1
R35
!i10b 1
!s100 H2DThBm>Va>Q45]6h^J8U2
R3
I`O3MIhN?BJ_iE^^E=B0HF1
R4
S1
R0
R113
R114
R115
!i122 47
L0 395 108
R8
r1
!s85 0
31
R38
R116
R117
!i113 1
R12
R13
R14
vnext_router_addr_selector_bin
R2
!i10b 1
!s100 JF@LJdCiSECEff^kLjXL[1
R3
I3>2Bk>66nLNQEPkAAC3Aa0
R4
R0
R151
R152
R153
!i122 21
L0 466 57
R8
r1
!s85 0
31
R9
R154
R155
!i113 1
R22
R23
R14
vnext_router_addr_selector_onehot
R2
!i10b 1
!s100 LNA=bme<zO<_0z2X>c_>S3
R3
I?Ni36EUCPgM9GXP;dz:cR3
R4
R0
R151
R152
R153
!i122 21
L0 413 48
R8
r1
!s85 0
31
R9
R154
R155
!i113 1
R22
R23
R14
vni_conventional_routing
R2
!i10b 1
!s100 0gO0>G_:88;5Mn4O>835M2
R3
I<O6AMo?B2Z^228OZmUJz@2
R4
R0
R151
R152
R153
!i122 21
L0 31 169
R8
r1
!s85 0
31
R9
R154
R155
!i113 1
R22
R23
R14
vni_master
R1
R15
!i10b 1
!s100 76fo^_ma0mOB=8bE7bKK`3
R3
I6>9KcFokeN?GzLOTQ4B<52
R4
S1
R0
Z161 w1598883973
Z162 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_master.sv
Z163 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_master.sv
R127
!i122 76
L0 36 1019
R8
r1
!s85 0
31
R19
Z164 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_master.sv|
Z165 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_master.sv|
!i113 1
R12
R13
R14
vni_vc_dma
R2
!i10b 1
!s100 ;O2Q2<G_@di5mJ>UPIGON3
R3
IZ8BI=S[T`4@EkMznaWR<>2
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_dma.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_dma.v
!i122 16
L0 37 527
R8
r1
!s85 0
31
R9
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_dma.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_dma.v|
!i113 1
R22
R23
R14
vni_vc_wb_slave_regs
R51
!i10b 1
!s100 [LOPaaHB9l09nDBa7BlZa1
R3
Ic::ZoYA63BcJV]]j:]O>72
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_wb_slave_regs.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_wb_slave_regs.v
!i122 38
L0 33 229
R8
r1
!s85 0
31
R55
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_wb_slave_regs.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/ni_vc_wb_slave_regs.v|
!i113 1
R22
R23
R14
vnoc
R35
!i10b 1
!s100 :VM]Ien9mQgbkV<NGO?in3
R3
Ill;b7o^2FG:?Je<hB4lZQ1
R4
R0
w1598525489
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/noc.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/noc.v
R127
!i122 42
L0 31 340
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/noc.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/noc.v|
!i113 1
R22
R23
R14
vnonspec_sw_alloc
R51
!i10b 1
!s100 :FQ]>CZ`0kX_^J>BCdmcB3
R3
IMo:^9K8>?Zk4h^LDh0`>=3
R4
R0
R80
R81
R82
!i122 28
L0 591 237
R8
r1
!s85 0
31
R55
R83
R84
!i113 1
R22
R23
R14
vnormalizer
R33
!i10b 1
!s100 IoLk98EcV_JJ`CEU4i?O]0
R3
ILf8n2Qb33kP1ZVUBX2KBE2
R4
R0
R16
R95
R96
!i122 7
L0 1342 54
R8
r1
!s85 0
31
R34
R97
R98
!i113 1
R22
R23
R14
vnorth_last_routing
R1
R35
!i10b 1
!s100 ]bIniZg:Uo3NKkkX:h_Df2
R3
IKZAG_YM1bXMD^TE<lO==^2
R4
S1
R0
R113
R114
R115
!i122 47
L0 275 109
R8
r1
!s85 0
31
R38
R116
R117
!i113 1
R12
R13
R14
vodd_even_routing
R1
R35
!i10b 1
!s100 1=k=8W7jUP1WmH_?9XU[l3
R3
IX3Sh];oe:bR?m8PB;jV3K1
R4
S1
R0
R113
R114
R115
!i122 47
L0 514 129
R8
r1
!s85 0
31
R38
R116
R117
!i113 1
R12
R13
R14
vone_hot_demux
R1
R2
!i10b 1
!s100 E6oaaPUD<OYRKb]1ek0dM2
R3
I^5o4Vi2<m@fGR=MgZ?_<g3
R4
S1
R0
R5
R6
R7
!i122 14
L0 121 23
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vone_hot_mux
R1
R2
!i10b 1
!s100 :nc^ZR@o?^S87d>>DAYDk0
R3
I3:F2@m;:3INYJz]L[fePg1
R4
S1
R0
R5
R6
R7
!i122 14
L0 47 61
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vone_hot_to_bin
R1
R2
!i10b 1
!s100 2^Pm]n^LzE1iWZnnJi1X50
R3
IhgF2hI<JBMI7f[6`_5lP@3
R4
S1
R0
R5
R6
R7
!i122 14
L0 264 53
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
voutput_vc_status
R15
!i10b 1
!s100 :;OGl3QN4d3K<WM9i^=[B3
R3
I:kc]o=jg6B:MaD`80WQOk0
R4
R0
R139
R140
R141
!i122 73
L0 588 110
R8
r1
!s85 0
31
R19
R142
R143
!i113 1
R22
R23
R14
voutput_weight_latch
R51
!i10b 1
!s100 m4;JB2Nao5:@Zo;2ALV_B3
R3
IP14i0hWR3IHUAW[[PF[_:1
R4
R0
R16
R76
R77
!i122 37
L0 1084 51
R8
r1
!s85 0
31
R55
R78
R79
!i113 1
R22
R23
R14
vovc_status
R1
R15
!i10b 1
!s100 RL9RFC6WO;i:95Y;2;;F>1
R3
I`gHOU0dB7U4GGk6z`V36O1
R4
S1
R0
R161
R162
R163
!i122 76
L0 913 50
R8
r1
!s85 0
31
R19
R164
R165
!i113 1
R12
R13
R14
vpacket_gen
R15
!i10b 1
!s100 CYh3P`[T6<z3Q<f@AlHEJ0
R3
IZ=`c2Wl0_mFiSBZf7V;oj1
R4
R0
R108
R109
R110
!i122 77
L0 834 150
R8
r1
!s85 0
31
R19
R111
R112
!i113 1
R22
R23
R14
vparallel_count_normalize
R33
!i10b 1
!s100 <1EUO5l1]4OXFSXi]Ol<Y1
R3
I?zS[1V0LT6<BTS<Ncc]DR3
R4
R0
R16
R95
R96
!i122 7
L0 1276 59
R8
r1
!s85 0
31
R34
R97
R98
!i113 1
R22
R23
R14
vparallel_counter
R1
R2
!i10b 1
!s100 dPdS7UUzZhFomEOZmOKPV1
R3
I3:[I<aiLh7P<<1Qm7EW0]1
R4
S1
R0
R5
R6
R7
!i122 14
L0 596 80
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vPC_127_7
R1
R2
!i10b 1
!s100 kHW@GY:B16H5Z8AhBjZU]0
R3
I19GXGQ=:<?Z[fVPiYkKXG2
R4
S1
R0
R5
R6
R7
!i122 14
L0 874 38
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@p@c_127_7
vPC_15_4
R1
R2
!i10b 1
!s100 :[ZNEE@jA2gIXZMbcKF3Q3
R3
IBFZAh]KcCN[CSfjCcXYhU1
R4
S1
R0
R5
R6
R7
!i122 14
L0 750 34
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@p@c_15_4
vPC_31_5
R1
R2
!i10b 1
!s100 8O[Xh1]c8_Cc:Ha]_HCBM3
R3
IVdod=8cfIo`JEh;YJdnEn2
R4
S1
R0
R5
R6
R7
!i122 14
L0 787 37
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@p@c_31_5
vPC_63_6
R1
R2
!i10b 1
!s100 K0URGD5bhVAUNZ@8@08Se2
R3
If6BB5X1RUhYobW0JW8Oc31
R4
S1
R0
R5
R6
R7
!i122 14
L0 831 36
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@p@c_63_6
vPC_7_3
R1
R2
!i10b 1
!s100 NKfIJXdBziWo5>K<OQ=L73
R3
IdjN?ojXMQBGZXJoPW68BI1
R4
S1
R0
R5
R6
R7
!i122 14
L0 721 22
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
n@p@c_7_3
vport_pre_sel_gen
R33
!i10b 1
!s100 :6GAZg?3ESIOcANC7[5R31
R3
IF8F_h8@hc9>jg:ZHhjOHP2
R4
R0
R16
R95
R96
!i122 7
L0 453 109
R8
r1
!s85 0
31
R34
R97
R98
!i113 1
R22
R23
R14
vport_presel_based_dst_ports_credit
R33
!i10b 1
!s100 8dL2hSRC_SI4=LFLReaD60
R3
I1^kB:S^9:nalW>:W`A[9e1
R4
R0
R16
R95
R96
!i122 7
L0 164 120
R8
r1
!s85 0
31
R34
R97
R98
!i113 1
R22
R23
R14
vport_presel_based_dst_ports_vc
R33
!i10b 1
!s100 =QOGRED2[hWJQ3^b0_UIF1
R3
IJ;j?II^[V[_STEa8ZEC?M3
R4
R0
R16
R95
R96
!i122 7
L0 48 107
R8
r1
!s85 0
31
R34
R97
R98
!i113 1
R22
R23
R14
vport_presel_based_dst_routers_ovc
R33
!i10b 1
!s100 ?^AFJmJAJ^29jGfB=[UTF2
R3
Ih655i540k@CS1ZmP10gRI2
R4
R0
R16
R95
R96
!i122 7
L0 356 87
R8
r1
!s85 0
31
R34
R97
R98
!i113 1
R22
R23
R14
vqsys_jtag_uart_0
R2
!i10b 1
!s100 @OiS1@a`^DhoM7389[e=F2
R3
IooKIab6z^C=@iV]o;gMQG1
R4
R0
R16
R29
R30
!i122 19
L0 327 256
R8
r1
!s85 0
31
R9
R31
R32
!i113 1
R22
R23
R14
vqsys_jtag_uart_0_scfifo_r
R2
!i10b 1
!s100 ;MYXcjhaQR5N]POGHfdzM0
R3
I^Jn;:>diZ6A?WG]>`dEIN1
R4
R0
R16
R29
R30
!i122 19
L0 240 77
R8
r1
!s85 0
31
R9
R31
R32
!i113 1
R22
R23
R14
vqsys_jtag_uart_0_scfifo_w
R2
!i10b 1
!s100 mXoQX4zb@<?=K<6dj4R^>3
R3
Ig[]eYH1`S6eA=SiFVC_LO0
R4
R0
R16
R29
R30
!i122 19
L0 77 75
R8
r1
!s85 0
31
R9
R31
R32
!i113 1
R22
R23
R14
vqsys_jtag_uart_0_sim_scfifo_r
R2
!i10b 1
!s100 amLCgNB>ePZ?2@EXW]f7^1
R3
Im2o?G1Zj@bGT4ahOTZ;YV2
R4
R0
R16
R29
R30
!i122 19
L0 162 68
R8
r1
!s85 0
31
R9
R31
R32
!i113 1
R22
R23
R14
vqsys_jtag_uart_0_sim_scfifo_w
R2
!i10b 1
!s100 Cbgbc0j9_;Kk4:4O6C0A_3
R3
Ijgi[Nn_I?WQ>JBXWn>_k<0
R4
R0
R16
R29
R30
!i122 19
L0 21 46
R8
r1
!s85 0
31
R9
R31
R32
!i113 1
R22
R23
R14
vremove_receive_port_one_hot
R2
!i10b 1
!s100 7Sj42l<O4^J@LLCZN?89Q2
R3
IOBl9fU4JIVCFDf@?_YLe@1
R4
R0
R24
R25
R26
!i122 22
L0 666 67
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vremove_sw_loc_one_hot
R2
!i10b 1
!s100 ;m_XoE8Vln4L5n[nE_oG<3
R3
IBhAO^dRX_CM7MWNihBN@d1
R4
R0
R24
R25
R26
!i122 22
L0 625 31
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vrouter
R35
!i10b 1
!s100 kOCjd`^1HB79d[8fKiF730
R3
IKfoi4M9nd=2Sfam:iT18^3
R4
R0
w1598884464
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/router.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/router.v
R127
!i122 50
L0 32 606
R8
r1
!s85 0
31
R38
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/router.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/router.v|
!i113 1
R22
R23
R14
vrra_priority_lock
R51
!i10b 1
!s100 0<aZ6B=d4lOloP8fi]4Z_0
R3
I@VkdQn[6T`;ceUV`bEBl;2
R4
R0
R16
R76
R77
!i122 37
L0 137 60
R8
r1
!s85 0
31
R55
R78
R79
!i113 1
R22
R23
R14
vRxD_fifo
R35
!i10b 1
!s100 NO4<eNH4MH7AD99g>P?Q:0
R3
I_E6`bY1fMM5J0X^04Fb9K2
R4
R0
R16
R36
R37
!i122 54
L0 217 111
R8
r1
!s85 0
31
R38
R39
R40
!i113 1
R22
R23
R14
n@rx@d_fifo
vsingle_port_ram
R1
R51
!i10b 1
!s100 EAXilgH:AMnVhj0<FmdC50
R3
INOb9Tjk_G7HEccelFR;9=2
R4
S1
R0
R16
R135
R136
!i122 39
L0 391 67
R8
r1
!s85 0
31
R55
R137
R138
!i113 1
R12
R13
R14
vsingle_port_ram_top
R1
R66
!i10b 1
!s100 ]WN`8mVYT8SeHBal7mb?H2
R3
IYceke7k<XOIToVje>5e4I0
R4
S1
R0
R16
Z166 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_single_port_ram.sv
Z167 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_single_port_ram.sv
!i122 68
L0 202 294
R8
r1
!s85 0
31
R69
Z168 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_single_port_ram.sv|
Z169 !s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_single_port_ram.sv|
!i113 1
R12
R13
R14
vspec_sw_alloc
R35
!i10b 1
!s100 MVAWIiP^EYAQU^i<2E>di0
R3
I@6@5^mHhI>[UWzlYYCKeb0
R4
R0
R85
R86
R87
!i122 41
L0 281 187
R8
r1
!s85 0
31
R38
R88
R89
!i113 1
R22
R23
R14
vspec_sw_alloc2
R66
!i10b 1
!s100 _f^Ye4k6;Iha1MNiELNZe2
R3
I9A`RCdPKMm@o]o=^DH:M72
R4
R0
R90
R91
R92
!i122 70
L0 296 213
R8
r1
!s85 0
31
R69
R93
R94
!i113 1
R22
R23
R14
vspec_sw_alloc_can
R15
!i10b 1
!s100 QoEORV94=;XzzAVHH^`W60
R3
I[J71j90RH9k1=?FlR[?Ig1
R4
R0
R46
R47
R48
!i122 79
L0 367 174
R8
r1
!s85 0
31
R19
R49
R50
!i113 1
R22
R23
R14
vspec_sw_alloc_sub2
R15
!i10b 1
!s100 94N;7MW<nd5UUZiNBRbDj1
R3
IM?NDJG:[0fe<ZHP?CTk5m1
R4
R0
R90
R91
R92
!i122 70
L0 743 231
R8
r1
!s85 0
31
R69
R93
R94
!i113 1
R22
R23
R14
vss_allocator
R15
!i10b 1
!s100 HEMR:VzKDoE15H[TQ1MiL2
R3
IFEUB<oPYc>8o;:W>KEVLR2
R4
R0
R16
R17
R18
!i122 74
L0 35 210
R8
r1
!s85 0
31
R19
R20
R21
!i113 1
R22
R23
R14
vssa_check_destport
R15
!i10b 1
!s100 Xb_7kd:g:C>?0Z9n@H:DO1
R3
IBboY25Ai4JG8oAG<OU3Z=3
R4
R0
R16
R17
R18
!i122 74
L0 464 75
R8
r1
!s85 0
31
R19
R20
R21
!i113 1
R22
R23
R14
vssa_per_vc
R15
!i10b 1
!s100 N_6;M5@lnzm8<e4_PRZ5o2
R3
IBh=F8kEIM10T4KW=kWKBJ2
R4
R0
R16
R17
R18
!i122 74
L0 253 208
R8
r1
!s85 0
31
R19
R20
R21
!i113 1
R22
R23
R14
vsw_alloc_sub
R35
!i10b 1
!s100 1US4<E90>>TG`ZE4:z:W73
R3
I[n];WNUz09^bJA4Z0hz8g1
R4
R0
R85
R86
R87
!i122 41
L0 476 223
R8
r1
!s85 0
31
R38
R88
R89
!i113 1
R22
R23
R14
vsw_alloc_sub2
R66
!i10b 1
!s100 bZDdf;G:FU]RV0BhDS4cf0
R3
I;J6dd2QPA0aWPLWT=no?A3
R4
R0
R90
R91
R92
!i122 70
L0 517 223
R8
r1
!s85 0
31
R69
R93
R94
!i113 1
R22
R23
R14
vsw_mask_gen
R2
!i10b 1
!s100 n_So]dQ^meSbil05:mBC=0
R3
Icz5adD7o_<2:`1`[kNKbE1
R4
R0
R16
R72
R73
!i122 9
L0 534 99
R8
r1
!s85 0
31
R34
R74
R75
!i113 1
R22
R23
R14
vsw_mask_gen_can
R35
!i10b 1
!s100 @S;aV2PK<WXn]KS;GC:;n3
R3
Ij:iEg@a[aeAFOMUgeMDg42
R4
R0
R16
R62
R63
!i122 45
L0 529 99
R8
r1
!s85 0
31
R38
R64
R65
!i113 1
R22
R23
R14
vswa_input_port_arbiter
R51
!i10b 1
!s100 iVJLiZ^MY>`DYXF`oe8Hk0
R3
IBYlc8PcEDaDl1ILC`7NXc3
R4
R0
R80
R81
R82
!i122 28
L0 837 104
R8
r1
!s85 0
31
R55
R83
R84
!i113 1
R22
R23
R14
vswa_output_port_arbiter
R51
!i10b 1
!s100 b_YO:_3fR3JIijiCC3k0z3
R3
I[`U[?@kUDIn:YjJP:9@Rd3
R4
R0
R80
R81
R82
!i122 28
L0 951 122
R8
r1
!s85 0
31
R55
R83
R84
!i113 1
R22
R23
R14
vtestbench
R1
R33
!i10b 1
!s100 8oShZD50iOANj882zVaPO3
R3
I?Fdk0`SRK2feRij<5eMTH1
R4
S1
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/testbench.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/testbench.v
!i122 1
L0 26 123
R8
r1
!s85 0
31
R34
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/testbench.v|
!s90 -sv|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/testbench.v|
!i113 1
R12
R160
R14
vthermo_arbiter
R1
R33
!i10b 1
!s100 a6n=8W7JlS@=zQ2l?j<Rg1
R3
IRYTjR>691]dRLU;<576kM3
R4
S1
R0
R41
R42
R43
!i122 4
L0 549 63
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R13
R14
vthermo_arbiter_ext_priority
R1
R33
!i10b 1
!s100 Bfk1jzIk]UWEQ5=<aJbXY1
R3
Iln?oVCGeSAW]JD3Il0M1Z1
R4
S1
R0
R41
R42
R43
!i122 4
L0 689 65
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R13
R14
vthermo_arbiter_priority_en
R1
R33
!i10b 1
!s100 =QPHehbig5S886QSKj^^G3
R3
I>c1Q6`@nJWeE:eNCn;aJ:1
R4
S1
R0
R41
R42
R43
!i122 4
L0 617 64
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R13
R14
vthermo_gen
R1
R33
!i10b 1
!s100 ?a@[:f^:cl=[Y;3On1Nc43
R3
IBMfEE1gjKaGeHmd`Dl>KV3
R4
S1
R0
R41
R42
R43
!i122 4
L0 529 16
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R13
R14
vtimer
R51
!i10b 1
!s100 Q?SHJZAP4Wo[Y1H?QC8SX3
R3
I[Ne<fZBRfR^XkPZ9LzXGQ3
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/timer.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/timer.v
!i122 27
L0 36 194
R8
r1
!s85 0
31
R55
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/timer.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/timer.v|
!i113 1
R22
R23
R14
vtrace_buffer
R1
R144
!i10b 1
!s100 k?hdfZ4W?FHNJXFK;lWWh1
R3
In8_Pj_Q=bTU^k5DZ1>TkL1
R4
S1
R0
w1598805440
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/trace_buffer.sv
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/trace_buffer.sv
!i122 90
L0 18 102
R8
r1
!s85 0
31
R147
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/trace_buffer.sv|
!s90 -work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/trace_buffer.sv|
!i113 1
R133
!s92 -work work +incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/dfd/
R14
vtranc_dir
R15
!i10b 1
!s100 W0k^<Y@:UO@XPiIgH0BRM0
R3
IPA>L01Nz?zQbHjOn@1kbA1
R4
R0
R16
Z170 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_torus.v
Z171 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_torus.v
!i122 84
L0 634 90
R8
r1
!s85 0
31
R19
Z172 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_torus.v|
Z173 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/route_torus.v|
!i113 1
R22
R23
R14
vtranc_duato_routing
R15
!i10b 1
!s100 `UD[WIaIjM8m>@n]7gk7C3
R3
I4cCgRA?7iVli3>a2Yl;>Q0
R4
R0
R16
R170
R171
!i122 84
L0 505 119
R8
r1
!s85 0
31
R19
R172
R173
!i113 1
R22
R23
R14
vtranc_negetive_first_routing
R15
!i10b 1
!s100 ?WP@?S24JIY3OU2^?C7ob2
R3
I07JNU4U7eDT4LzoZHCm;j0
R4
R0
R16
R170
R171
!i122 84
L0 371 118
R8
r1
!s85 0
31
R19
R172
R173
!i113 1
R22
R23
R14
vtranc_north_last_routing
R15
!i10b 1
!s100 4<EzS@ElZDb?WiZl@=TBE1
R3
IPk=RgIOeWM?H5<^;m_b^e3
R4
R0
R16
R170
R171
!i122 84
L0 243 119
R8
r1
!s85 0
31
R19
R172
R173
!i113 1
R22
R23
R14
vtranc_ring_routing
R2
!i10b 1
!s100 859<CWB:?^=XPf>533e992
R3
I]0VgHZznGVk?Fen]9l<iO3
R4
R0
R24
R25
R26
!i122 22
L0 1205 91
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vtranc_west_first_routing
R15
!i10b 1
!s100 0C2IC]lnH;K`^kD>>P39E3
R3
IHY3z__fB_FXShd9oD<[4@0
R4
R0
R16
R170
R171
!i122 84
L0 128 107
R8
r1
!s85 0
31
R19
R172
R173
!i113 1
R22
R23
R14
vtranc_xy_routing
R15
!i10b 1
!s100 ^HZPN0MKL<aoo3bPGU;BB0
R3
IL6FWI>e?f1fRfmGij:T:]2
R4
R0
R16
R170
R171
!i122 84
L0 38 80
R8
r1
!s85 0
31
R19
R172
R173
!i113 1
R22
R23
R14
vtree_arbiter
R1
R33
!i10b 1
!s100 b:GYSAh[kaB=3V=k1IAMk2
R3
IU[lLjZ;`>Lh[^UePMkdP=3
R4
S1
R0
R41
R42
R43
!i122 4
L0 763 99
R8
r1
!s85 0
31
R34
R44
R45
!i113 1
R12
R13
R14
vtree_conventional_routing
R66
!i10b 1
!s100 45ZjRgS1AZzDg7I3naD3D0
R3
IDh]80IfQ8oI_5ZUk274IV3
R4
R0
Z174 w1598809783
Z175 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/tree.v
Z176 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/tree.v
!i122 65
L0 471 49
R8
r1
!s85 0
31
R69
Z177 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib//topology_localparam.v|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/tree.v|
Z178 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/tree.v|
!i113 1
R22
R23
R14
vtree_destp_generator
R66
!i10b 1
!s100 mBC80fj^PiEgLcB7lBOV70
R3
ImDRS6A=U<bfEKS0602oj23
R4
R0
R174
R175
R176
!i122 65
L0 732 40
R8
r1
!s85 0
31
R69
R177
R178
!i113 1
R22
R23
R14
vtree_destport_decoder
R66
!i10b 1
!s100 9@d?D:ZF^OlCh110Z[[XW0
R3
I[^`@0l5n5i`zL3l?@V6R01
R4
R0
R174
R175
R176
!i122 65
L0 694 34
R8
r1
!s85 0
31
R69
R177
R178
!i113 1
R22
R23
R14
vtree_deterministic_look_ahead_routing
R66
!i10b 1
!s100 jDA^dG^CHEdhXOcd5GjH92
R3
IkS<[:BP^6;VmZSN<=FNX<3
R4
R0
R174
R175
R176
!i122 65
L0 527 77
R8
r1
!s85 0
31
R69
R177
R178
!i113 1
R22
R23
R14
vtree_look_ahead_routing
R66
!i10b 1
!s100 X>5Q^H[?=HVEO7c]gHcgh2
R3
I6?`<BimnH5b8hGHGJV^df1
R4
R0
R174
R175
R176
!i122 65
L0 613 72
R8
r1
!s85 0
31
R69
R177
R178
!i113 1
R22
R23
R14
vtree_nca_routing
R66
!i10b 1
!s100 a>JbZomK5@Z1NMS?P^5FC2
R3
IROzc>`Mk@W?andlMGM63M3
R4
R0
R174
R175
R176
!i122 65
L0 386 78
R8
r1
!s85 0
31
R69
R177
R178
!i113 1
R22
R23
R14
vtree_noc
R66
!i10b 1
!s100 VA?4hzUR:[7W?@T]Q9MX_1
R3
I<4`ObQAXfL3O=FL^hZkQY0
R4
R0
R174
R175
R176
R127
!i122 65
L0 19 504
R8
r1
!s85 0
31
R69
R177
R178
!i113 1
R22
R23
R14
vvc_alloc_request_gen
R15
!i10b 1
!s100 aI>zQ=fH;fNN2TAPngg811
R3
IKfZbh6kh:gWMU]hKZUY0Q1
R4
R0
R139
R140
R141
!i122 73
L0 706 157
R8
r1
!s85 0
31
R19
R142
R143
!i113 1
R22
R23
R14
vvc_alloc_request_gen_determinstic
R15
!i10b 1
!s100 :RgJRThPIDK=gja]aY9[Y2
R3
I7clgkokQj@LHPLM?PlUWG2
R4
R0
R139
R140
R141
!i122 73
L0 865 71
R8
r1
!s85 0
31
R19
R142
R143
!i113 1
R22
R23
R14
vvjtag
R144
!i10b 1
!s100 0a_8HQ<IA8XRCg47RPej=2
R3
I647@?27CH3H@Z4d0?eJQ?1
R4
R0
R16
8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag.v
F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag.v
!i122 86
L0 41 105
R8
r1
!s85 0
31
R19
!s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag.v|
!s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag.v|
!i113 1
R22
R150
R14
vvjtag_ctrl
R144
!i10b 1
!s100 C8L0>z5;fmL:52ogOoeFX2
R3
Izi?^=L^C@mKgiLD6?:7go1
R4
R0
R16
Z179 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag_wb.v
Z180 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag_wb.v
!i122 88
L0 161 155
R8
r1
!s85 0
31
R147
Z181 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag_wb.v|
Z182 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/jtag_wb/vjtag_wb.v|
!i113 1
R22
R150
R14
vvjtag_wb
R144
!i10b 1
!s100 0:<P<X5TiF9A4[B9l<=lI2
R3
Im=^]7z<e;:0Jd3i_fhl_P3
R4
R0
R16
R179
R180
!i122 88
L0 7 150
R8
r1
!s85 0
31
R147
R181
R182
!i113 1
R22
R150
R14
vwb_bram_ctrl
R35
!i10b 1
!s100 DN_40HV1j^]1]JM8UCdl42
R3
I;^RPUE:=6^^05<onl:k102
R4
R0
R16
Z183 8/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_bram_ctrl.v
Z184 F/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_bram_ctrl.v
!i122 43
L0 34 130
R8
r1
!s85 0
31
R38
Z185 !s107 /home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_bram_ctrl.v|
Z186 !s90 -vlog01compat|-work|work|+incdir+/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/|/home/archfx/Documents/NoCDfD/assert_NoC/src_verilog/lib/wb_bram_ctrl.v|
!i113 1
R22
R23
R14
vwb_burst_bram_ctrl
R35
!i10b 1
!s100 OUj]>Pfh1P=DSin33[IA]0
R3
IQ3Y[zW?_J93>=l^X6dhMZ1
R4
R0
R16
R183
R184
!i122 43
L0 173 348
R8
r1
!s85 0
31
R38
R185
R186
!i113 1
R22
R23
R14
vwb_single_port_ram
R1
R66
!i10b 1
!s100 lWZFZCh=;e3XIf9oi<XfP1
R3
ICleVnaH`feQQ7bIPIMkAY3
R4
S1
R0
R16
R166
R167
!i122 68
L0 37 147
R8
r1
!s85 0
31
R69
R168
R169
!i113 1
R12
R13
R14
vweight_control
R51
!i10b 1
!s100 VIOhHF<DUdMDNFh0UDUzc0
R3
I`Sk1B:B_1JgRSQ0Vld4YE0
R4
R0
R16
R76
R77
!i122 37
L0 315 226
R8
r1
!s85 0
31
R55
R78
R79
!i113 1
R22
R23
R14
vweight_counter
R51
!i10b 1
!s100 CLm9ZgcVKEc2`8S[gS53;2
R3
IO1][16Mo:a2bCmE=P=h033
R4
R0
R16
R76
R77
!i122 37
L0 208 47
R8
r1
!s85 0
31
R55
R78
R79
!i113 1
R22
R23
R14
vweight_update_per_port
R51
!i10b 1
!s100 ``MZFMFmQ2WYoS5Soi<l:1
R3
IRKm6BoHP3>ZmMYzEQXjQi2
R4
R0
R16
R76
R77
!i122 37
L0 980 100
R8
r1
!s85 0
31
R55
R78
R79
!i113 1
R22
R23
R14
vweights_update
R51
!i10b 1
!s100 Uz4z[<n87^XJc[U4g7gj:1
R3
IM3XOV:SD`o8@>C5Ikn<mi0
R4
R0
R16
R76
R77
!i122 37
L0 750 227
R8
r1
!s85 0
31
R55
R78
R79
!i113 1
R22
R23
R14
vwest_first_routing
R1
R35
!i10b 1
!s100 Zl<;U6=LNdX:Io]2e[:MT0
R3
IB6L_W4BBL[XfDSfbeO4hd3
R4
S1
R0
R113
R114
R115
!i122 47
L0 165 99
R8
r1
!s85 0
31
R38
R116
R117
!i113 1
R12
R13
R14
vwishbone_bus
R51
!i10b 1
!s100 zWjTKOLlcSoMZh;>>cGNQ1
R3
I2UV5SDgOj5@bOBLFeI2b=1
R4
R0
R52
R53
R54
!i122 31
L0 40 440
R8
r1
!s85 0
31
R55
R56
R57
!i113 1
R22
R23
R14
vwrra
R51
!i10b 1
!s100 aLlNSb0C17^H9_VjFz>8e0
R3
IJGA9;>P]WEZ9Xa0=oeN?90
R4
R0
R16
R76
R77
!i122 37
L0 42 89
R8
r1
!s85 0
31
R55
R78
R79
!i113 1
R22
R23
R14
vwrra_contention_gen
R51
!i10b 1
!s100 [[IjV_X>dc9R<69g<[eme1
R3
I406o=C23PSFD_NeHjT0[e1
R4
R0
R16
R76
R77
!i122 37
L0 552 136
R8
r1
!s85 0
31
R55
R78
R79
!i113 1
R22
R23
R14
vwrra_inputport_destports_sum
R51
!i10b 1
!s100 `fnd[Ian<^jh8A<ILWXaF2
R3
IHjl=Z9kf3;P=__CB3^=Ob1
R4
R0
R16
R76
R77
!i122 37
L0 690 54
R8
r1
!s85 0
31
R55
R78
R79
!i113 1
R22
R23
R14
vxy_line_routing
R2
!i10b 1
!s100 @JkTEEzQiO8Y;T2:SEF@g1
R3
I5c;Q>DlAJSYic5H1zb]j^2
R4
R0
R24
R25
R26
!i122 22
L0 1303 53
R8
r1
!s85 0
31
R9
R27
R28
!i113 1
R22
R23
R14
vxy_mesh_routing
R1
R35
!i10b 1
!s100 2i:Q4aYcdaIbSg6U@:G?F2
R3
IW<5WS^VC8<PDYX57^gCN62
R4
S1
R0
R113
R114
R115
!i122 47
L0 43 107
R8
r1
!s85 0
31
R38
R116
R117
!i113 1
R12
R13
R14
