<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/EC23DA53-CA73-4104-A3F6-2A9523484E69"><gtr:id>EC23DA53-CA73-4104-A3F6-2A9523484E69</gtr:id><gtr:name>Queen's University of Belfast</gtr:name><gtr:department>Electronics Electrical Eng and Comp Sci</gtr:department><gtr:address><gtr:line1>University Road</gtr:line1><gtr:line4>Belfast</gtr:line4><gtr:line5>County Antrim</gtr:line5><gtr:postCode>BT7 1NN</gtr:postCode><gtr:region>Northern Ireland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/EC23DA53-CA73-4104-A3F6-2A9523484E69"><gtr:id>EC23DA53-CA73-4104-A3F6-2A9523484E69</gtr:id><gtr:name>Queen's University of Belfast</gtr:name><gtr:address><gtr:line1>University Road</gtr:line1><gtr:line4>Belfast</gtr:line4><gtr:line5>County Antrim</gtr:line5><gtr:postCode>BT7 1NN</gtr:postCode><gtr:region>Northern Ireland</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/91363DD3-3DEA-4D93-93B7-7A44176DADCE"><gtr:id>91363DD3-3DEA-4D93-93B7-7A44176DADCE</gtr:id><gtr:name>Catholic University of Louvain</gtr:name><gtr:address><gtr:line1>3 Place L Pasteur</gtr:line1><gtr:region>Outside UK</gtr:region><gtr:country>Belgium</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/3CABBDF7-5822-4D98-A1B0-B138C2E1BC2C"><gtr:id>3CABBDF7-5822-4D98-A1B0-B138C2E1BC2C</gtr:id><gtr:name>Institute of Microelectronics</gtr:name><gtr:address><gtr:line1>Russian Academy of Sciences</gtr:line1><gtr:line2>Chernoglovka</gtr:line2><gtr:line3>Moscow District</gtr:line3><gtr:region>Outside UK</gtr:region></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/1A857B2A-A523-4265-8A5C-13EA95B1C93F"><gtr:id>1A857B2A-A523-4265-8A5C-13EA95B1C93F</gtr:id><gtr:name>National Semiconductor</gtr:name><gtr:address><gtr:line1>2900 Semiconductor Drive</gtr:line1><gtr:line3>Santa Clara</gtr:line3><gtr:line4>CA 95052-8090</gtr:line4><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/21F199B7-95C2-4BE8-A6E5-7831A756FD9E"><gtr:id>21F199B7-95C2-4BE8-A6E5-7831A756FD9E</gtr:id><gtr:name>Atmel</gtr:name><gtr:address><gtr:line1>2325 Orchard Parkway</gtr:line1><gtr:line4>San Jose</gtr:line4><gtr:line5>California</gtr:line5><gtr:postCode>Ca 95131</gtr:postCode><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/9CA0BC10-9695-4A23-A846-63F93CFE5CEE"><gtr:id>9CA0BC10-9695-4A23-A846-63F93CFE5CEE</gtr:id><gtr:firstName>George Alastair</gtr:firstName><gtr:surname>Armstrong</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/68AF87AC-6FBA-40B6-9862-0F45E0D98109"><gtr:id>68AF87AC-6FBA-40B6-9862-0F45E0D98109</gtr:id><gtr:firstName>Abhinav</gtr:firstName><gtr:surname>Kranti</gtr:surname><gtr:roles><gtr:role><gtr:name>RESEARCHER_COI</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FE024513%2F1"><gtr:id>F5633248-D47A-407A-A823-D846D8E7BB9F</gtr:id><gtr:title>Novel Device, Circuit and System Design Concepts utilising Innovative Nanoscale CMOS Devices for Low Voltage Analog/RF Applications</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/E024513/1</gtr:grantReference><gtr:abstractText>The integrated circuit (IC) industry has been rapidly and consistently scaling the design rules and improving the design of devices and circuits for over 35 years. As a result, the semiconductor industry has enjoyed exponential increase in chip speed and functional density with time, combined with an exponential decrease in power dissipation and cost per function, as projected by Moore's Law. However, the industry is facing increasing difficulties in continuing to scale down fully depleted MOSFETs to nanoscale dimensions owing to certain key device, material and process limits such as intrinsic parameter fluctuations, increased short channel effects (SCEs), increased parasitic series resistance and fabrication of thin defect free silicon film. To overcome these limitations, multiple gate devices (MuGFETs) have been proposed, where the requirement of using ultra thin silicon film is relaxed due to efficient gate control that enhances short channel immunity. The FinFET is a particularly popular MuGFET in which current flows horizontally (parallel to the plane of the substrate) between the source and drain, along opposite vertical channel surfaces. A lithographically defined gate straddles the fin, forming self-aligned, electrically connected gate electrodes along the sidewalls of the fin.Novel nanoscale 3D MOS structures require non-classical distinctive effects such as non vertical sidewalls, non self-aligned gates, corner effects, quantum effects, source/drain (S/D) extension region engineering, intrinsic and extrinsic parasitic resistances and capacitances, to be accurately modelled and simulated to understand and optimise the device structure. Traditional assumptions for idealised devices ignore these highly dominant non-classical distinctive effects that critically govern the behaviour of MuGFETs in the nanoscale regime. These effects must be accurately simulated in order to assess the advantages and challenges of MuGFETs for digital, analog and high frequency applications. The proposed research will provide an understanding of the performance of these devices by means of comprehensive physical device simulations including intrinsic and extrinsic parameters, detailed broadband experimental characterisation and parameter extraction techniques as well as provide solutions to the semiconductor industry for devices at the end of ITRS roadmap and beyond. The final outcome will be 3D parameterised simulation of nanoscale MuGFETs with inclusion of all relevant intrinsic and extrinsic parasitics, improved physical models for carrier transport and the assessment of new channel materials and gate dielectrics for static and dynamic applications. The work will be carried out at Northern Ireland Semiconductor Research Centre, Queen's University Belfast and linked its ongoing experimental research projects on silicides, metal gate and high-k dielectrics. The project will carried out in collaboration with Institute of Microelectronics, Electromagnetism and Photonics, France, ATMEL North Tyneside, UK, Universit catholique de Louvain, Belgium and National Semiconductor USA.</gtr:abstractText><gtr:fund><gtr:end>2009-12-31</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2007-01-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>301978</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>BBFF8AEE-4EF9-4374-9FBC-232A2108DFB3</gtr:id><gtr:title>Impact of gate-source/drain channel architecture on the performance of an operational transconductance amplifier (OTA)</gtr:title><gtr:parentPublicationTitle>Semiconductor Science and Technology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7cf1fdfb4fa3455887347409f068fe13"><gtr:id>7cf1fdfb4fa3455887347409f068fe13</gtr:id><gtr:otherNames>Kranti A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:outcomeId>doi_53d0400409d8fa65</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>0FD85583-8E82-4223-B3A8-63DDD4484CCA</gtr:id><gtr:title>Design and Optimization of FinFETs for Ultra-Low-Voltage Analog Applications</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Electron Devices</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7cf1fdfb4fa3455887347409f068fe13"><gtr:id>7cf1fdfb4fa3455887347409f068fe13</gtr:id><gtr:otherNames>Kranti A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2007-01-01</gtr:date><gtr:outcomeId>doi_53d05d05d8837902</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>51D11E90-D243-4A7A-8033-8DC00D4A3228</gtr:id><gtr:title>High Tolerance to Gate Misalignment in Low Voltage Gate-Underlap Double Gate MOSFETs</gtr:title><gtr:parentPublicationTitle>IEEE Electron Device Letters</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7cf1fdfb4fa3455887347409f068fe13"><gtr:id>7cf1fdfb4fa3455887347409f068fe13</gtr:id><gtr:otherNames>Kranti A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:outcomeId>doi_53d05a05afc3932f</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>8D134CE8-D748-406D-A426-1233A9A9AD4A</gtr:id><gtr:title>Performance projections and design optimization of planar double gate SOI MOSFETs for logic technology applications</gtr:title><gtr:parentPublicationTitle>Semiconductor Science and Technology</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7cf1fdfb4fa3455887347409f068fe13"><gtr:id>7cf1fdfb4fa3455887347409f068fe13</gtr:id><gtr:otherNames>Kranti A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:outcomeId>doi_53d0400409c3895b</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>3038000D-2130-4EB2-B64A-3D3298879094</gtr:id><gtr:title>How crucial is back gate misalignment/oversize in double gate MOSFETs for ultra-low-voltage analog/rf applications?</gtr:title><gtr:parentPublicationTitle>Solid-State Electronics</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7cf1fdfb4fa3455887347409f068fe13"><gtr:id>7cf1fdfb4fa3455887347409f068fe13</gtr:id><gtr:otherNames>Kranti A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:outcomeId>doi_53d00b00b7ae0ba3</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/E024513/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>CEDD6868-376B-45CB-BAB7-5AD38D089AC0</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>RF &amp; Microwave Technology</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>