// Seed: 400018155
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output tri0 id_2
    , id_6,
    output tri1 id_3,
    input supply0 id_4
);
  logic id_7;
  logic id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd79,
    parameter id_3 = 32'd84
) (
    input supply1 _id_0,
    input tri0 id_1,
    output tri id_2,
    output supply0 _id_3,
    output supply0 id_4,
    output tri0 id_5,
    output supply0 id_6,
    input supply0 id_7
);
  assign id_2 = id_1;
  logic [-1 : 1] id_9;
  logic [1 'b0 ==  id_0 : id_3] id_10;
  ;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_6,
      id_6,
      id_7
  );
  localparam id_11 = 1 < -1;
  nor primCall (id_4, id_1, id_10, id_9);
  wire id_12, id_13;
endmodule
