/dts-v1/;

/ {
	#address-cells = <0x02>;
	#size-cells = <0x02>;
	model = "Samsung A52Q PROJECT REV03A (board-id,06)";
	compatible = "qcom,atoll-ab-idp", "qcom,atoll-ab", "qcom,idp";
	qcom,msm-name = "ATOLL-AB";
	qcom,msm-id = <0x1bb 0x00>;
	interrupt-parent = <0x01>;
	qcom,board-id = <0x22 0x06>;

	cpus {
		#address-cells = <0x02>;
		#size-cells = <0x00>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x00>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			next-level-cache = <0x04>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x11>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x04>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-level = <0x03>;
					phandle = <0x06>;
				};
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x10800>;
				phandle = <0x32>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x3a>;
			};

			l2-tlb {
				qcom,dump-size = <0x5a00>;
				phandle = <0x46>;
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x100>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			next-level-cache = <0x07>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x12>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x07>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x10800>;
				phandle = <0x33>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x3b>;
			};

			l2-tlb {
				qcom,dump-size = <0x5a00>;
				phandle = <0x47>;
			};
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x200>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			next-level-cache = <0x08>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x13>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x08>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x10800>;
				phandle = <0x34>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x3c>;
			};

			l2-tlb {
				qcom,dump-size = <0x5a00>;
				phandle = <0x48>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x300>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			next-level-cache = <0x09>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x14>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x09>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x10800>;
				phandle = <0x35>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x3d>;
			};

			l2-tlb {
				qcom,dump-size = <0x5a00>;
				phandle = <0x49>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x400>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			next-level-cache = <0x0a>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x15>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x0a>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x10800>;
				phandle = <0x36>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x3e>;
			};

			l2-tlb {
				qcom,dump-size = <0x5a00>;
				phandle = <0x4a>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x500>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			sched-energy-costs = <0x02 0x03>;
			next-level-cache = <0x0b>;
			qcom,lmh-dcvs = <0x05>;
			#cooling-cells = <0x02>;
			phandle = <0x16>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				phandle = <0x0b>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x10800>;
				phandle = <0x37>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x9000>;
				phandle = <0x3f>;
			};

			l2-tlb {
				qcom,dump-size = <0x5a00>;
				phandle = <0x4b>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x600>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			sched-energy-costs = <0x0c 0x0d>;
			next-level-cache = <0x0e>;
			qcom,lmh-dcvs = <0x0f>;
			#cooling-cells = <0x02>;
			phandle = <0x17>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				qcom,dump-size = <0x48000>;
				phandle = <0x0e>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x22000>;
				phandle = <0x38>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x40>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x42>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x44>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0x4c>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "arm,armv8";
			reg = <0x00 0x700>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x6cc>;
			sched-energy-costs = <0x0c 0x0d>;
			next-level-cache = <0x10>;
			qcom,lmh-dcvs = <0x0f>;
			#cooling-cells = <0x02>;
			phandle = <0x18>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x02>;
				next-level-cache = <0x06>;
				qcom,dump-size = <0x48000>;
				phandle = <0x10>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x22000>;
				phandle = <0x39>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x12000>;
				phandle = <0x41>;
			};

			l1-itlb {
				qcom,dump-size = <0x300>;
				phandle = <0x43>;
			};

			l1-dtlb {
				qcom,dump-size = <0x480>;
				phandle = <0x45>;
			};

			l2-tlb {
				qcom,dump-size = <0x7800>;
				phandle = <0x4d>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x11>;
				};

				core1 {
					cpu = <0x12>;
				};

				core2 {
					cpu = <0x13>;
				};

				core3 {
					cpu = <0x14>;
				};

				core4 {
					cpu = <0x15>;
				};

				core5 {
					cpu = <0x16>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x17>;
				};

				core1 {
					cpu = <0x18>;
				};
			};
		};
	};

	soc {
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		ranges = <0x00 0x00 0x00 0xffffffff>;
		compatible = "simple-bus";
		phandle = <0x30c>;

		sec_hw_param {
			param0 = <0x01 0x30c>;
		};

		interrupt-controller@17a00000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x03>;
			interrupt-controller;
			#redistributor-regions = <0x01>;
			redistributor-stride = <0x00 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
			interrupts = <0x01 0x09 0x04>;
			interrupt-parent = <0x19>;
			phandle = <0x19>;
		};

		interrupt-controller@b220000 {
			compatible = "qcom,pdc-atoll";
			reg = <0xb220000 0x400>;
			#interrupt-cells = <0x03>;
			interrupt-parent = <0x19>;
			interrupt-controller;
			phandle = <0x01>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x00>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x00>;
				qcom,client-id = <0x02>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				qcom,client-id = <0x01>;
				qcom,allocate-on-request;
				label = "modem";
				phandle = <0x30d>;
			};

			qcom,client_4 {
				compatible = "qcom,memshare-peripheral";
				memory-region = <0x54b>;
				qcom,peripheral-size = <0x2000000>;
				qcom,reserved-size = <0x4000000>;
				qcom,client-id = <0x03>;
				qcom,allocate-boot-time;
				label = "modem";
			};
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x01 0x01 0xf08 0x01 0x02 0xf08 0x01 0x03 0xf08 0x01 0x00 0xf08>;
			clock-frequency = <0x124f800>;
		};

		timer@17c20000 {
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x17c20000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@17c21000 {
				frame-number = <0x00>;
				interrupts = <0x00 0x08 0x04 0x00 0x06 0x04>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x01>;
				interrupts = <0x00 0x09 0x04>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x02>;
				interrupts = <0x00 0x0a 0x04>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x03>;
				interrupts = <0x00 0x0b 0x04>;
				reg = <0x17c27000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x04>;
				interrupts = <0x00 0x0c 0x04>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x05>;
				interrupts = <0x00 0x0d 0x04>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x06>;
				interrupts = <0x00 0x0e 0x04>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x01 0x05 0x04>;
			phandle = <0x30e>;
		};

		jtagmm@7040000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1a 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x11>;
			phandle = <0x30f>;
		};

		jtagmm@7140000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1a 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x12>;
			phandle = <0x310>;
		};

		jtagmm@7240000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1a 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x13>;
			phandle = <0x311>;
		};

		jtagmm@7340000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1a 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x14>;
			phandle = <0x312>;
		};

		jtagmm@7440000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1a 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x15>;
			phandle = <0x313>;
		};

		jtagmm@7540000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1a 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x16>;
			phandle = <0x314>;
		};

		jtagmm@7640000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1a 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x17>;
			phandle = <0x315>;
		};

		jtagmm@7740000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x1a 0x00>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x18>;
			phandle = <0x316>;
		};

		qcom,msm-imem@146aa000 {
			compatible = "qcom,msm-imem";
			reg = <0x146aa000 0x1000>;
			ranges = <0x00 0x146aa000 0x1000>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			phandle = <0x317>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x08>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x04>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x04>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0x0c>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			upload_cause@66c {
				compatible = "qcom,msm-imem-upload_cause";
				reg = <0x66c 0x04>;
			};
		};

		dcc_v2@10a2000 {
			compatible = "qcom,dcc-v2";
			reg = <0x10a2000 0x1000 0x10ae000 0x2000>;
			reg-names = "dcc-base", "dcc-ram-base";
			dcc-ram-offset = <0x6000>;
			qcom,curr-link-list = <0x03>;
			qcom,data-sink = "sram";
			qcom,link-list = <0x00 0x10c004 0x01 0x00 0x00 0x10c038 0x01 0x00 0x00 0x10c01c 0x01 0x00 0x00 0x10c020 0x01 0x00 0x00 0x10c024 0x01 0x00 0x00 0x10c030 0x01 0x00 0x00 0x10414c 0x01 0x00 0x00 0x10c00c 0x01 0x00 0x00 0x10c010 0x01 0x00 0x00 0x10c014 0x01 0x00 0x00 0x10c018 0x01 0x00 0x00 0x13c008 0x01 0x00 0x00 0x144528 0x01 0x00 0x00 0x145010 0x01 0x00 0x00 0x148010 0x01 0x00 0x00 0x18a014 0x01 0x00 0x00 0x111010 0x01 0x00 0x00 0x171008 0x01 0x00 0x00 0x14d010 0x01 0x00 0x00 0x148194 0x01 0x00 0x00 0x18901c 0x01 0x00 0x00 0x111014 0x01 0x00 0x00 0x10b03c 0x01 0x00 0x00 0x10c02c 0x01 0x00 0x00 0x14800c 0x01 0x00 0x00 0x18a010 0x01 0x00 0x00 0x171014 0x01 0x00 0x00 0x14d00c 0x01 0x00 0x00 0x10c028 0x01 0x00 0x00 0x148190 0x01 0x00 0x00 0x104140 0x01 0x00 0x00 0x10b034 0x01 0x00 0x00 0x145144 0x01 0x00 0x00 0x10c034 0x01 0x00 0x00 0x148194 0x01 0x00 0x00 0x10c028 0x01 0x00 0x00 0x10c008 0x01 0x00 0x00 0x147024 0x01 0x00 0x00 0x147020 0x01 0x00 0x00 0x10c75c 0x01 0x00 0x00 0x18000024 0x01 0x00 0x00 0x18000040 0x01 0x00 0x00 0x18010024 0x01 0x00 0x00 0x18010040 0x01 0x00 0x00 0x18020024 0x01 0x00 0x00 0x18020040 0x01 0x00 0x00 0x18030024 0x01 0x00 0x00 0x18030040 0x01 0x00 0x00 0x18040024 0x01 0x00 0x00 0x18040040 0x01 0x00 0x00 0x18050024 0x01 0x00 0x00 0x18050040 0x01 0x00 0x00 0x18060024 0x01 0x00 0x00 0x18060040 0x01 0x00 0x00 0x18070024 0x01 0x00 0x00 0x18070040 0x01 0x00 0x00 0x18080024 0x01 0x00 0x00 0x18080040 0x01 0x00 0x00 0x180800f8 0x01 0x00 0x00 0x18080104 0x01 0x00 0x00 0x1808011c 0x01 0x00 0x00 0x18080128 0x01 0x00 0x00 0x18321700 0x01 0x00 0x00 0x18322c18 0x01 0x00 0x00 0x18323700 0x01 0x00 0x00 0x18324c18 0x01 0x00 0x00 0x18325f00 0x01 0x00 0x00 0x18327418 0x01 0x00 0x00 0x18321818 0x01 0x00 0x00 0x18323818 0x01 0x00 0x00 0x18326018 0x01 0x00 0x00 0x18321920 0x01 0x00 0x00 0x1832102c 0x01 0x00 0x00 0x18321044 0x01 0x00 0x00 0x18321710 0x01 0x00 0x00 0x1832176c 0x01 0x00 0x00 0x18322c18 0x01 0x00 0x00 0x18323700 0x01 0x00 0x00 0x18323920 0x01 0x00 0x00 0x1832302c 0x01 0x00 0x00 0x18323044 0x01 0x00 0x00 0x18323710 0x01 0x00 0x00 0x1832376c 0x01 0x00 0x00 0x18324c18 0x01 0x00 0x00 0x18326120 0x01 0x00 0x00 0x1832582c 0x01 0x00 0x00 0x18325844 0x01 0x00 0x00 0x18325f10 0x01 0x00 0x00 0x18325f6c 0x01 0x00 0x00 0x18327418 0x01 0x00 0x00 0x1832582c 0x01 0x00 0x00 0x18280000 0x02 0x00 0x00 0x18282000 0x02 0x00 0x00 0x18284000 0x02 0x00 0x00 0xc201244 0x01 0x00 0x00 0xc202244 0x01 0x00 0x00 0x18100c18 0x01 0x00 0x00 0x18101c18 0x01 0x00 0x00 0x18300000 0x01 0x00 0x00 0x183a3a84 0x02 0x00 0x00 0x18393a84 0x01 0x00 0x00 0x90c012c 0x01 0x00 0x00 0x9222408 0x01 0x00 0x00 0x9220344 0x02 0x00 0x00 0x9220480 0x01 0x00 0x00 0x922358c 0x01 0x00 0x00 0x9222398 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x923201c 0x05 0x00 0x00 0x9232050 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x9186048 0x01 0x00 0x00 0x9186054 0x01 0x00 0x00 0x9186164 0x01 0x00 0x00 0x9186170 0x01 0x00 0x00 0x9236028 0x01 0x00 0x00 0x923602c 0x01 0x00 0x00 0x9236030 0x01 0x00 0x00 0x9236034 0x01 0x00 0x00 0x9236038 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x92360b0 0x01 0x00 0x00 0x9236044 0x01 0x00 0x00 0x9236048 0x01 0x00 0x00 0x923604c 0x01 0x00 0x00 0x9236050 0x01 0x00 0x00 0x923e030 0x01 0x00 0x00 0x923e034 0x01 0x00 0x00 0x9241000 0x01 0x00 0x00 0x9248058 0x01 0x00 0x00 0x924805c 0x01 0x00 0x00 0x9248060 0x01 0x00 0x00 0x9248064 0x01 0x00 0x00 0x9260410 0x01 0x00 0x00 0x92e0410 0x01 0x00 0x00 0x9260414 0x01 0x00 0x00 0x92e0414 0x01 0x00 0x00 0x9260418 0x01 0x00 0x00 0x92e0418 0x01 0x00 0x00 0x9260420 0x01 0x00 0x00 0x9260424 0x01 0x00 0x00 0x9260430 0x01 0x00 0x00 0x9260440 0x01 0x00 0x00 0x9260448 0x01 0x00 0x00 0x92604a0 0x01 0x00 0x00 0x92604b0 0x01 0x00 0x00 0x92604d0 0x02 0x00 0x00 0x9261440 0x01 0x00 0x00 0x92e0420 0x01 0x00 0x00 0x92e0424 0x01 0x00 0x00 0x92e0430 0x01 0x00 0x00 0x92e0440 0x01 0x00 0x00 0x92e0448 0x01 0x00 0x00 0x92e04a0 0x01 0x00 0x00 0x92e04b0 0x01 0x00 0x00 0x92e04d0 0x02 0x00 0x00 0x9600000 0x01 0x00 0x00 0x9601000 0x01 0x00 0x00 0x9602000 0x01 0x00 0x00 0x9603000 0x01 0x00 0x00 0x9604000 0x01 0x00 0x00 0x9605000 0x01 0x00 0x00 0x9606000 0x01 0x00 0x00 0x9607000 0x01 0x00 0x00 0x9608000 0x01 0x00 0x00 0x9609000 0x01 0x00 0x00 0x960a000 0x01 0x00 0x00 0x960b000 0x01 0x00 0x00 0x960c000 0x01 0x00 0x00 0x960d000 0x01 0x00 0x00 0x960e000 0x01 0x00 0x00 0x960f000 0x01 0x00 0x00 0x9610000 0x01 0x00 0x00 0x9611000 0x01 0x00 0x00 0x9612000 0x01 0x00 0x00 0x9613000 0x01 0x00 0x00 0x9614000 0x01 0x00 0x00 0x9615000 0x01 0x00 0x00 0x9616000 0x01 0x00 0x00 0x9617000 0x01 0x00 0x00 0x9618000 0x01 0x00 0x00 0x9619000 0x01 0x00 0x00 0x961a000 0x01 0x00 0x00 0x961b000 0x01 0x00 0x00 0x961c000 0x01 0x00 0x00 0x961d000 0x01 0x00 0x00 0x961e000 0x01 0x00 0x00 0x961f000 0x01 0x00 0x00 0x9600004 0x01 0x00 0x00 0x9601004 0x01 0x00 0x00 0x9602004 0x01 0x00 0x00 0x9603004 0x01 0x00 0x00 0x9604004 0x01 0x00 0x00 0x9605004 0x01 0x00 0x00 0x9606004 0x01 0x00 0x00 0x9607004 0x01 0x00 0x00 0x9608004 0x01 0x00 0x00 0x9609004 0x01 0x00 0x00 0x960a004 0x01 0x00 0x00 0x960b004 0x01 0x00 0x00 0x960c004 0x01 0x00 0x00 0x960d004 0x01 0x00 0x00 0x960e004 0x01 0x00 0x00 0x960f004 0x01 0x00 0x00 0x9610004 0x01 0x00 0x00 0x9611004 0x01 0x00 0x00 0x9612004 0x01 0x00 0x00 0x9613004 0x01 0x00 0x00 0x9614004 0x01 0x00 0x00 0x9615004 0x01 0x00 0x00 0x9616004 0x01 0x00 0x00 0x9617004 0x01 0x00 0x00 0x9618004 0x01 0x00 0x00 0x9619004 0x01 0x00 0x00 0x961a004 0x01 0x00 0x00 0x961b004 0x01 0x00 0x00 0x961c004 0x01 0x00 0x00 0x961d004 0x01 0x00 0x00 0x961e004 0x01 0x00 0x00 0x961f004 0x01 0x00 0x00 0x9266418 0x01 0x00 0x00 0x92e6418 0x01 0x00 0x00 0x9265804 0x01 0x00 0x00 0x92e5804 0x01 0x00 0x00 0x92604b8 0x01 0x00 0x00 0x92e04b8 0x01 0x00 0x00 0x9680000 0x01 0x00 0x00 0x9680004 0x01 0x00 0x02 0x08 0x00 0x00 0x00 0x9681000 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9681004 0x01 0x00 0x00 0x9681008 0x01 0x00 0x00 0x968100c 0x01 0x00 0x00 0x9681010 0x01 0x00 0x00 0x9681014 0x01 0x00 0x00 0x968101c 0x01 0x00 0x00 0x9681020 0x01 0x00 0x00 0x9681024 0x01 0x00 0x00 0x9681028 0x01 0x00 0x00 0x968102c 0x01 0x00 0x00 0x9681030 0x01 0x00 0x00 0x9681034 0x01 0x00 0x00 0x968103c 0x01 0x00 0x00 0x9698100 0x01 0x00 0x00 0x9698104 0x01 0x00 0x00 0x9698108 0x01 0x00 0x00 0x9698110 0x01 0x00 0x00 0x9698120 0x01 0x00 0x00 0x9698124 0x01 0x00 0x00 0x9698128 0x01 0x00 0x00 0x969812c 0x01 0x00 0x00 0x9698130 0x01 0x00 0x00 0x9698134 0x01 0x00 0x00 0x9698138 0x01 0x00 0x00 0x969813c 0x01 0x00 0x00 0x9698500 0x01 0x00 0x00 0x9698504 0x01 0x00 0x00 0x9698508 0x01 0x00 0x00 0x969850c 0x01 0x00 0x00 0x9698510 0x01 0x00 0x00 0x9698514 0x01 0x00 0x00 0x9698518 0x01 0x00 0x00 0x969851c 0x01 0x00 0x00 0x9698700 0x01 0x00 0x00 0x9698704 0x01 0x00 0x00 0x9698708 0x01 0x00 0x00 0x969870c 0x01 0x00 0x00 0x9698714 0x01 0x00 0x00 0x9698718 0x01 0x00 0x00 0x969871c 0x01 0x00>;
			phandle = <0x318>;

			dcc_curr_link@3 {
				qcom,curr-link-list = <0x03>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x00 0x18000024 0x01 0x00 0x00 0x18000040 0x01 0x00 0x00 0x18010024 0x01 0x00 0x00 0x18010040 0x01 0x00 0x00 0x18020024 0x01 0x00 0x00 0x18020040 0x01 0x00 0x00 0x18030024 0x01 0x00 0x00 0x18030040 0x01 0x00 0x00 0x18040024 0x01 0x00 0x00 0x18040040 0x01 0x00 0x00 0x18050024 0x01 0x00 0x00 0x18050040 0x01 0x00 0x00 0x18060024 0x01 0x00 0x00 0x18060040 0x01 0x00 0x00 0x18070024 0x01 0x00 0x00 0x18070040 0x01 0x00 0x00 0x18080024 0x01 0x00 0x00 0x18080040 0x01 0x00 0x00 0x180800f8 0x01 0x00 0x00 0x18080104 0x01 0x00 0x00 0x1808011c 0x01 0x00 0x00 0x18080128 0x01 0x00 0x00 0x18321700 0x01 0x00 0x00 0x18322c18 0x01 0x00 0x00 0x18323700 0x01 0x00 0x00 0x18324c18 0x01 0x00 0x00 0x18325f00 0x01 0x00 0x00 0x18327418 0x01 0x00 0x00 0x18321818 0x01 0x00 0x00 0x18323818 0x01 0x00 0x00 0x18326018 0x01 0x00 0x00 0x18321920 0x01 0x00 0x00 0x1832102c 0x01 0x00 0x00 0x18321044 0x01 0x00 0x00 0x18321710 0x01 0x00 0x00 0x1832176c 0x01 0x00 0x00 0x18322c18 0x01 0x00 0x00 0x18323700 0x01 0x00 0x00 0x18323920 0x01 0x00 0x00 0x1832302c 0x01 0x00 0x00 0x18323044 0x01 0x00 0x00 0x18323710 0x01 0x00 0x00 0x1832376c 0x01 0x00 0x00 0x18324c18 0x01 0x00 0x00 0x18326120 0x01 0x00 0x00 0x1832582c 0x01 0x00 0x00 0x18325844 0x01 0x00 0x00 0x18325f10 0x01 0x00 0x00 0x18325f6c 0x01 0x00 0x00 0x18327418 0x01 0x00 0x00 0x1832582c 0x01 0x00 0x00 0x18280000 0x02 0x00 0x00 0x18282000 0x02 0x00 0x00 0x18284000 0x02 0x00 0x00 0x9680000 0x01 0x00 0x00 0x9680004 0x01 0x00 0x02 0x08 0x00 0x00 0x00 0x9681000 0x01 0x00 0x02 0x01 0x00 0x00 0x00 0x9681004 0x01 0x00 0x00 0x9681008 0x01 0x00 0x00 0x968100c 0x01 0x00 0x00 0x9681010 0x01 0x00 0x00 0x9681014 0x01 0x00 0x00 0x968101c 0x01 0x00 0x00 0x9681020 0x01 0x00 0x00 0x9681024 0x01 0x00 0x00 0x9681028 0x01 0x00 0x00 0x968102c 0x01 0x00 0x00 0x9681030 0x01 0x00 0x00 0x9681034 0x01 0x00 0x00 0x968103c 0x01 0x00 0x00 0x9698100 0x01 0x00 0x00 0x9698104 0x01 0x00 0x00 0x9698108 0x01 0x00 0x00 0x9698110 0x01 0x00 0x00 0x9698120 0x01 0x00 0x00 0x9698124 0x01 0x00 0x00 0x9698128 0x01 0x00 0x00 0x969812c 0x01 0x00 0x00 0x9698130 0x01 0x00 0x00 0x9698134 0x01 0x00 0x00 0x9698138 0x01 0x00 0x00 0x969813c 0x01 0x00 0x00 0x9698500 0x01 0x00 0x00 0x9698504 0x01 0x00 0x00 0x9698508 0x01 0x00 0x00 0x969850c 0x01 0x00 0x00 0x9698510 0x01 0x00 0x00 0x9698514 0x01 0x00 0x00 0x9698518 0x01 0x00 0x00 0x969851c 0x01 0x00 0x00 0x9698700 0x01 0x00 0x00 0x9698704 0x01 0x00 0x00 0x9698708 0x01 0x00 0x00 0x969870c 0x01 0x00 0x00 0x9698714 0x01 0x00 0x00 0x9698718 0x01 0x00 0x00 0x969871c 0x01 0x00 0x00 0x1620204 0x01 0x00 0x00 0x1620240 0x01 0x00 0x00 0x1620248 0x01 0x00 0x00 0x1620288 0x01 0x00 0x00 0x162028c 0x01 0x00 0x00 0x1620290 0x01 0x00 0x00 0x1620294 0x01 0x00 0x00 0x16202a8 0x01 0x00 0x00 0x16202ac 0x01 0x00 0x00 0x16202b0 0x01 0x00 0x00 0x16202b4 0x01 0x00 0x00 0x1620300 0x01 0x00 0x00 0x16e0404 0x01 0x00 0x00 0x16e0408 0x01 0x00 0x00 0x16e0410 0x01 0x00 0x00 0x16e0420 0x01 0x00 0x00 0x16e0424 0x01 0x00 0x00 0x16e0428 0x01 0x00 0x00 0x16e042c 0x01 0x00 0x00 0x16e0430 0x01 0x00 0x00 0x16e0434 0x01 0x00 0x00 0x16e0438 0x01 0x00 0x00 0x16e043c 0x01 0x00 0x00 0x16e0300 0x01 0x00 0x00 0x16e0304 0x01 0x00 0x00 0x16e0700 0x01 0x00 0x00 0x16e0704 0x01 0x00 0x00 0x1700c00 0x01 0x00 0x00 0x1700c08 0x01 0x00 0x00 0x1700c10 0x01 0x00 0x00 0x1700c20 0x01 0x00 0x00 0x1700c24 0x01 0x00 0x00 0x1700c28 0x01 0x00 0x00 0x1700c2c 0x01 0x00 0x00 0x1700c30 0x01 0x00 0x00 0x1700c34 0x01 0x00 0x00 0x1700c38 0x01 0x00 0x00 0x1700c3c 0x01 0x00 0x00 0x1700300 0x01 0x00 0x00 0x1700304 0x01 0x00 0x00 0x1700308 0x01 0x00 0x00 0x170030c 0x01 0x00 0x00 0x1700310 0x01 0x00 0x00 0x1700500 0x01 0x00 0x00 0x1700504 0x01 0x00 0x00 0x1700508 0x01 0x00 0x00 0x170050c 0x01 0x00 0x00 0x1700900 0x01 0x00 0x00 0x1700904 0x01 0x00 0x00 0x1700908 0x01 0x00 0x00 0x1740004 0x01 0x00 0x00 0x1740008 0x01 0x00 0x00 0x1740010 0x01 0x00 0x00 0x1740020 0x01 0x00 0x00 0x1740024 0x01 0x00 0x00 0x1740028 0x01 0x00 0x00 0x174002c 0x01 0x00 0x00 0x1740030 0x01 0x00 0x00 0x1740034 0x01 0x00 0x00 0x1740038 0x01 0x00 0x00 0x174003c 0x01 0x00 0x00 0x1740300 0x01 0x00 0x00 0x1740304 0x01 0x00 0x00 0x1740308 0x01 0x00 0x00 0x174030c 0x01 0x00 0x00 0x1740310 0x01 0x00 0x00 0x1740314 0x01 0x00 0x00 0x9698204 0x01 0x00 0x00 0x9698240 0x01 0x00 0x00 0x9698244 0x01 0x00 0x00 0x9698248 0x01 0x00 0x00 0x969824c 0x01 0x00 0x00 0x9681010 0x01 0x00 0x00 0x9681014 0x01 0x00 0x00 0x9681018 0x01 0x00 0x00 0x968101c 0x01 0x00 0x00 0x9681020 0x01 0x00 0x00 0x9681024 0x01 0x00 0x00 0x9681028 0x01 0x00 0x00 0x968102c 0x01 0x00 0x00 0x9681030 0x01 0x00 0x00 0x9681034 0x01 0x00 0x00 0x968103c 0x01 0x00 0x00 0x9698100 0x01 0x00 0x00 0x9698104 0x01 0x00 0x00 0x9698108 0x01 0x00 0x00 0x9698110 0x01 0x00 0x00 0x9698120 0x01 0x00 0x00 0x9698124 0x01 0x00 0x00 0x9698128 0x01 0x00 0x00 0x969812c 0x01 0x00 0x00 0x9698130 0x01 0x00 0x00 0x9698134 0x01 0x00 0x00 0x9698138 0x01 0x00 0x00 0x969813c 0x01 0x00 0x00 0x9160204 0x01 0x00 0x00 0x9160240 0x01 0x00 0x00 0x9160248 0x01 0x00 0x00 0x9160288 0x01 0x00 0x00 0x9160290 0x01 0x00 0x00 0x9160300 0x01 0x00 0x00 0x9160304 0x01 0x00 0x00 0x9160308 0x01 0x00 0x00 0x916030c 0x01 0x00 0x00 0x9160310 0x01 0x00 0x00 0x9160314 0x01 0x00 0x00 0x9160318 0x01 0x00 0x00 0x9160008 0x01 0x00 0x00 0x9160010 0x01 0x00 0x00 0x9160020 0x01 0x00 0x00 0x9160024 0x01 0x00 0x00 0x9160028 0x01 0x00 0x00 0x916002c 0x01 0x00 0x00 0x9160030 0x01 0x00 0x00 0x9160034 0x01 0x00 0x00 0x9160038 0x01 0x00 0x00 0x916003c 0x01 0x00 0x00 0x63042680 0x01 0x00 0x00 0x63042684 0x01 0x00 0x00 0x63042688 0x01 0x00 0x00 0x63042690 0x01 0x00 0x00 0x630426a0 0x01 0x00 0x00 0x630426a4 0x01 0x00 0x00 0x630426a8 0x01 0x00 0x00 0x630426ac 0x01 0x00 0x00 0x630426b0 0x01 0x00 0x00 0x630426b4 0x01 0x00 0x00 0x630426b8 0x01 0x00 0x00 0x630426bc 0x01 0x00 0x00 0x63041900 0x01 0x00 0x00 0x63041d00 0x01 0x00 0x00 0x1620500 0x04 0x00 0x00 0x1620700 0x04 0x00 0x00 0x1620300 0x01 0x00 0x00 0x1620f00 0x02 0x00 0x00 0x1620b00 0x02 0x00 0x00 0x1700b00 0x02 0x00 0x00 0x1700700 0x03 0x00 0x00 0x9163100 0x01 0x00 0x00 0x96aa100 0x01 0x00 0x00 0x63041d00 0x01 0x00 0x00 0x9991500 0x08 0x00 0x00 0x9050008 0x01 0x00 0x00 0x9050078 0x01 0x00 0x00 0x9236028 0x01 0x00 0x00 0x923602c 0x01 0x00 0x00 0x9236030 0x01 0x00 0x00 0x9236034 0x01 0x00 0x00 0x9236038 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x92360b0 0x01 0x00 0x00 0x9236044 0x01 0x00 0x00 0x9236048 0x01 0x00 0x00 0x923604c 0x01 0x00 0x00 0x9236050 0x01 0x00 0x00 0x923e030 0x01 0x00 0x00 0x923e034 0x01 0x00 0x00 0x9241000 0x01 0x00 0x00 0x9248058 0x01 0x00 0x00 0x924805c 0x01 0x00 0x00 0x9248060 0x01 0x00 0x00 0x9248064 0x01 0x00 0x00 0x9260410 0x01 0x00 0x00 0x92e0410 0x01 0x00 0x00 0x9260414 0x01 0x00 0x00 0x92e0414 0x01 0x00 0x00 0x9260418 0x01 0x00 0x00 0x92e0418 0x01 0x00 0x00 0x9260420 0x01 0x00 0x00 0x9260424 0x01 0x00 0x00 0x9260430 0x01 0x00 0x00 0x9260440 0x01 0x00 0x00 0x9260448 0x01 0x00 0x00 0x92604a0 0x01 0x00 0x00 0x92604b0 0x01 0x00 0x00 0x92604d0 0x02 0x00 0x00 0x9261440 0x01 0x00 0x00 0x92e0420 0x01 0x00 0x00 0x92e0424 0x01 0x00 0x00 0x92e0430 0x01 0x00 0x00 0x92e0440 0x01 0x00 0x00 0x92e0448 0x01 0x00 0x00 0x92e04a0 0x01 0x00 0x00 0x92e04b0 0x01 0x00 0x00 0x92e04d0 0x02 0x00 0x00 0x9600000 0x01 0x00 0x00 0x9601000 0x01 0x00 0x00 0x9602000 0x01 0x00 0x00 0x9603000 0x01 0x00 0x00 0x9604000 0x01 0x00 0x00 0x9605000 0x01 0x00 0x00 0x9606000 0x01 0x00 0x00 0x9607000 0x01 0x00 0x00 0x9608000 0x01 0x00 0x00 0x9609000 0x01 0x00 0x00 0x960a000 0x01 0x00 0x00 0x960b000 0x01 0x00 0x00 0x960c000 0x01 0x00 0x00 0x960d000 0x01 0x00 0x00 0x960e000 0x01 0x00 0x00 0x960f000 0x01 0x00 0x00 0x9610000 0x01 0x00 0x00 0x9611000 0x01 0x00 0x00 0x9612000 0x01 0x00 0x00 0x9613000 0x01 0x00 0x00 0x9614000 0x01 0x00 0x00 0x9615000 0x01 0x00 0x00 0x9616000 0x01 0x00 0x00 0x9617000 0x01 0x00 0x00 0x9618000 0x01 0x00 0x00 0x9619000 0x01 0x00 0x00 0x961a000 0x01 0x00 0x00 0x961b000 0x01 0x00 0x00 0x961c000 0x01 0x00 0x00 0x961d000 0x01 0x00 0x00 0x961e000 0x01 0x00 0x00 0x961f000 0x01 0x00 0x00 0x9600004 0x01 0x00 0x00 0x9601004 0x01 0x00 0x00 0x9602004 0x01 0x00 0x00 0x9603004 0x01 0x00 0x00 0x9604004 0x01 0x00 0x00 0x9605004 0x01 0x00 0x00 0x9606004 0x01 0x00 0x00 0x9607004 0x01 0x00 0x00 0x9608004 0x01 0x00 0x00 0x9609004 0x01 0x00 0x00 0x960a004 0x01 0x00 0x00 0x960b004 0x01 0x00 0x00 0x960c004 0x01 0x00 0x00 0x960d004 0x01 0x00 0x00 0x960e004 0x01 0x00 0x00 0x960f004 0x01 0x00 0x00 0x9610004 0x01 0x00 0x00 0x9611004 0x01 0x00 0x00 0x9612004 0x01 0x00 0x00 0x9613004 0x01 0x00 0x00 0x9614004 0x01 0x00 0x00 0x9615004 0x01 0x00 0x00 0x9616004 0x01 0x00 0x00 0x9617004 0x01 0x00 0x00 0x9618004 0x01 0x00 0x00 0x9619004 0x01 0x00 0x00 0x961a004 0x01 0x00 0x00 0x961b004 0x01 0x00 0x00 0x961c004 0x01 0x00 0x00 0x961d004 0x01 0x00 0x00 0x961e004 0x01 0x00 0x00 0x961f004 0x01 0x00 0x00 0x9266418 0x01 0x00 0x00 0x92e6418 0x01 0x00 0x00 0x9265804 0x01 0x00 0x00 0x92e5804 0x01 0x00 0x00 0x92604b8 0x01 0x00 0x00 0x92e04b8 0x01 0x00 0x00 0xc201244 0x01 0x00 0x00 0xc202244 0x01 0x00 0x00 0x18100c18 0x01 0x00 0x00 0x18101c18 0x01 0x00 0x00 0x18300000 0x01 0x00 0x00 0x183a3a84 0x02 0x00 0x00 0x18393a84 0x01 0x00 0x00 0x100000 0x01 0x00 0x00 0x100004 0x01 0x00 0x00 0x100008 0x01 0x00 0x00 0x10000c 0x01 0x00 0x00 0x100010 0x01 0x00 0x00 0x100014 0x01 0x00 0x00 0x100018 0x01 0x00 0x00 0x10001c 0x01 0x00 0x00 0x100020 0x01 0x00 0x00 0x100024 0x01 0x00 0x00 0x100028 0x01 0x00 0x00 0x10002c 0x01 0x00 0x00 0x100030 0x01 0x00 0x00 0x100034 0x01 0x00 0x00 0x100100 0x01 0x00 0x00 0x100104 0x01 0x00 0x00 0x100108 0x01 0x00 0x00 0x10010c 0x01 0x00 0x00 0x101000 0x01 0x00 0x00 0x101004 0x01 0x00 0x00 0x101008 0x01 0x00 0x00 0x10100c 0x01 0x00 0x00 0x101010 0x01 0x00 0x00 0x101014 0x01 0x00 0x00 0x101018 0x01 0x00 0x00 0x10101c 0x01 0x00 0x00 0x101020 0x01 0x00 0x00 0x101024 0x01 0x00 0x00 0x101028 0x01 0x00 0x00 0x10102c 0x01 0x00 0x00 0x101030 0x01 0x00 0x00 0x101034 0x01 0x00 0x00 0x102000 0x01 0x00 0x00 0x102004 0x01 0x00 0x00 0x102008 0x01 0x00 0x00 0x10200c 0x01 0x00 0x00 0x102010 0x01 0x00 0x00 0x102014 0x01 0x00 0x00 0x102018 0x01 0x00 0x00 0x10201c 0x01 0x00 0x00 0x102020 0x01 0x00 0x00 0x102024 0x01 0x00 0x00 0x102028 0x01 0x00 0x00 0x10202c 0x01 0x00 0x00 0x102030 0x01 0x00 0x00 0x102034 0x01 0x00 0x00 0x103000 0x01 0x00 0x00 0x103004 0x01 0x00 0x00 0x103008 0x01 0x00 0x00 0x10300c 0x01 0x00 0x00 0x103010 0x01 0x00 0x00 0x103014 0x01 0x00 0x00 0x103018 0x01 0x00 0x00 0x10301c 0x01 0x00 0x00 0x103020 0x01 0x00 0x00 0x103024 0x01 0x00 0x00 0x103028 0x01 0x00 0x00 0x10302c 0x01 0x00 0x00 0x103030 0x01 0x00 0x00 0x103034 0x01 0x00 0x00 0x113000 0x01 0x00 0x00 0x113004 0x01 0x00 0x00 0x113008 0x01 0x00 0x00 0x11300c 0x01 0x00 0x00 0x113010 0x01 0x00 0x00 0x113014 0x01 0x00 0x00 0x113018 0x01 0x00 0x00 0x11301c 0x01 0x00 0x00 0x113020 0x01 0x00 0x00 0x113024 0x01 0x00 0x00 0x113028 0x01 0x00 0x00 0x11302c 0x01 0x00 0x00 0x113030 0x01 0x00 0x00 0x113034 0x01 0x00 0x00 0x11a000 0x01 0x00 0x00 0x11a004 0x01 0x00 0x00 0x11a008 0x01 0x00 0x00 0x11a00c 0x01 0x00 0x00 0x11a010 0x01 0x00 0x00 0x11a014 0x01 0x00 0x00 0x11a018 0x01 0x00 0x00 0x11a01c 0x01 0x00 0x00 0x11a020 0x01 0x00 0x00 0x11a024 0x01 0x00 0x00 0x11a028 0x01 0x00 0x00 0x11a02c 0x01 0x00 0x00 0x11a030 0x01 0x00 0x00 0x11a034 0x01 0x00 0x00 0x11b000 0x01 0x00 0x00 0x11b004 0x01 0x00 0x00 0x11b008 0x01 0x00 0x00 0x11b00c 0x01 0x00 0x00 0x11b010 0x01 0x00 0x00 0x11b014 0x01 0x00 0x00 0x11b018 0x01 0x00 0x00 0x11b01c 0x01 0x00 0x00 0x11b020 0x01 0x00 0x00 0x11b024 0x01 0x00 0x00 0x11b028 0x01 0x00 0x00 0x11b02c 0x01 0x00 0x00 0x11b030 0x01 0x00 0x00 0x11b034 0x01 0x00 0x00 0x174000 0x01 0x00 0x00 0x174004 0x01 0x00 0x00 0x174008 0x01 0x00 0x00 0x17400c 0x01 0x00 0x00 0x174010 0x01 0x00 0x00 0x174014 0x01 0x00 0x00 0x174018 0x01 0x00 0x00 0x17401c 0x01 0x00 0x00 0x174020 0x01 0x00 0x00 0x174024 0x01 0x00 0x00 0x174028 0x01 0x00 0x00 0x17402c 0x01 0x00 0x00 0x174030 0x01 0x00 0x00 0x174034 0x01 0x00 0x00 0x176000 0x01 0x00 0x00 0x176004 0x01 0x00 0x00 0x176008 0x01 0x00 0x00 0x17600c 0x01 0x00 0x00 0x176010 0x01 0x00 0x00 0x176014 0x01 0x00 0x00 0x176018 0x01 0x00 0x00 0x17601c 0x01 0x00 0x00 0x176020 0x01 0x00 0x00 0x176024 0x01 0x00 0x00 0x176028 0x01 0x00 0x00 0x17602c 0x01 0x00 0x00 0x176030 0x01 0x00 0x00 0x176034 0x01 0x00 0x00 0x10401c 0x01 0x00 0x00 0x183024 0x01 0x00 0x00 0x144168 0x01 0x00 0x00 0x11702c 0x01 0x00 0x00 0x10904c 0x01 0x00 0x00 0x189038 0x01 0x00 0x00 0x1443e8 0x01 0x00 0x00 0x1442b8 0x01 0x00 0x00 0x105060 0x01 0x00 0x00 0x141024 0x01 0x00 0x00 0x145038 0x01 0x00 0x00 0x109004 0x01 0x00 0x00 0x189004 0x01 0x00 0x00 0x190004 0x01 0x00 0x00 0xc2a0000 0x01 0x00 0x00 0xc2a0004 0x01 0x00 0x00 0xc2a0008 0x01 0x00 0x00 0xc2a000c 0x01 0x00 0x00 0xc2a0010 0x01 0x00 0x00 0xc2a0014 0x01 0x00 0x00 0xc2a0018 0x01 0x00 0x00 0xc2a001c 0x01 0x00 0x00 0xc2a0020 0x01 0x00 0x00 0xc2a0024 0x01 0x00 0x00 0xc2a0028 0x01 0x00 0x00 0xc2a002c 0x01 0x00 0x00 0xc2a0030 0x01 0x00 0x00 0xc2a0034 0x01 0x00 0x00 0xc2a1000 0x01 0x00 0x00 0xc2a1004 0x01 0x00 0x00 0xc2a1008 0x01 0x00 0x00 0xc2a100c 0x01 0x00 0x00 0xc2a1010 0x01 0x00 0x00 0xc2a1014 0x01 0x00 0x00 0xc2a1018 0x01 0x00 0x00 0xc2a101c 0x01 0x00 0x00 0xc2a1020 0x01 0x00 0x00 0xc2a1024 0x01 0x00 0x00 0xc2a1028 0x01 0x00 0x00 0xc2a102c 0x01 0x00 0x00 0xc2a1030 0x01 0x00 0x00 0xc2a2260 0x01 0x00 0x00 0xc2a2264 0x01 0x00 0x00 0xc2a3008 0x01 0x00 0x00 0xc2a300c 0x01 0x00 0x00 0xc2a3010 0x01 0x00 0x00 0xc2a3014 0x01 0x00 0x00 0xc2a3024 0x01 0x00 0x00 0xc2a2034 0x01 0x00 0x00 0xc2a214c 0x01 0x00 0x00 0xc2a2150 0x01 0x00 0x00 0xc2a2154 0x01 0x00 0x00 0x28206c 0x01 0x00 0x00 0x18282004 0x01 0x00 0x00 0x18325f6c 0x01 0x00 0x00 0x1808012c 0x01 0x00 0x00 0x1832582c 0x01 0x00 0x00 0x18280004 0x01 0x00 0x00 0x18284038 0x01 0x00 0x00 0x18284000 0x02 0x00 0x00 0x90c012c 0x01 0x00 0x00 0x9222408 0x01 0x00 0x00 0x9220344 0x02 0x00 0x00 0x9220480 0x01 0x00 0x00 0x922358c 0x01 0x00 0x00 0x9222398 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x92223a4 0x01 0x00 0x00 0x923201c 0x05 0x00 0x00 0x9232050 0x01 0x00 0x00 0x9232100 0x01 0x00 0x00 0x9186048 0x01 0x00 0x00 0x9186054 0x01 0x00 0x00 0x9186164 0x01 0x00 0x00 0x9186170 0x01 0x00 0x00 0xc2630a0 0x04 0x00 0x00 0xc2630b0 0x04 0x00 0x00 0xc2630c0 0x04 0x00 0x00 0xc2630d0 0x04 0x00 0x00 0x18200400 0x01 0x00 0x00 0x18200404 0x01 0x00 0x00 0x18200408 0x01 0x00 0x00 0x18200038 0x01 0x00 0x00 0x18200040 0x01 0x00 0x00 0x18200048 0x01 0x00 0x00 0x18220038 0x01 0x00 0x00 0x18220040 0x01 0x00 0x00 0x182200d0 0x01 0x00 0x00 0x18200030 0x01 0x00 0x00 0x18200010 0x01 0x00 0x00 0x1822000c 0x01 0x00 0x00 0x18220d14 0x01 0x00 0x00 0x18220fb4 0x01 0x00 0x00 0x18221254 0x01 0x00 0x00 0x182214f4 0x01 0x00 0x00 0x18221794 0x01 0x00 0x00 0x18221a34 0x01 0x00 0x00 0x18221cd4 0x01 0x00 0x00 0x18221f74 0x01 0x00 0x00 0x18220d18 0x01 0x00 0x00 0x18220fb8 0x01 0x00 0x00 0x18221258 0x01 0x00 0x00 0x182214f8 0x01 0x00 0x00 0x18221798 0x01 0x00 0x00 0x18221a38 0x01 0x00 0x00 0x18221cd8 0x01 0x00 0x00 0x18221f78 0x01 0x00 0x00 0x18220d00 0x01 0x00 0x00 0x18220d04 0x01 0x00 0x00 0x18220d1c 0x01 0x00 0x00 0x18220fbc 0x01 0x00 0x00 0x1822125c 0x01 0x00 0x00 0x182214fc 0x01 0x00 0x00 0x1822179c 0x01 0x00 0x00 0x18221a3c 0x01 0x00 0x00 0x18221cdc 0x01 0x00 0x00 0x18221f7c 0x01 0x00 0x00 0x18221274 0x01 0x00 0x00 0x18221288 0x01 0x00 0x00 0x1822129c 0x01 0x00 0x00 0x182212b0 0x01 0x00 0x00 0x182212c4 0x01 0x00 0x00 0x182212d8 0x01 0x00 0x00 0x182212ec 0x01 0x00 0x00 0x18221300 0x01 0x00 0x00 0x18221314 0x01 0x00 0x00 0x18221328 0x01 0x00 0x00 0x1822133c 0x01 0x00 0x00 0x18221350 0x01 0x00 0x00 0x18221364 0x01 0x00 0x00 0x18221378 0x01 0x00 0x00 0x1822138c 0x01 0x00 0x00 0x182213a0 0x01 0x00 0x00 0x18221514 0x01 0x00 0x00 0x18221528 0x01 0x00 0x00 0x1822153c 0x01 0x00 0x00 0x18221550 0x01 0x00 0x00 0x18221564 0x01 0x00 0x00 0x18221578 0x01 0x00 0x00 0x1822158c 0x01 0x00 0x00 0x182215a0 0x01 0x00 0x00 0x182215b4 0x01 0x00 0x00 0x182215c8 0x01 0x00 0x00 0x182215dc 0x01 0x00 0x00 0x182215f0 0x01 0x00 0x00 0x18221604 0x01 0x00 0x00 0x18221618 0x01 0x00 0x00 0x1822162c 0x01 0x00 0x00 0x18221640 0x01 0x00 0x00 0x182217b4 0x01 0x00 0x00 0x182217c8 0x01 0x00 0x00 0x182217dc 0x01 0x00 0x00 0x182217f0 0x01 0x00 0x00 0x18221804 0x01 0x00 0x00 0x18221818 0x01 0x00 0x00 0x1822182c 0x01 0x00 0x00 0x18221840 0x01 0x00 0x00 0x18221854 0x01 0x00 0x00 0x18221868 0x01 0x00 0x00 0x1822187c 0x01 0x00 0x00 0x18221890 0x01 0x00 0x00 0x182218a4 0x01 0x00 0x00 0x182218b8 0x01 0x00 0x00 0x182218cc 0x01 0x00 0x00 0x182218e0 0x01 0x00 0x00 0x18221a54 0x01 0x00 0x00 0x18221a68 0x01 0x00 0x00 0x18221a7c 0x01 0x00 0x00 0x18221a90 0x01 0x00 0x00 0x18221aa4 0x01 0x00 0x00 0x18221ab8 0x01 0x00 0x00 0x18221acc 0x01 0x00 0x00 0x18221ae0 0x01 0x00 0x00 0x18221af4 0x01 0x00 0x00 0x18221b08 0x01 0x00 0x00 0x18221b1c 0x01 0x00 0x00 0x18221b30 0x01 0x00 0x00 0x18221b44 0x01 0x00 0x00 0x18221b58 0x01 0x00 0x00 0x18221b6c 0x01 0x00 0x00 0x18221b80 0x01 0x00 0x00 0x18221cf4 0x01 0x00 0x00 0x18221d08 0x01 0x00 0x00 0x18221d1c 0x01 0x00 0x00 0x18221d30 0x01 0x00 0x00 0x18221d44 0x01 0x00 0x00 0x18221d58 0x01 0x00 0x00 0x18221d6c 0x01 0x00 0x00 0x18221d80 0x01 0x00 0x00 0x18221d94 0x01 0x00 0x00 0x18221da8 0x01 0x00 0x00 0x18221dbc 0x01 0x00 0x00 0x18221dd0 0x01 0x00 0x00 0x18221de4 0x01 0x00 0x00 0x18221df8 0x01 0x00 0x00 0x18221e0c 0x01 0x00 0x00 0x18221e20 0x01 0x00 0x00 0x18221f94 0x01 0x00 0x00 0x18221fa8 0x01 0x00 0x00 0x18221fbc 0x01 0x00 0x00 0x18221fd0 0x01 0x00 0x00 0x18221fe4 0x01 0x00 0x00 0x18221ff8 0x01 0x00 0x00 0x1822200c 0x01 0x00 0x00 0x18222020 0x01 0x00 0x00 0x18222034 0x01 0x00 0x00 0x18222048 0x01 0x00 0x00 0x1822205c 0x01 0x00 0x00 0x18222070 0x01 0x00 0x00 0x18222084 0x01 0x00 0x00 0x18222098 0x01 0x00 0x00 0x182220ac 0x01 0x00 0x00 0x182220c0 0x01 0x00 0x00 0x18221278 0x01 0x00 0x00 0x1822128c 0x01 0x00 0x00 0x182212a0 0x01 0x00 0x00 0x182212b4 0x01 0x00 0x00 0x182212c8 0x01 0x00 0x00 0x182212dc 0x01 0x00 0x00 0x182212f0 0x01 0x00 0x00 0x18221304 0x01 0x00 0x00 0x18221318 0x01 0x00 0x00 0x1822132c 0x01 0x00 0x00 0x18221340 0x01 0x00 0x00 0x18221354 0x01 0x00 0x00 0x18221368 0x01 0x00 0x00 0x1822137c 0x01 0x00 0x00 0x18221390 0x01 0x00 0x00 0x182213a4 0x01 0x00 0x00 0x18221518 0x01 0x00 0x00 0x1822152c 0x01 0x00 0x00 0x18221540 0x01 0x00 0x00 0x18221554 0x01 0x00 0x00 0x18221568 0x01 0x00 0x00 0x1822157c 0x01 0x00 0x00 0x18221590 0x01 0x00 0x00 0x182215a4 0x01 0x00 0x00 0x182215b8 0x01 0x00 0x00 0x182215cc 0x01 0x00 0x00 0x182215e0 0x01 0x00 0x00 0x182215f4 0x01 0x00 0x00 0x18221608 0x01 0x00 0x00 0x1822161c 0x01 0x00 0x00 0x18221630 0x01 0x00 0x00 0x18221644 0x01 0x00 0x00 0x182217b8 0x01 0x00 0x00 0x182217cc 0x01 0x00 0x00 0x182217e0 0x01 0x00 0x00 0x182217f4 0x01 0x00 0x00 0x18221808 0x01 0x00 0x00 0x1822181c 0x01 0x00 0x00 0x18221830 0x01 0x00 0x00 0x18221844 0x01 0x00 0x00 0x18221858 0x01 0x00 0x00 0x1822186c 0x01 0x00 0x00 0x18221880 0x01 0x00 0x00 0x18221894 0x01 0x00 0x00 0x182218a8 0x01 0x00 0x00 0x182218bc 0x01 0x00 0x00 0x182218d0 0x01 0x00 0x00 0x182218e4 0x01 0x00 0x00 0x18221a58 0x01 0x00 0x00 0x18221a6c 0x01 0x00 0x00 0x18221a80 0x01 0x00 0x00 0x18221a94 0x01 0x00 0x00 0x18221aa8 0x01 0x00 0x00 0x18221abc 0x01 0x00 0x00 0x18221ad0 0x01 0x00 0x00 0x18221ae4 0x01 0x00 0x00 0x18221af8 0x01 0x00 0x00 0x18221b0c 0x01 0x00 0x00 0x18221b20 0x01 0x00 0x00 0x18221b34 0x01 0x00 0x00 0x18221b48 0x01 0x00 0x00 0x18221b5c 0x01 0x00 0x00 0x18221b70 0x01 0x00 0x00 0x18221b84 0x01 0x00 0x00 0x18221cf8 0x01 0x00 0x00 0x18221d0c 0x01 0x00 0x00 0x18221d20 0x01 0x00 0x00 0x18221d34 0x01 0x00 0x00 0x18221d48 0x01 0x00 0x00 0x18221d5c 0x01 0x00 0x00 0x18221d70 0x01 0x00 0x00 0x18221d84 0x01 0x00 0x00 0x18221d98 0x01 0x00 0x00 0x18221dac 0x01 0x00 0x00 0x18221dc0 0x01 0x00 0x00 0x18221dd4 0x01 0x00 0x00 0x18221de8 0x01 0x00 0x00 0x18221dfc 0x01 0x00 0x00 0x18221e10 0x01 0x00 0x00 0x18221e24 0x01 0x00 0x00 0x18221f98 0x01 0x00 0x00 0x18221fac 0x01 0x00 0x00 0x18221fc0 0x01 0x00 0x00 0x18221fd4 0x01 0x00 0x00 0x18221fe8 0x01 0x00 0x00 0x18221ffc 0x01 0x00 0x00 0x18222010 0x01 0x00 0x00 0x18222024 0x01 0x00 0x00 0x18222038 0x01 0x00 0x00 0x1822204c 0x01 0x00 0x00 0x18222060 0x01 0x00 0x00 0x18222074 0x01 0x00 0x00 0x18222088 0x01 0x00 0x00 0x1822209c 0x01 0x00 0x00 0x182220b0 0x01 0x00 0x00 0x182220c4 0x01 0x00 0x00 0x105050 0x01 0x00 0x00 0x171004 0x01 0x00 0x00 0x171154 0x01 0x00 0x00 0x17100c 0x01 0x00 0x00 0x171018 0x01 0x00 0x00 0x5091004 0x01 0x00 0x00 0x509100c 0x01 0x00 0x00 0x5091010 0x01 0x00 0x00 0x5091014 0x01 0x00 0x00 0x5091054 0x01 0x00 0x00 0x5091060 0x01 0x00 0x00 0x509106c 0x01 0x00 0x00 0x5091070 0x01 0x00 0x00 0x5091074 0x01 0x00 0x00 0x5091078 0x01 0x00 0x00 0x509107c 0x01 0x00 0x00 0x509108c 0x01 0x00 0x00 0x5091098 0x01 0x00 0x00 0x509109c 0x01 0x00 0x00 0x1800005c 0x01 0x00 0x00 0x1801005c 0x01 0x00 0x00 0x1802005c 0x01 0x00 0x00 0x1803005c 0x01 0x00 0x00 0x1804005c 0x01 0x00 0x00 0x1805005c 0x01 0x00 0x00 0x1806005c 0x01 0x00 0x00 0x1807005c 0x01 0x00 0x00 0x17c0003c 0x01 0x00 0x01 0x6004fb0 0xc5acce55 0x00 0x01 0x600408c 0xff 0x00 0x01 0x6004fb0 0x00 0x00 0x00 0x62900010 0x01 0x00 0x00 0x62900014 0x01 0x00 0x00 0x62900018 0x01 0x00 0x00 0x62900030 0x01 0x00 0x00 0x62900038 0x01 0x00 0x00 0x62900040 0x01 0x00 0x00 0x62900048 0x01 0x00 0x00 0x629000d0 0x01 0x00 0x00 0x62900210 0x01 0x00 0x00 0x62900230 0x01 0x00 0x00 0x62900250 0x01 0x00 0x00 0x62900270 0x01 0x00 0x00 0x62900290 0x01 0x00 0x00 0x629002b0 0x01 0x00 0x00 0x62900208 0x01 0x00 0x00 0x62900228 0x01 0x00 0x00 0x62900248 0x01 0x00 0x00 0x62900268 0x01 0x00 0x00 0x62900288 0x01 0x00 0x00 0x629002a8 0x01 0x00 0x00 0x6290020c 0x01 0x00 0x00 0x6290022c 0x01 0x00 0x00 0x6290024c 0x01 0x00 0x00 0x6290026c 0x01 0x00 0x00 0x6290028c 0x01 0x00 0x00 0x629002ac 0x01 0x00 0x00 0x62900404 0x01 0x00 0x00 0x62900408 0x01 0x00 0x00 0x62900400 0x01 0x00 0x00 0x62900d04 0x01 0x00 0x00 0x624b0010 0x01 0x00 0x00 0x624b0014 0x01 0x00 0x00 0x624b0018 0x01 0x00 0x00 0x624b0210 0x01 0x00 0x00 0x624b0230 0x01 0x00 0x00 0x624b0250 0x01 0x00 0x00 0x624b0270 0x01 0x00 0x00 0x624b0290 0x01 0x00 0x00 0x624b02b0 0x01 0x00 0x00 0x624b0208 0x01 0x00 0x00 0x624b0228 0x01 0x00 0x00 0x624b0248 0x01 0x00 0x00 0x624b0268 0x01 0x00 0x00 0x624b0288 0x01 0x00 0x00 0x624b02a8 0x01 0x00 0x00 0x624b020c 0x01 0x00 0x00 0x624b022c 0x01 0x00 0x00 0x624b024c 0x01 0x00 0x00 0x624b026c 0x01 0x00 0x00 0x624b028c 0x01 0x00 0x00 0x624b02ac 0x01 0x00 0x00 0x624b0400 0x01 0x00 0x00 0x624b0404 0x01 0x00 0x00 0x624b0408 0x01 0x00 0x00 0x62402028 0x01 0x00 0x00 0xb254520 0x01 0x00 0x00 0xb251020 0x01 0x00 0x00 0xb251024 0x01 0x00 0x00 0xb251030 0x01 0x00 0x00 0xb251200 0x01 0x00 0x00 0xb251214 0x01 0x00 0x00 0xb251228 0x01 0x00 0x00 0xb25123c 0x01 0x00 0x00 0xb251250 0x01 0x00 0x00 0xb251204 0x01 0x00 0x00 0xb251218 0x01 0x00 0x00 0xb25122c 0x01 0x00 0x00 0xb251240 0x01 0x00 0x00 0xb251254 0x01 0x00 0x00 0xb251208 0x01 0x00 0x00 0xb25121c 0x01 0x00 0x00 0xb251230 0x01 0x00 0x00 0xb251244 0x01 0x00 0x00 0xb251258 0x01 0x00 0x00 0xb254510 0x01 0x00 0x00 0xb254514 0x01 0x00 0x00 0xb250010 0x01 0x00 0x00 0xb250014 0x01 0x00 0x00 0xb250900 0x01 0x00 0x00 0xb250904 0x01 0x00 0x00 0x4200010 0x01 0x00 0x00 0x4200014 0x01 0x00 0x00 0x4200018 0x01 0x00 0x00 0x4200030 0x01 0x00 0x00 0x4200038 0x01 0x00 0x00 0x4200040 0x01 0x00 0x00 0x4200048 0x01 0x00 0x00 0x42000d0 0x01 0x00 0x00 0x4200210 0x01 0x00 0x00 0x4200230 0x01 0x00 0x00 0x4200250 0x01 0x00 0x00 0x4200270 0x01 0x00 0x00 0x4200290 0x01 0x00 0x00 0x42002b0 0x01 0x00 0x00 0x4200208 0x01 0x00 0x00 0x4200228 0x01 0x00 0x00 0x4200248 0x01 0x00 0x00 0x4200268 0x01 0x00 0x00 0x4200288 0x01 0x00 0x00 0x42002a8 0x01 0x00 0x00 0x420020c 0x01 0x00 0x00 0x420022c 0x01 0x00 0x00 0x420024c 0x01 0x00 0x00 0x420026c 0x01 0x00 0x00 0x420028c 0x01 0x00 0x00 0x42002ac 0x01 0x00 0x00 0x4200404 0x01 0x00 0x00 0x4200408 0x01 0x00 0x00 0x4200400 0x01 0x00 0x00 0x4200d04 0x01 0x00 0x00 0x4130010 0x01 0x00 0x00 0x4130014 0x01 0x00 0x00 0x4130018 0x01 0x00 0x00 0x4130210 0x01 0x00 0x00 0x4130230 0x01 0x00 0x00 0x4130250 0x01 0x00 0x00 0x4130270 0x01 0x00 0x00 0x4130290 0x01 0x00 0x00 0x41302b0 0x01 0x00 0x00 0x4130208 0x01 0x00 0x00 0x4130228 0x01 0x00 0x00 0x4130248 0x01 0x00 0x00 0x4130268 0x01 0x00 0x00 0x4130288 0x01 0x00 0x00 0x41302a8 0x01 0x00 0x00 0x413020c 0x01 0x00 0x00 0x413022c 0x01 0x00 0x00 0x413024c 0x01 0x00 0x00 0x413026c 0x01 0x00 0x00 0x413028c 0x01 0x00 0x00 0x41302ac 0x01 0x00 0x00 0x4130400 0x01 0x00 0x00 0x4130404 0x01 0x00 0x00 0x4130408 0x01 0x00 0x00 0x4082028 0x01 0x00 0x00 0x18a008 0x01 0x00 0x00 0xb2c4520 0x01 0x00 0x00 0xb2c1020 0x01 0x00 0x00 0xb2c1024 0x01 0x00 0x00 0xb2c1030 0x01 0x00 0x00 0xb2c1200 0x01 0x00 0x00 0xb2c1214 0x01 0x00 0x00 0xb2c1228 0x01 0x00 0x00 0xb2c123c 0x01 0x00 0x00 0xb2c1250 0x01 0x00 0x00 0xb2c1204 0x01 0x00 0x00 0xb2c1218 0x01 0x00 0x00 0xb2c122c 0x01 0x00 0x00 0xb2c1240 0x01 0x00 0x00 0xb2c1254 0x01 0x00 0x00 0xb2c1208 0x01 0x00 0x00 0xb2c121c 0x01 0x00 0x00 0xb2c1230 0x01 0x00 0x00 0xb2c1244 0x01 0x00 0x00 0xb2c1258 0x01 0x00 0x00 0xb2c4510 0x01 0x00 0x00 0xb2c4514 0x01 0x00 0x00 0xb2c0010 0x01 0x00 0x00 0xb2c0014 0x01 0x00 0x00 0xb2c0900 0x01 0x00 0x00 0xb2c0904 0x01 0x00 0x00 0x80a4010 0x01 0x00 0x00 0x80a4014 0x01 0x00 0x00 0x80a4018 0x01 0x00 0x00 0x80a4030 0x01 0x00 0x00 0x80a4038 0x01 0x00 0x00 0x80a4040 0x01 0x00 0x00 0x80a4048 0x01 0x00 0x00 0x80a40d0 0x01 0x00 0x00 0x80a4210 0x01 0x00 0x00 0x80a4230 0x01 0x00 0x00 0x80a4250 0x01 0x00 0x00 0x80a4270 0x01 0x00 0x00 0x80a4290 0x01 0x00 0x00 0x80a42b0 0x01 0x00 0x00 0x80a4208 0x01 0x00 0x00 0x80a4228 0x01 0x00 0x00 0x80a4248 0x01 0x00 0x00 0x80a4268 0x01 0x00 0x00 0x80a4288 0x01 0x00 0x00 0x80a42a8 0x01 0x00 0x00 0x80a420c 0x01 0x00 0x00 0x80a422c 0x01 0x00 0x00 0x80a424c 0x01 0x00 0x00 0x80a426c 0x01 0x00 0x00 0x80a428c 0x01 0x00 0x00 0x80a42ac 0x01 0x00 0x00 0x80a4404 0x01 0x00 0x00 0x80a4408 0x01 0x00 0x00 0x80a4400 0x01 0x00 0x00 0x80a4d04 0x01 0x00 0x00 0x83b0010 0x01 0x00 0x00 0x83b0014 0x01 0x00 0x00 0x83b0018 0x01 0x00 0x00 0x83b0210 0x01 0x00 0x00 0x83b0230 0x01 0x00 0x00 0x83b0250 0x01 0x00 0x00 0x83b0270 0x01 0x00 0x00 0x83b0290 0x01 0x00 0x00 0x83b02b0 0x01 0x00 0x00 0x83b0208 0x01 0x00 0x00 0x83b0228 0x01 0x00 0x00 0x83b0248 0x01 0x00 0x00 0x83b0268 0x01 0x00 0x00 0x83b0288 0x01 0x00 0x00 0x83b02a8 0x01 0x00 0x00 0x83b020c 0x01 0x00 0x00 0x83b022c 0x01 0x00 0x00 0x83b024c 0x01 0x00 0x00 0x83b026c 0x01 0x00 0x00 0x83b028c 0x01 0x00 0x00 0x83b02ac 0x01 0x00 0x00 0x83b0400 0x01 0x00 0x00 0x83b0404 0x01 0x00 0x00 0x83b0408 0x01 0x00 0x00 0x8302028 0x01 0x00 0x00 0xb2b4520 0x01 0x00 0x00 0xb2b1020 0x01 0x00 0x00 0xb2b1024 0x01 0x00 0x00 0xb2b1030 0x01 0x00 0x00 0xb2b1200 0x01 0x00 0x00 0xb2b1214 0x01 0x00 0x00 0xb2b1228 0x01 0x00 0x00 0xb2b123c 0x01 0x00 0x00 0xb2b1250 0x01 0x00 0x00 0xb2b1204 0x01 0x00 0x00 0xb2b1218 0x01 0x00 0x00 0xb2b122c 0x01 0x00 0x00 0xb2b1240 0x01 0x00 0x00 0xb2b1254 0x01 0x00 0x00 0xb2b1208 0x01 0x00 0x00 0xb2b121c 0x01 0x00 0x00 0xb2b1230 0x01 0x00 0x00 0xb2b1244 0x01 0x00 0x00 0xb2b1258 0x01 0x00 0x00 0xb2b4510 0x01 0x00 0x00 0xb2b4514 0x01 0x00 0x00 0xb2b0010 0x01 0x00 0x00 0xb2b0014 0x01 0x00 0x00 0xb2b0900 0x01 0x00 0x00 0xb2b0904 0x01 0x00 0x00 0x17a00204 0x1d 0x00>;
			};
		};

		restart@c264000 {
			compatible = "qcom,pshold";
			reg = <0xc264000 0x04 0x1fd3000 0x04>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		qcom,mpm2-sleep-counter@0xc221000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qseecom@82200000 {
			compatible = "qcom,qseecom";
			reg = <0x82200000 0x2200000>;
			reg-names = "secapp-region";
			memory-region = <0x1b>;
			qcom,hlos-num-ce-hw-instances = <0x01>;
			qcom,hlos-ce-hw-instance = <0x00>;
			qcom,qsee-ce-hw-instance = <0x00>;
			qcom,disk-encrypt-pipe-pair = <0x02>;
			qcom,support-fde;
			qcom,no-clock-support;
			qcom,fde-key-size;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,qsee-reentrancy-support = <0x02>;
			phandle = <0x319>;
		};

		smcinvoke@82200000 {
			compatible = "qcom,smcinvoke";
			reg = <0x82200000 0x2200000>;
			reg-names = "secapp-region";
			phandle = <0x31a>;
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mboxes = <0x1c 0x00>;
			mbox-names = "aop";
		};

		tz-log@146aa720 {
			compatible = "qcom,tz-log";
			reg = <0x146aa720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x31b>;
		};

		qrng@793000 {
			compatible = "qcom,msm-rng";
			reg = <0x793000 0x1000>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x26a 0x00 0x00 0x01 0x26a 0x00 0x493e0>;
			clocks = <0x1d 0x38>;
			clock-names = "iface_clk";
			phandle = <0x31c>;
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x31d>;
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x00 0x110 0x04>;
			qcom,bam-pipe-pair = <0x02>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,bam-ee = <0x00>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x00 0x00 0x7d 0x200 0x60180 0x60180>;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-hmac-algo;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x1e 0x424 0x11 0x1e 0x434 0x11>;
			phandle = <0x31e>;
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x00 0x110 0x04>;
			qcom,bam-pipe-pair = <0x03>;
			qcom,ce-hw-instance = <0x00>;
			qcom,ce-device = <0x00>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x00>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x00 0x00 0x7d 0x200 0x60180 0x60180>;
			qcom,smmu-s1-enable;
			qcom,no-clock-support;
			iommus = <0x1e 0x426 0x11 0x1e 0x436 0x11>;
			phandle = <0x31f>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0x1e 0x432 0x00 0x1e 0x438 0x01 0x1e 0x43f 0x00>;
				virtual-addr = <0x60000000>;
				virtual-size = <0x40000000>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0x1e 0x433 0x00 0x1e 0x43c 0x01 0x1e 0x43e 0x00>;
				qcom,iommu-vmid = <0x09>;
				qcom,secure-context-bank;
				virtual-addr = <0xa0000000>;
				virtual-size = <0x40000000>;
			};
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		ufsice@1d90000 {
			compatible = "qcom,ice";
			reg = <0x1d90000 0x8000>;
			qcom,enable-ice-clk;
			clock-names = "ufs_core_clk", "bus_clk", "iface_clk", "ice_core_clk";
			clocks = <0x1d 0x67 0x1d 0x65 0x1d 0x66 0x1d 0x6a>;
			qcom,op-freq-hz = <0x00 0x00 0x00 0x11e1a300>;
			vdd-hba-supply = <0x1f>;
			qcom,msm-bus,name = "ufs_ice_noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x2f5 0x00 0x00 0x01 0x2f5 0x3e8 0x00>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,instance-type = "ufs";
			phandle = <0x320>;
		};

		sdcc1ice@7c8000 {
			compatible = "qcom,ice";
			reg = <0x7c8000 0x8000>;
			qcom,enable-ice-clk;
			clock-names = "ice_core_clk_src", "ice_core_clk", "bus_clk", "iface_clk";
			clocks = <0x1d 0x60 0x1d 0x5f 0x1d 0x5c 0x1d 0x5d>;
			qcom,op-freq-hz = <0x11e1a300 0x00 0x00 0x00>;
			qcom,msm-bus,name = "sdcc_ice_noc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x260 0x00 0x00 0x01 0x260 0x3e8 0x00>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,instance-type = "sdcc";
			phandle = <0x321>;
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x00 0x00 0x00 0x00 0x01 0x00>;
			qcom,bark-time = <0x2af8>;
			qcom,pet-time = <0x2490>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
			qcom,scandump-sizes = <0x10100 0x10100 0x10100 0x10100 0x10100 0x10100 0x25900 0x25900>;
			phandle = <0x322>;
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x00 0x1ec 0x04>;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base", "eud_mode_mgr2";
			qcom,secure-eud-en;
			qcom,eud-clock-vote-req;
			clocks = <0x1d 0x80>;
			clock-names = "eud_ahb2phy_clk";
			status = "ok";
			phandle = <0x323>;
		};

		qcom,chd_sliver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058 0x18040058 0x18050058>;
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060 0x18040060 0x18050060>;
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,threshold-arr = <0x18060058 0x18070058>;
			qcom,config-arr = <0x18060060 0x18070060>;
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect-v3";
			qcom,threshold-arr = <0x17e0041c>;
			qcom,config-reg = <0x17e00434>;
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupts = <0x01 0x06 0x04 0x00 0x23 0x04>;
			interrupt-names = "l1-l2-faultirq", "l3-scu-faultirq";
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x00 0x200000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x01>;
			qcom,guard-memory;
		};

		qcom,mss@4080000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x4080000 0x100>;
			clocks = <0x20 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			vdd_cx-supply = <0x21>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			vdd_mss-supply = <0x22>;
			qcom,vdd_mss-uV-uA = <0x181 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx", "vdd_mss";
			qcom,firmware-name = "modem";
			memory-region = <0x23>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sysmon-id = <0x00>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,pas-id = <0x04>;
			qcom,smem-id = <0x1a5>;
			qcom,signal-aop;
			qcom,minidump-id = <0x03>;
			qcom,aux-minidump-ids = <0x04>;
			qcom,complete-ramdump;
			qcom,msm-bus,name = "pil-modem";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x81 0x200 0x00 0x00 0x81 0x200 0x00 0x7cb000>;
			interrupts-extended = <0x01 0x00 0x10a 0x01 0x24 0x00 0x00 0x24 0x01 0x00 0x24 0x02 0x00 0x24 0x03 0x00 0x24 0x07 0x00>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,err-ready", "qcom,proxy-unvote", "qcom,stop-ack", "qcom,shutdown-ack";
			qcom,smem-states = <0x25 0x00 0x25 0x04 0x25 0x05>;
			qcom,smem-state-names = "qcom,force-stop", "qcom,stop-reason-0", "qcom,stop-reason-1";
			mboxes = <0x1c 0x00>;
			mbox-names = "mss-pil";
			phandle = <0x324>;
		};

		qcom,npu@9800000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x9800000 0x800000>;
			qcom,ssctl-instance-id = <0x18>;
			qcom,smem-id = <0x26e>;
			qcom,pas-id = <0x17>;
			qcom,firmware-name = "npu";
			memory-region = <0x26>;
			qcom,smem-states = <0x27 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
		};

		qcom,turing@8300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x8300000 0x100000>;
			vdd_cx-supply = <0x21>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			vdd_mx-supply = <0x28>;
			qcom,vdd_mx-uV-uA = <0x181 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
			clocks = <0x20 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x12>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,minidump-id = <0x07>;
			qcom,sysmon-id = <0x07>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,firmware-name = "cdsp";
			memory-region = <0x29>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,minidump-as-elf32;
			qcom,msm-bus,name = "pil-cdsp";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x9a 0x275c 0x00 0x00 0x9a 0x275c 0x00 0x01>;
			interrupts-extended = <0x01 0x00 0x242 0x01 0x2a 0x00 0x00 0x2a 0x01 0x00 0x2a 0x02 0x00 0x2a 0x03 0x00>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,err-ready", "qcom,proxy-unvote", "qcom,stop-ack";
			qcom,smem-states = <0x2b 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1c 0x00>;
			mbox-names = "cdsp-pil";
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x2c>;
			restrict-access;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,rpc-latency-us = <0x263>;
			qcom,secure-domains = <0x0f>;
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1e 0x1401 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1e 0x1402 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1e 0x1403 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1e 0x1404 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1e 0x1405 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1e 0x1406 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1e 0x1407 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x1e 0x1408 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0x1e 0x1409 0x20>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x1e 0x1003 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x1e 0x1004 0x00>;
				dma-coherent;
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x1e 0x1005 0x00>;
				shared-cb = <0x05>;
				dma-coherent;
			};
		};

		qcom,lpass@62400000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x62400000 0x100>;
			vdd_lpi_cx-supply = <0x2d>;
			qcom,vdd_lpi_cx-uV-uA = <0x181 0x00>;
			vdd_lpi_mx-supply = <0x2e>;
			qcom,vdd_lpi_mx-uV-uA = <0x181 0x00>;
			qcom,proxy-reg-names = "vdd_lpi_cx", "vdd_lpi_mx";
			clocks = <0x20 0x00>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x01>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,minidump-id = <0x05>;
			qcom,sysmon-id = <0x01>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			memory-region = <0x2f>;
			qcom,signal-aop;
			qcom,complete-ramdump;
			qcom,minidump-as-elf32;
			interrupts-extended = <0x01 0x00 0xa2 0x01 0x30 0x00 0x00 0x30 0x01 0x00 0x30 0x02 0x00 0x30 0x03 0x00>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,err-ready", "qcom,proxy-unvote", "qcom,stop-ack";
			qcom,smem-states = <0x31 0x00>;
			qcom,smem-state-names = "qcom,force-stop";
			mboxes = <0x1c 0x00>;
			mbox-names = "adsp-pil";
		};

		qcom,llcc@9200000 {
			compatible = "qcom,llcc-core", "syscon", "simple-mfd";
			reg = <0x9200000 0x450000>;
			reg-names = "llcc_base";
			qcom,llcc-banks-off = <0x00>;
			qcom,llcc-broadcast-off = <0x400000>;

			qcom,atoll-llcc {
				compatible = "qcom,atoll-llcc";
				#cache-cells = <0x01>;
				max-slices = <0x20>;
				cap-based-alloc-and-pwr-collapse;
				phandle = <0x133>;
			};

			qcom,llcc-perfmon {
				compatible = "qcom,llcc-perfmon";
				clocks = <0x1a 0x00>;
				clock-names = "qdss_clk";
			};

			qcom,llcc-erp {
				compatible = "qcom,llcc-erp";
			};

			qcom,llcc-amon {
				compatible = "qcom,llcc-amon";
			};

			llcc_1_dcache {
				qcom,dump-size = <0x6c000>;
				phandle = <0x4e>;
			};
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";

			qcom,l1_i_cache0 {
				qcom,dump-node = <0x32>;
				qcom,dump-id = <0x60>;
			};

			qcom,l1_i_cache100 {
				qcom,dump-node = <0x33>;
				qcom,dump-id = <0x61>;
			};

			qcom,l1_i_cache200 {
				qcom,dump-node = <0x34>;
				qcom,dump-id = <0x62>;
			};

			qcom,l1_i_cache300 {
				qcom,dump-node = <0x35>;
				qcom,dump-id = <0x63>;
			};

			qcom,l1_i_cache400 {
				qcom,dump-node = <0x36>;
				qcom,dump-id = <0x64>;
			};

			qcom,l1_i_cache500 {
				qcom,dump-node = <0x37>;
				qcom,dump-id = <0x65>;
			};

			qcom,l1_i_cache600 {
				qcom,dump-node = <0x38>;
				qcom,dump-id = <0x66>;
			};

			qcom,l1_i_cache700 {
				qcom,dump-node = <0x39>;
				qcom,dump-id = <0x67>;
			};

			qcom,l1_d_cache0 {
				qcom,dump-node = <0x3a>;
				qcom,dump-id = <0x80>;
			};

			qcom,l1_d_cache100 {
				qcom,dump-node = <0x3b>;
				qcom,dump-id = <0x81>;
			};

			qcom,l1_d_cache200 {
				qcom,dump-node = <0x3c>;
				qcom,dump-id = <0x82>;
			};

			qcom,l1_d_cache300 {
				qcom,dump-node = <0x3d>;
				qcom,dump-id = <0x83>;
			};

			qcom,l1_d_cache400 {
				qcom,dump-node = <0x3e>;
				qcom,dump-id = <0x84>;
			};

			qcom,l1_d_cache500 {
				qcom,dump-node = <0x3f>;
				qcom,dump-id = <0x85>;
			};

			qcom,l1_d_cache600 {
				qcom,dump-node = <0x40>;
				qcom,dump-id = <0x86>;
			};

			qcom,l1_d_cache700 {
				qcom,dump-node = <0x41>;
				qcom,dump-id = <0x87>;
			};

			qcom,l1_i_tlb_dump600 {
				qcom,dump-node = <0x42>;
				qcom,dump-id = <0x26>;
			};

			qcom,l1_i_tlb_dump700 {
				qcom,dump-node = <0x43>;
				qcom,dump-id = <0x27>;
			};

			qcom,l1_d_tlb_dump600 {
				qcom,dump-node = <0x44>;
				qcom,dump-id = <0x46>;
			};

			qcom,l1_d_tlb_dump700 {
				qcom,dump-node = <0x45>;
				qcom,dump-id = <0x47>;
			};

			qcom,l2_cache_dump600 {
				qcom,dump-node = <0x0e>;
				qcom,dump-id = <0xc6>;
			};

			qcom,l2_cache_dump700 {
				qcom,dump-node = <0x10>;
				qcom,dump-id = <0xc7>;
			};

			qcom,l2_tlb_dump0 {
				qcom,dump-node = <0x46>;
				qcom,dump-id = <0x120>;
			};

			qcom,l2_tlb_dump100 {
				qcom,dump-node = <0x47>;
				qcom,dump-id = <0x121>;
			};

			qcom,l2_tlb_dump200 {
				qcom,dump-node = <0x48>;
				qcom,dump-id = <0x122>;
			};

			qcom,l2_tlb_dump300 {
				qcom,dump-node = <0x49>;
				qcom,dump-id = <0x123>;
			};

			qcom,l2_tlb_dump400 {
				qcom,dump-node = <0x4a>;
				qcom,dump-id = <0x124>;
			};

			qcom,l2_tlb_dump500 {
				qcom,dump-node = <0x4b>;
				qcom,dump-id = <0x125>;
			};

			qcom,l2_tlb_dump600 {
				qcom,dump-node = <0x4c>;
				qcom,dump-id = <0x126>;
			};

			qcom,l2_tlb_dump700 {
				qcom,dump-node = <0x4d>;
				qcom,dump-id = <0x127>;
			};

			qcom,llcc1_d_cache {
				qcom,dump-node = <0x4e>;
				qcom,dump-id = <0x140>;
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x4f>;

			rpmh {
				qcom,dump-size = <0x2000000>;
				qcom,dump-id = <0xec>;
			};

			rpm_sw {
				qcom,dump-size = <0x28000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x80000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			etf_swao {
				qcom,dump-size = <0x10000>;
				qcom,dump-id = <0xf1>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etfswao_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x102>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};

			etf_lpass {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf4>;
			};

			etflpass_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x104>;
			};
		};

		clocks {

			sleep-clk {
				compatible = "fixed-clock";
				clock-frequency = <0x7d00>;
				clock-output-names = "chip_sleep_clk";
				#clock-cells = <0x01>;
				phandle = <0x325>;
			};
		};

		qcom,rpmh {
			compatible = "qcom,rpmh-clk-atoll";
			mboxes = <0x50 0x00>;
			mbox-names = "apps";
			#clock-cells = <0x01>;
			phandle = <0x20>;
		};

		qcom,aopclk {
			compatible = "qcom,aop-qmp-clk";
			#clock-cells = <0x01>;
			mboxes = <0x1c 0x00>;
			mbox-names = "qdss_clk";
			phandle = <0x1a>;
		};

		qcom,gcc@100000 {
			compatible = "qcom,atoll-gcc", "syscon";
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
			vdd_cx_ao-supply = <0x51>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x1d>;
		};

		qcom,camcc@ad00000 {
			compatible = "qcom,atoll-camcc", "syscon";
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
			vdd_mx-supply = <0x28>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x5a>;
		};

		qcom,dispcc@af00000 {
			compatible = "qcom,atoll-dispcc", "syscon";
			reg = <0xaf00000 0x20000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x5c>;
		};

		qcom,gpucc@5090000 {
			compatible = "qcom,atoll-gpucc", "syscon";
			reg = <0x5090000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
			vdd_mx-supply = <0x28>;
			vdd_gfx-supply = <0x52>;
			qcom,gpu_cc_gx_gfx3d_clk_src-opp-handle = <0x53>;
			qcom,gpu_cc_gmu_clk_src-opp-handle = <0x54>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x59>;
		};

		qcom,npucc@9980000 {
			compatible = "qcom,atoll-npucc", "syscon";
			reg = <0x9980000 0x10000 0x9800000 0x10000 0x9810000 0x10000 0x7841e0 0x08>;
			reg-names = "cc", "qdsp6ss", "qdsp6ss_pll", "efuse";
			npu_gdsc-supply = <0x55>;
			vdd_cx-supply = <0x21>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x5d>;
		};

		qcom,videocc@ab00000 {
			compatible = "qcom,atoll-videocc", "syscon";
			reg = <0xab00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
			#clock-cells = <0x01>;
			#reset-cells = <0x01>;
			phandle = <0x5b>;
		};

		qcom,cpucc@18321000 {
			compatible = "qcom,clk-cpu-osm-atoll";
			reg = <0x18321000 0x1400 0x18323000 0x1400 0x18325800 0x1400>;
			reg-names = "osm_l3_base", "osm_pwrcl_base", "osm_perfcl_base";
			l3-devs = <0x56 0x57 0x58>;
			#clock-cells = <0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			phandle = <0xd5>;

			qcom,limits-dcvs@18358800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x20 0x04>;
				qcom,affinity = <0x00>;
				reg = <0x18358800 0x1000 0x18323000 0x1000>;
				#thermal-sensor-cells = <0x00>;
				phandle = <0x05>;
			};

			qcom,limits-dcvs@18350800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x00 0x21 0x04>;
				qcom,affinity = <0x01>;
				reg = <0x18350800 0x1000 0x18325800 0x1000>;
				#thermal-sensor-cells = <0x00>;
				phandle = <0x0f>;
			};
		};

		syscon@182a0018 {
			compatible = "syscon";
			reg = <0x182a0018 0x04>;
			phandle = <0x5e>;
		};

		syscon@90b0000 {
			compatible = "syscon";
			reg = <0x90b0000 0x100>;
			phandle = <0x5f>;
		};

		qcom,cc-debug {
			compatible = "qcom,atoll-debugcc";
			qcom,cc-count = <0x08>;
			qcom,gcc = <0x1d>;
			qcom,gpucc = <0x59>;
			qcom,camcc = <0x5a>;
			qcom,videocc = <0x5b>;
			qcom,dispcc = <0x5c>;
			qcom,npucc = <0x5d>;
			qcom,cpucc = <0x5e>;
			qcom,mccc = <0x5f>;
			clocks = <0x20 0x00>;
			clock-names = "xo_clk_src";
			#clock-cells = <0x01>;
			phandle = <0x326>;
		};

		syscon@01F40000 {
			compatible = "syscon";
			reg = <0x1f40000 0x20000>;
			phandle = <0x60>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0x60 0x00 0x1000>;
			#hwlock-cells = <0x01>;
			phandle = <0x62>;
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,smem {
			compatible = "qcom,smem";
			memory-region = <0x61>;
			hwlocks = <0x62 0x03>;
			phandle = <0x327>;
		};

		mailbox@17C00000 {
			compatible = "qcom,atoll-apcs-hmss-global";
			reg = <0x17c00000 0x10000>;
			#mbox-cells = <0x01>;
			phandle = <0x63>;
		};

		mailbox@17C00010 {
			compatible = "qcom,atoll-apcs-hmss-ipc2";
			reg = <0x17c00010 0x04>;
			#mbox-cells = <0x01>;
			phandle = <0x286>;
		};

		qcom,glink {
			compatible = "qcom,glink";
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;

			modem {
				qcom,remote-pid = <0x01>;
				transport = "smem";
				mboxes = <0x63 0x0c>;
				mbox-names = "mpss_smem";
				interrupts = <0x00 0x1c1 0x01>;
				label = "modem";
				qcom,glink-label = "mpss";
				phandle = <0x66>;

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x02>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x64 0x65>;
				};
			};

			adsp {
				qcom,remote-pid = <0x02>;
				transport = "smem";
				mboxes = <0x63 0x08>;
				mbox-names = "adsp_smem";
				interrupts = <0x00 0x9c 0x01>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0x64>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x66 0x65>;
				};
			};

			cdsp {
				qcom,remote-pid = <0x05>;
				transport = "smem";
				mboxes = <0x63 0x04>;
				mbox-names = "cdsp_smem";
				interrupts = <0x00 0x23e 0x01>;
				label = "cdsp";
				qcom,glink-label = "cdsp";
				phandle = <0x65>;

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0x0c>;

					qcom,cdsp-cdsp-l3-gov {
						compatible = "qcom,cdsp-l3";
						qcom,target-dev = <0x58>;
					};

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-latency-us = <0x2c>;
						qcom,qos-maxhold-ms = <0x14>;
						qcom,compute-cx-limit-en;
						qcom,compute-priority-mode = <0x02>;
						phandle = <0x328>;
					};
				};

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x66 0x67 0x64>;
				};
			};

			npu {
				transport = "smem";
				qcom,remote-pid = <0x0a>;
				mboxes = <0x68 0x04>;
				mbox-names = "npu_smem";
				interrupts = <0x00 0x24b 0x01>;
				label = "npu";
				qcom,glink-label = "npu";
				phandle = <0x67>;

				qcom,npu_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x05 0x2000 0x03 0x4400 0x02>;
				};

				qcom,npu_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x65>;
				};
			};

			wdsp {
				transport = "spi";
				tx-descriptors = <0x12000 0x12004>;
				rx-descriptors = <0x1200c 0x12010>;
				label = "wdsp";
				qcom,glink-label = "wdsp";
				phandle = <0x329>;

				qcom,wdsp_ctrl {
					qcom,glink-channels = "g_glink_ctrl";
					qcom,intents = <0x400 0x01>;
				};

				qcom,wdsp_ild {
					qcom,glink-channels = "g_glink_persistent_data_ild";
				};

				qcom,wdsp_nild {
					qcom,glink-channels = "g_glink_persistent_data_nild";
				};

				qcom,wdsp_data {
					qcom,glink-channels = "g_glink_audio_data";
					qcom,intents = <0x1000 0x02>;
				};

				qcom,diag_data {
					qcom,glink-channels = "DIAG_DATA";
					qcom,intents = <0x4000 0x02>;
				};

				qcom,diag_ctrl {
					qcom,glink-channels = "DIAG_CTRL";
					qcom,intents = <0x4000 0x01>;
				};

				qcom,diag_cmd {
					qcom,glink-channels = "DIAG_CMD";
					qcom,intents = <0x4000 0x01>;
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0x69 0x00>;
			interrupt-parent = <0x6a>;
			interrupts = <0x00 0x00>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupts = <0x00 0x1c3 0x01>;
			mboxes = <0x63 0x0e>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x01>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x25>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x24>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x7a>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x7b>;
			};

			qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0xcd>;
			};
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupts = <0x00 0x9e 0x01>;
			mboxes = <0x63 0x0a>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x02>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x31>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x30>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x2f1>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x2f2>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x69>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x6a>;
			};
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupts = <0x00 0x240 0x01>;
			mboxes = <0x63 0x06>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x05>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x2b>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x2a>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x2f3>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x2f4>;
			};
		};

		qcom,smp2p-npu {
			compatible = "qcom,smp2p";
			qcom,smem = <0x269 0x268>;
			interrupts = <0x00 0x24d 0x01>;
			mboxes = <0x68 0x06>;
			qcom,local-pid = <0x00>;
			qcom,remote-pid = <0x0a>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x01>;
				phandle = <0x27>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x32a>;
			};
		};

		qcom,qmp-aop@c300000 {
			compatible = "qcom,qmp-mbox";
			reg = <0xc300000 0x1000 0x17c0000c 0x04>;
			reg-names = "msgram", "irq-reg-base";
			qcom,irq-mask = <0x01>;
			interrupts = <0x00 0x185 0x01>;
			label = "aop";
			qcom,early-boot;
			priority = <0x00>;
			mbox-desc-offset = <0x00>;
			#mbox-cells = <0x01>;
			phandle = <0x1c>;
		};

		qcom,spmi@c440000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
			interrupt-names = "periph_irq";
			interrupts = <0x00 0x1e1 0x00>;
			qcom,ee = <0x00>;
			qcom,channel = <0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			interrupt-controller;
			#interrupt-cells = <0x04>;
			cell-index = <0x00>;
			phandle = <0x32b>;

			qcom,pm6150@0 {
				compatible = "qcom,spmi-pmic";
				reg = <0x00 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x6b>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					interrupts = <0x00 0x08 0x00 0x00 0x00 0x08 0x01 0x00 0x00 0x08 0x04 0x00 0x00 0x08 0x05 0x00>;
					interrupt-names = "kpdpwr", "resin", "resin-bark", "kpdpwr-resin-bark";
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,kpdpwr-sw-debounce;
					qcom,system-reset;
					qcom,store-hard-reset-reason;
					qcom,s3-debounce = <0x80>;

					qcom,pon_1 {
						qcom,pon-type = <0x00>;
						qcom,pull-up;
						linux,code = <0x74>;
						qcom,support-reset = <0x00>;
					};

					qcom,pon_2 {
						qcom,pon-type = <0x01>;
						qcom,pull-up;
						linux,code = <0x72>;
						qcom,support-reset = <0x00>;
					};

					qcom,pon_3 {
						qcom,pon-type = <0x03>;
						qcom,support-reset = <0x01>;
						qcom,pull-up = <0x01>;
						qcom,s1-timer = <0x1a40>;
						qcom,s2-timer = <0x3e8>;
						qcom,s2-type = <0x08>;
						qcom,use-bark;
					};
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc5";
					reg = <0x3100 0x100 0x3700 0x100>;
					reg-names = "adc5-usr-base", "adc5-cal-base";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x00 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-vdd-reference = <0x753>;
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					qcom,pmic-revid = <0x6b>;
					pinctrl-names = "default";
					pinctrl-0 = <0x6c 0x6d>;
					phandle = <0x6e>;

					ref_gnd {
						reg = <0x00>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vref_1p25 {
						reg = <0x01>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					die_temp {
						reg = <0x06>;
						label = "die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vph_pwr {
						reg = <0x83>;
						label = "vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					vbat_sns {
						reg = <0x84>;
						label = "vbat_sns";
						qcom,pre-scaling = <0x01 0x03>;
					};

					vcoin {
						reg = <0x85>;
						label = "vcoin";
						qcom,pre-scaling = <0x01 0x03>;
					};

					usb_in_i_uv {
						reg = <0x07>;
						label = "usb_in_i_uv";
						qcom,pre-scaling = <0x01 0x01>;
					};

					usb_in_v_div_16 {
						reg = <0x08>;
						label = "usb_in_v_div_16";
						qcom,pre-scaling = <0x01 0x10>;
					};

					chg_temp {
						reg = <0x09>;
						label = "chg_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					bat_therm {
						reg = <0x4a>;
						label = "bat_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					bat_therm_30k {
						reg = <0x2a>;
						label = "bat_therm_30k";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					bat_therm_400k {
						reg = <0x6a>;
						label = "bat_therm_400k";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					bat_id {
						reg = <0x4b>;
						label = "bat_id";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					xo_therm {
						reg = <0x4c>;
						label = "xo_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					chg_sbux {
						reg = <0x99>;
						label = "chg_sbux";
						qcom,pre-scaling = <0x01 0x03>;
					};

					mid_chg_div6 {
						reg = <0x1e>;
						label = "chg_mid";
						qcom,pre-scaling = <0x01 0x06>;
					};

					v_i_int_ext {
						reg = <0xb0>;
						label = "v_i_int_vbat_vdata";
						qcom,pre-scaling = <0x01 0x01>;
					};

					v_i_parallel {
						reg = <0xb4>;
						label = "v_i_parallel_vbat_vdata";
						qcom,pre-scaling = <0x01 0x01>;
					};

					smb1390_therm {
						reg = <0x0e>;
						label = "smb1390_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					chg_skin_therm {
						reg = <0x4d>;
						label = "chg_skin_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					conn_therm {
						reg = <0x4f>;
						label = "conn_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					nvm_therm {
						reg = <0x52>;
						label = "nvm_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					sdm_skin_therm {
						reg = <0x53>;
						label = "sdm_skin_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					ap_therm {
						reg = <0x4e>;
						label = "ap_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					bat_thm {
						label = "bat_thm";
						reg = <0x4f>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
					};

					chg_thm {
						label = "chg_thm";
						reg = <0x4d>;
						qcom,pre-scaling = <0x01 0x01>;
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
					};
				};

				adc_tm@3500 {
					compatible = "qcom,adc-tm5";
					reg = <0x3500 0x100>;
					interrupts = <0x00 0x35 0x00 0x01>;
					interrupt-names = "thr-int-en";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					io-channels = <0x6e 0x4c 0x6e 0x4d 0x6e 0x4f 0x6e 0x53>;
					phandle = <0xa7>;

					xo_therm {
						reg = <0x4c>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					chg_skin_therm {
						reg = <0x4d>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					conn_therm {
						reg = <0x4f>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					sdm_skin_therm {
						reg = <0x53>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};

				qcom,misc@900 {
					compatible = "qcom,qpnp-misc";
					reg = <0x900 0x100>;
					phandle = <0x32c>;
				};

				qcom,qpnp-smb5 {
					compatible = "qcom,qpnp-smb5";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					#cooling-cells = <0x02>;
					qcom,pmic-revid = <0x6b>;
					io-channels = <0x6e 0x08 0x6e 0x07 0x6e 0x09 0x6e 0x06 0x6e 0x4f 0x6e 0x99 0x6e 0x83>;
					io-channel-names = "usb_in_voltage", "usb_in_current", "chg_temp", "die_temp", "conn_temp", "sbux_res", "vph_voltage";
					qcom,battery-data = <0x50c>;
					qcom,auto-recharge-soc = <0x62>;
					qcom,step-charging-enable;
					qcom,sw-jeita-enable;
					qcom,fcc-stepping-enable;
					qcom,suspend-input-on-debug-batt;
					qcom,sec-charger-config = <0x03>;
					qcom,thermal-mitigation = <0x401640 0x3567e0 0x2dc6c0 0x2625a0 0x1e8480 0x16e360 0xf4240 0x7a120>;
					dpdm-supply = <0x70>;
					qcom,charger-temp-max = <0x320>;
					qcom,smb-temp-max = <0x320>;
					qcom,fcc-step-delay-ms = <0x64>;
					qcom,fcc-step-size-ua = <0x186a0>;
					qcom,disable-sw-thermal-regulation;
					qcom,disable-fcc-restriction;
					qcom,smb-internal-pull-kohm = <0x00>;
					phandle = <0x99>;

					qcom,chgr@1000 {
						reg = <0x1000 0x100>;
						interrupts = <0x00 0x10 0x00 0x01 0x00 0x10 0x01 0x01 0x00 0x10 0x02 0x01 0x00 0x10 0x03 0x01 0x00 0x10 0x04 0x01 0x00 0x10 0x05 0x01 0x00 0x10 0x06 0x01 0x00 0x10 0x07 0x01>;
						interrupt-names = "chgr-error", "chg-state-change", "step-chg-state-change", "step-chg-soc-update-fail", "step-chg-soc-update-req", "fg-fvcal-qualified", "vph-alarm", "vph-drop-prechg";
					};

					qcom,dcdc@1100 {
						reg = <0x1100 0x100>;
						interrupts = <0x00 0x11 0x00 0x01 0x00 0x11 0x01 0x01 0x00 0x11 0x02 0x01 0x00 0x11 0x03 0x03 0x00 0x11 0x04 0x03 0x00 0x11 0x05 0x03 0x00 0x11 0x06 0x01 0x00 0x11 0x07 0x03>;
						interrupt-names = "otg-fail", "otg-oc-disable-sw", "otg-oc-hiccup", "bsm-active", "high-duty-cycle", "input-current-limiting", "concurrent-mode-disable", "switcher-power-ok";
					};

					qcom,batif@1200 {
						reg = <0x1200 0x100>;
						interrupts = <0x00 0x12 0x00 0x01 0x00 0x12 0x02 0x03 0x00 0x12 0x03 0x03 0x00 0x12 0x04 0x03 0x00 0x12 0x05 0x03 0x00 0x12 0x06 0x03 0x00 0x12 0x07 0x03>;
						interrupt-names = "bat-temp", "bat-ov", "bat-low", "bat-therm-or-id-missing", "bat-terminal-missing", "buck-oc", "vph-ov";
					};

					qcom,usb@1300 {
						reg = <0x1300 0x100>;
						interrupts = <0x00 0x13 0x00 0x03 0x00 0x13 0x01 0x03 0x00 0x13 0x02 0x03 0x00 0x13 0x03 0x03 0x00 0x13 0x04 0x03 0x00 0x13 0x05 0x01 0x00 0x13 0x06 0x01 0x00 0x13 0x07 0x01>;
						interrupt-names = "usbin-collapse", "usbin-vashdn", "usbin-uv", "usbin-ov", "usbin-plugin", "usbin-revi-change", "usbin-src-change", "usbin-icl-change";
					};

					qcom,dc@1400 {
						reg = <0x1400 0x100>;
						interrupts = <0x00 0x14 0x01 0x03 0x00 0x14 0x02 0x03 0x00 0x14 0x03 0x03 0x00 0x14 0x04 0x03 0x00 0x14 0x05 0x01 0x00 0x14 0x06 0x01 0x00 0x14 0x07 0x01>;
						interrupt-names = "dcin-vashdn", "dcin-uv", "dcin-ov", "dcin-plugin", "dcin-revi", "dcin-pon", "dcin-en";
					};

					qcom,typec@1500 {
						reg = <0x1500 0x100>;
						interrupts = <0x00 0x15 0x00 0x01 0x00 0x15 0x01 0x01 0x00 0x15 0x02 0x01 0x00 0x15 0x03 0x01 0x00 0x15 0x04 0x01 0x00 0x15 0x05 0x01 0x00 0x15 0x06 0x01 0x00 0x15 0x07 0x01>;
						interrupt-names = "typec-or-rid-detect-change", "typec-vpd-detect", "typec-cc-state-change", "typec-vconn-oc", "typec-vbus-change", "typec-attach-detach", "typec-legacy-cable-detect", "typec-try-snk-src-detect";
					};

					qcom,misc@1600 {
						reg = <0x1600 0x100>;
						interrupts = <0x00 0x16 0x00 0x01 0x00 0x16 0x01 0x01 0x00 0x16 0x02 0x01 0x00 0x16 0x03 0x01 0x00 0x16 0x04 0x03 0x00 0x16 0x05 0x01 0x00 0x16 0x06 0x01 0x00 0x16 0x07 0x01>;
						interrupt-names = "wdog-snarl", "wdog-bark", "aicl-fail", "aicl-done", "smb-en", "imp-trigger", "temp-change", "temp-change-smb";
					};

					qcom,sdam@b100 {
						reg = <0xb100 0x100>;
						interrupts = <0x00 0xb1 0x01 0x01>;
						interrupt-names = "sdam-sts";
					};

					qcom,smb5-vbus {
						regulator-name = "smb5-vbus";
						phandle = <0x72>;
					};

					qcom,smb5-vconn {
						regulator-name = "smb5-vconn";
						phandle = <0x73>;
					};
				};

				qcom,usb-pdphy@1700 {
					compatible = "qcom,qpnp-pdphy";
					reg = <0x1700 0x100>;
					vdd-pdphy-supply = <0x71>;
					vbus-supply = <0x72>;
					vconn-supply = <0x73>;
					interrupts = <0x00 0x17 0x00 0x01 0x00 0x17 0x01 0x01 0x00 0x17 0x02 0x01 0x00 0x17 0x03 0x01 0x00 0x17 0x04 0x01 0x00 0x17 0x05 0x01 0x00 0x17 0x06 0x01 0x00 0x17 0x07 0x01>;
					interrupt-names = "sig-tx", "sig-rx", "msg-tx", "msg-rx", "msg-tx-failed", "msg-tx-discarded", "msg-rx-discarded", "fr-swap";
					qcom,default-sink-caps = <0x1388 0xbb8 0x2328 0xbb8 0x2ee0 0x8ca>;
					phandle = <0x2ed>;
				};

				qpnp,qg {
					compatible = "qcom,qpnp-qg";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qcom,vbatt-cutoff-mv = <0xc80>;
					qcom,vbatt-low-mv = <0xce4>;
					qcom,vbatt-low-cold-mv = <0xe74>;
					qcom,vbatt-empty-mv = <0xbb8>;
					qcom,vbatt-empty-cold-mv = <0xbb8>;
					qcom,s3-entry-fifo-length = <0x02>;
					qcom,s3-entry-ibat-ua = <0x3a98>;
					qcom,s3-exit-ibat-ua = <0x88b8>;
					qcom,pmic-revid = <0x6b>;
					io-channels = <0x6e 0x4a 0x6e 0x4b>;
					io-channel-names = "batt-therm", "batt-id";
					qcom,battery-data = <0x50c>;
					qcom,qg-iterm-ma = <0x64>;
					qcom,hold-soc-while-full;
					qcom,linearize-soc;
					qcom,cl-feedback-on;
					phandle = <0x32d>;

					qcom,qgauge@4800 {
						status = "okay";
						reg = <0x4800 0x100>;
						interrupts = <0x00 0x48 0x00 0x03 0x00 0x48 0x01 0x03 0x00 0x48 0x02 0x01 0x00 0x48 0x03 0x01 0x00 0x48 0x04 0x01>;
						interrupt-names = "qg-batt-missing", "qg-vbat-low", "qg-vbat-empty", "qg-fifo-done", "qg-good-ocv";
					};

					qcom,qg-sdam@b600 {
						status = "okay";
						reg = <0xb600 0x100>;
					};
				};

				bcl@1d00 {
					compatible = "qcom,bcl-v5";
					reg = <0x1d00 0x100>;
					interrupts = <0x00 0x1d 0x00 0x00 0x00 0x1d 0x01 0x00 0x00 0x1d 0x02 0x00>;
					interrupt-names = "bcl-lvl0", "bcl-lvl1", "bcl-lvl2";
					#thermal-sensor-cells = <0x01>;
					phandle = <0x9b>;
				};

				bcl-soc {
					compatible = "qcom,msm-bcl-soc";
					#thermal-sensor-cells = <0x00>;
					phandle = <0x9f>;
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x00 0x24 0x00 0x01>;
					#thermal-sensor-cells = <0x00>;
					qcom,temperature-threshold-set = <0x01>;
					phandle = <0x97>;
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00 0x100>;
					#clock-cells = <0x01>;
					qcom,num-clkdivs = <0x01>;
					clock-output-names = "pm6150_div_clk1";
					clocks = <0x20 0x00>;
					clock-names = "xo";
					assigned-clocks = <0x74 0x01>;
					assigned-clock-rates = <0x124f800>;
					phandle = <0x74>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xa00>;
					interrupts = <0x00 0xc0 0x00 0x00 0x00 0xc1 0x00 0x00 0x00 0xc2 0x00 0x00 0x00 0xc3 0x00 0x00 0x00 0xc4 0x00 0x00 0x00 0xc6 0x00 0x00 0x00 0xc7 0x00 0x00 0x00 0xc9 0x00 0x00>;
					interrupt-names = "pm6150_gpio1", "pm6150_gpio2", "pm6150_gpio3", "pm6150_gpio4", "pm6150_gpio5", "pm6150_gpio7", "pm6150_gpio8", "pm6150_gpio10";
					gpio-controller;
					#gpio-cells = <0x02>;
					qcom,gpios-disallowed = <0x06 0x09>;
					phandle = <0x32e>;

					afc_switch {

						gpio1_afc_switch_default {
							pins = "gpio1";
							function = "normal";
							power-source = <0x00>;
							output-low;
							input-disable;
							phandle = <0x32f>;
						};
					};

					nvm_therm {

						nvm_therm_default {
							pins = "gpio1";
							bias-high-impedance;
							phandle = <0x6c>;
						};
					};

					sdm_skin_therm {

						sdm_skin_therm_default {
							pins = "gpio8";
							bias-high-impedance;
							phandle = <0x6d>;
						};
					};

					pmx_sde_ub_det {

						sde_ub_det_default {
							pins = "gpio5";
							function = "normal";
							input-enable;
							power-source = <0x01>;
							bias-disable;
							phandle = <0x503>;
						};
					};

					hall {

						hall_default {
							pins = "gpio10";
							function = "normal";
							output-disable;
							input-enable;
							bias-disable;
							power-source = <0x00>;
							phandle = <0x5a0>;
						};
					};
				};

				qcom,pm6150_rtc {
					compatible = "qcom,qpnp-rtc";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					qcom,qpnp-rtc-write = <0x00>;
					qcom,qpnp-rtc-alarm-pwrup = <0x00>;
					phandle = <0x330>;

					qcom,pm6150_rtc_rw@6000 {
						reg = <0x6000 0x100>;
					};

					qcom,pm6150_rtc_alarm@6100 {
						reg = <0x6100 0x100>;
						interrupts = <0x00 0x61 0x01 0x00>;
					};
				};

				adc_tm@3400 {
					compatible = "qcom,adc-tm5-iio";
					reg = <0x3400 0x100>;
					#thermal-sensor-cells = <0x01>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					io-channels = <0x6e 0x52>;
					phandle = <0xa8>;

					nvm_therm {
						reg = <0x52>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};
			};

			qcom,pm6150@1 {
				compatible = "qcom,spmi-pmic";
				reg = <0x01 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				qcom,vibrator@5300 {
					compatible = "qcom,qpnp-vibrator-ldo";
					reg = <0x5300 0x100>;
					qcom,vib-ldo-volt-uv = <0x325aa0>;
					qcom,disable-overdrive;
					phandle = <0x331>;
				};
			};

			qcom,pm6150l@4 {
				compatible = "qcom,spmi-pmic";
				reg = <0x04 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					phandle = <0x78>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,spmi-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x04 0x24 0x00 0x01>;
					#thermal-sensor-cells = <0x00>;
					qcom,temperature-threshold-set = <0x01>;
					phandle = <0xa1>;
				};

				bcl@3d00 {
					compatible = "qcom,bcl-v5";
					reg = <0x3d00 0x100>;
					interrupts = <0x04 0x3d 0x00 0x00 0x04 0x3d 0x01 0x00 0x04 0x3d 0x02 0x00>;
					interrupt-names = "bcl-lvl0", "bcl-lvl1", "bcl-lvl2";
					#thermal-sensor-cells = <0x01>;
					phandle = <0xa4>;
				};

				vadc@3100 {
					compatible = "qcom,spmi-adc5";
					reg = <0x3100 0x100>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					interrupts = <0x04 0x31 0x00 0x01>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-vdd-reference = <0x753>;
					#io-channel-cells = <0x01>;
					io-channel-ranges;
					pinctrl-names = "default";
					pinctrl-0 = <0x75>;
					phandle = <0x76>;

					ref_gnd {
						reg = <0x00>;
						label = "ref_gnd";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vref_1p25 {
						reg = <0x01>;
						label = "vref_1p25";
						qcom,pre-scaling = <0x01 0x01>;
					};

					die_temp {
						reg = <0x06>;
						label = "die_temp";
						qcom,pre-scaling = <0x01 0x01>;
					};

					vph_pwr {
						reg = <0x83>;
						label = "vph_pwr";
						qcom,pre-scaling = <0x01 0x03>;
					};

					rid_adc {
						reg = <0x15>;
						label = "rid_adc";
						qcom,pre-scaling = <0x01 0x01>;
						qcom,hw-settle-time = <0x2bc>;
						qcom,decimation = <0x348>;
						qcom,avg-samples = <0x04>;
					};

					quiet_therm {
						reg = <0x4d>;
						label = "quiet_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pa_therm0 {
						reg = <0x4e>;
						label = "pa_therm0";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					camera_flash_therm {
						reg = <0x52>;
						label = "camera_flash_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pa_therm1 {
						reg = <0x4f>;
						label = "pa_therm1";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					pa_therm {
						reg = <0x4e>;
						label = "pa_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};

					wf_therm {
						reg = <0x4f>;
						label = "wf_therm";
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x01 0x01>;
					};
				};

				adc_tm@3500 {
					compatible = "qcom,adc-tm5";
					reg = <0x3500 0x100>;
					interrupts = <0x04 0x35 0x00 0x01>;
					interrupt-names = "thr-int-en";
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					#thermal-sensor-cells = <0x01>;
					io-channels = <0x76 0x4d 0x76 0x4e 0x76 0x4f 0x76 0x52>;
					phandle = <0xa9>;

					quiet_therm {
						reg = <0x4d>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					pa_therm0 {
						reg = <0x4e>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					camera_flash_therm {
						reg = <0x52>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};

					pa_therm1 {
						reg = <0x4f>;
						qcom,ratiometric;
						qcom,hw-settle-time = <0xc8>;
					};
				};

				clock-controller@5b00 {
					compatible = "qcom,spmi-clkdiv";
					reg = <0x5b00 0x100>;
					#clock-cells = <0x01>;
					qcom,num-clkdivs = <0x01>;
					clock-output-names = "pm6150l_div_clk1";
					clocks = <0x20 0x00>;
					clock-names = "xo";
					assigned-clocks = <0x77 0x01>;
					assigned-clock-rates = <0x927c00>;
					phandle = <0x77>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0xc00>;
					interrupts = <0x04 0xc0 0x00 0x00 0x04 0xc1 0x00 0x00 0x04 0xc2 0x00 0x00 0x04 0xc3 0x00 0x00 0x04 0xc4 0x00 0x00 0x04 0xc5 0x00 0x00 0x04 0xc6 0x00 0x00 0x04 0xc7 0x00 0x00 0x04 0xc8 0x00 0x00 0x04 0xc9 0x00 0x00 0x04 0xca 0x00 0x00 0x04 0xcb 0x00 0x00>;
					interrupt-names = "pm6150l_gpio1", "pm6150l_gpio2", "pm6150l_gpio3", "pm6150l_gpio4", "pm6150l_gpio5", "pm6150l_gpio6", "pm6150l_gpio7", "pm6150l_gpio8", "pm6150l_gpio9", "pm6150l_gpio10", "pm6150l_gpio11", "pm6150l_gpio12";
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x2e9>;

					rid_adc_irq {

						rid_adc_irq_default {
							pins = "gpio9";
							function = "normal";
							bias-disable;
							power-source = <0x01>;
							input-enable;
							phandle = <0x332>;
						};
					};

					gpio11_dig_out {

						gpio11_dig_out_default {
							pins = "gpio11";
							function = "normal";
							power-source = <0x00>;
							input-disable;
							phandle = <0x333>;
						};
					};

					disp_pins {

						disp_pins_default {
							pins = "gpio3";
							function = "func1";
							qcom,drive-strength = <0x02>;
							power-source = <0x00>;
							bias-disable;
							output-low;
							phandle = <0x2ff>;
						};
					};

					camera_flash_therm {

						camera_flash_therm_default {
							pins = "gpio5";
							bias-high-impedance;
							phandle = <0x75>;
						};
					};

					key_vol_up {

						key_vol_up_default {
							pins = "gpio8";
							function = "normal";
							input-enable;
							bias-pull-up;
							power-source = <0x00>;
							phandle = <0x55e>;
						};
					};

					grip_int_active {
						pins = "gpio5";
						function = "normal";
						power-source = <0x00>;
						input-enable;
						bias-disable;
						phandle = <0x5a2>;
					};

					grip_int_suspend {
						pins = "gpio5";
						function = "normal";
						power-source = <0x00>;
						input-enable;
						bias-disable;
						phandle = <0x5c3>;
					};

					pmx_sde_fg_err {

						sde_fg_err_default {
							pins = "gpio3";
							function = "normal";
							input-enable;
							power-source = <0x00>;
							bias-disable;
							phandle = <0x504>;
						};
					};
				};
			};

			qcom,pm6150l@5 {
				compatible = "qcom,spmi-pmic";
				reg = <0x05 0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x01>;

				qcom,lcdb@ec00 {
					compatible = "qcom,qpnp-lcdb-regulator";
					#address-cells = <0x01>;
					#size-cells = <0x01>;
					reg = <0xec00 0x100>;
					interrupts = <0x05 0xec 0x01 0x01>;
					interrupt-names = "sc-irq";
					qcom,pmic-revid = <0x78>;
					qcom,voltage-step-ramp;
					status = "disabled";
					phandle = <0x334>;

					ldo {
						label = "ldo";
						regulator-name = "lcdb_ldo";
						regulator-min-microvolt = "", "=\t";
						regulator-max-microvolt = <0x5b8d80>;
						phandle = <0x303>;
					};

					ncp {
						label = "ncp";
						regulator-name = "lcdb_ncp";
						regulator-min-microvolt = "", "=\t";
						regulator-max-microvolt = <0x5b8d80>;
						phandle = <0x304>;
					};

					bst {
						label = "bst";
						regulator-name = "lcdb_bst";
						regulator-min-microvolt = <0x47b760>;
						regulator-max-microvolt = <0x5fbfb8>;
						phandle = <0x335>;
					};
				};

				qcom,leds@d300 {
					compatible = "qcom,qpnp-flash-led-v2";
					status = "okay";
					reg = <0xd300 0x100>;
					label = "flash";
					interrupts = <0x05 0xd3 0x00 0x01 0x05 0xd3 0x03 0x01 0x05 0xd3 0x04 0x01>;
					interrupt-names = "led-fault-irq", "all-ramp-down-done-irq", "all-ramp-up-done-irq";
					qcom,hdrm-auto-mode;
					qcom,short-circuit-det;
					qcom,open-circuit-det;
					qcom,vph-droop-det;
					qcom,thermal-derate-en;
					qcom,thermal-derate-current = <0xc8 0x1f4 0x3e8>;
					qcom,isc-delay = <0xc0>;
					qcom,pmic-revid = <0x78>;
					phandle = <0x336>;

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,max-current = <0x5dc>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,id = <0x00>;
						qcom,current-ma = <0x3e8>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x337>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,max-current = <0x5dc>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,id = <0x01>;
						qcom,current-ma = <0x3e8>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x338>;
					};

					qcom,flash_2 {
						label = "flash";
						qcom,led-name = "led:flash_2";
						qcom,max-current = <0x2ee>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,id = <0x02>;
						qcom,current-ma = <0x1f4>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						status = "disabled";
						phandle = <0x339>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0x00>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x33a>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,id = <0x01>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						phandle = <0x33b>;
					};

					qcom,torch_2 {
						label = "torch";
						qcom,led-name = "led:torch_2";
						qcom,max-current = <0x1f4>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,id = <0x02>;
						qcom,current-ma = <0x12c>;
						qcom,ires-ua = <0x30d4>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						status = "disabled";
						phandle = <0x33c>;
					};

					qcom,led_switch_0 {
						label = "switch";
						qcom,led-name = "led:switch_0";
						qcom,led-mask = <0x01>;
						qcom,default-led-trigger = "switch0_trigger";
						phandle = <0x33d>;
					};

					qcom,led_switch_1 {
						label = "switch";
						qcom,led-name = "led:switch_1";
						qcom,led-mask = <0x02>;
						qcom,default-led-trigger = "switch1_trigger";
						phandle = <0x33e>;
					};

					qcom,led_switch_2 {
						label = "switch";
						qcom,led-name = "led:switch_2";
						qcom,led-mask = <0x03>;
						qcom,default-led-trigger = "switch2_trigger";
						phandle = <0x33f>;
					};
				};

				qcom,wled@d800 {
					compatible = "qcom,pm6150l-spmi-wled";
					reg = <0xd800 0x100 0xd900 0x100>;
					reg-names = "wled-ctrl-base", "wled-sink-base";
					label = "backlight";
					interrupts = <0x05 0xd8 0x01 0x01 0x05 0xd8 0x04 0x03 0x05 0xd8 0x05 0x03>;
					interrupt-names = "ovp-irq", "pre-flash-irq", "flash-irq";
					qcom,pmic-revid = <0x78>;
					qcom,auto-calibration;
					status = "disabled";
					phandle = <0x340>;

					qcom,wled-flash {
						label = "flash";
						qcom,default-led-trigger = "wled_flash";
						phandle = <0x341>;
					};

					qcom,wled-torch {
						label = "torch";
						qcom,default-led-trigger = "wled_torch";
						qcom,wled-torch-timer = <0x4b0>;
						phandle = <0x342>;
					};

					qcom,wled-switch {
						label = "switch";
						qcom,default-led-trigger = "wled_switch";
						phandle = <0x343>;
					};
				};

				qcom,pwms@b100 {
					compatible = "qcom,pwm-lpg";
					reg = <0xb100 0x300 0xb000 0x100>;
					reg-names = "lpg-base", "lut-base";
					#pwm-cells = <0x02>;
					qcom,num-lpg-channels = <0x03>;
					qcom,lut-patterns = <0x00 0x0a 0x14 0x1e 0x28 0x32 0x3c 0x46 0x50 0x5a 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0x0a 0x00>;
					phandle = <0x79>;

					lpg1 {
						qcom,lpg-chan-id = <0x01>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x02>;
						qcom,ramp-pause-lo-count = <0x02>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
					};

					lpg2 {
						qcom,lpg-chan-id = <0x02>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x02>;
						qcom,ramp-pause-lo-count = <0x02>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
					};

					lpg3 {
						qcom,lpg-chan-id = <0x03>;
						qcom,ramp-step-ms = <0x64>;
						qcom,ramp-pause-hi-count = <0x02>;
						qcom,ramp-pause-lo-count = <0x02>;
						qcom,ramp-low-index = <0x00>;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-pattern-repeat;
					};
				};

				qcom,pwms@bc00 {
					compatible = "qcom,pwm-lpg";
					reg = <0xbc00 0x200>;
					reg-names = "lpg-base";
					qcom,num-lpg-channels = <0x02>;
					#pwm-cells = <0x02>;
					phandle = <0x344>;
				};

				qcom,leds@d000 {
					compatible = "qcom,tri-led";
					reg = <0xd000 0x100>;
					phandle = <0x345>;

					red {
						label = "red";
						pwms = <0x79 0x00 0xf4240>;
						led-sources = <0x00>;
						linux,default-trigger = "timer";
					};

					green {
						label = "green";
						pwms = <0x79 0x01 0xf4240>;
						led-sources = <0x01>;
						linux,default-trigger = "timer";
					};

					blue {
						label = "blue";
						pwms = <0x79 0x02 0xf4240>;
						led-sources = <0x02>;
						linux,default-trigger = "timer";
					};
				};

				qcom,amoled {
					compatible = "qcom,qpnp-amoled-regulator";
					status = "ok";
					phandle = <0x346>;

					oledb@e000 {
						reg = <0xe000 0x100>;
						reg-names = "oledb_base";
						regulator-name = "oledb";
						regulator-min-microvolt = <0x4b2648>;
						regulator-max-microvolt = <0x7b98a0>;
						qcom,swire-control;
						phandle = <0x347>;
					};

					ab@de00 {
						reg = <0xde00 0x100>;
						reg-names = "ab_base";
						regulator-name = "ab";
						regulator-min-microvolt = <0x4630c0>;
						regulator-max-microvolt = <0x5d1420>;
						qcom,swire-control;
						phandle = <0x348>;
					};

					ibb@dc00 {
						reg = <0xdc00 0x100>;
						reg-names = "ibb_base";
						regulator-name = "ibb";
						regulator-min-microvolt = "", "\f5";
						regulator-max-microvolt = <0x5265c0>;
						qcom,swire-control;
						phandle = <0x349>;
					};
				};
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa@1e00000 {
			compatible = "qcom,ipa";
			reg = <0x1e00000 0x34000 0x1e04000 0x2c000>;
			reg-names = "ipa-base", "gsi-base";
			interrupts = <0x00 0x137 0x00 0x00 0x1b0 0x00>;
			interrupt-names = "ipa-irq", "gsi-irq";
			qcom,ipa-hw-ver = <0x10>;
			qcom,ipa-hw-mode = <0x00>;
			qcom,ee = <0x00>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi2;
			qcom,ipa-wdi2_over_gsi;
			qcom,ipa-fltrt-not-hashable;
			qcom,ipa-endp-delay-wa;
			qcom,use-64-bit-dma-mask;
			qcom,arm-smmu;
			qcom,smmu-fast-map;
			qcom,use-ipa-pm;
			qcom,bandwidth-vote-for-ipa;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x05>;
			qcom,msm-bus,num-paths = <0x04>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x00 0x00 0x5a 0x249 0x00 0x00 0x01 0x2a4 0x00 0x00 0x8f 0x309 0x00 0x00 0x5a 0x200 0x13880 0x71868 0x5a 0x249 0x13880 0x10bda 0x01 0x2a4 0x13880 0x1e 0x8f 0x309 0x00 0x1e 0x5a 0x200 0x13880 0x1e8480 0x5a 0x249 0x13880 0x414c5 0x01 0x2a4 0x13880 0x1ad42 0x8f 0x309 0x00 0x6d 0x5a 0x200 0x324b0 0x3d0900 0x5a 0x249 0x324b0 0xae101 0x01 0x2a4 0x324b0 0x78000 0x8f 0x309 0x00 0x1eb 0x5a 0x200 0x324b0 0x556eb4 0x5a 0x249 0x324b0 0x15eb41 0x01 0x2a4 0x324b0 0x78000 0x8f 0x309 0x00 0x1eb>;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,scaling-exceptions;
			phandle = <0x34a>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0x7a 0x00>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0x7b 0x00 0x00>;
				interrupt-names = "ipa-smp2p-in";
			};
		};

		ipa_smmu_ap {
			compatible = "qcom,ipa-smmu-ap-cb";
			iommus = <0x1e 0x440 0x00>;
			qcom,iova-mapping = <0x20000000 0x40000000>;
			qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
			phandle = <0x34b>;
		};

		ipa_smmu_wlan {
			compatible = "qcom,ipa-smmu-wlan-cb";
			iommus = <0x1e 0x441 0x00>;
			qcom,additional-mapping = <0x1e60000 0x1e60000 0x80000>;
			phandle = <0x34c>;
		};

		ipa_smmu_uc {
			compatible = "qcom,ipa-smmu-uc-cb";
			iommus = <0x1e 0x442 0x00>;
			qcom,iova-mapping = <0x40400000 0x1fc00000>;
			phandle = <0x34d>;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0f>;
			qcom,firmware-name = "ipa_fws";
			qcom,pil-force-shutdown;
			memory-region = <0x7c>;
		};

		mailbox@18220000 {
			compatible = "qcom,tcs-drv";
			label = "apps_rsc";
			reg = <0x18220000 0x100 0x18220d00 0x3000>;
			interrupts = <0x00 0x05 0x00>;
			#mbox-cells = <0x01>;
			qcom,drv-id = <0x02>;
			qcom,tcs-config = <0x02 0x02 0x00 0x03 0x01 0x03 0x03 0x01>;
			phandle = <0x50>;
		};

		sdhci@7c4000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x7c4000 0x1000 0x7c5000 0x1000 0x7c8000 0x8000>;
			reg-names = "hc_mem", "cmdq_mem", "cmdq_ice";
			interrupts = <0x00 0x281 0x00 0x00 0x284 0x00>;
			interrupt-names = "hc_irq", "pwr_irq";
			qcom,bus-width = <0x08>;
			qcom,large-address-bus;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>;
			qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x09>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x96 0x200 0x00 0x00 0x01 0x326 0x00 0x00 0x96 0x200 0x3e8 0x7d0 0x01 0x326 0x7d0 0xfa0 0x96 0x200 0x61a8 0xc350 0x01 0x326 0x4e20 0x9c40 0x96 0x200 0xc350 0x186a0 0x01 0x326 0x7530 0xea60 0x96 0x200 0x13880 0x249f0 0x01 0x326 0x9c40 0x13880 0x96 0x200 0x186a0 0x30d40 0x01 0x326 0xc350 0x186a0 0x96 0x200 0x249f0 0x3d090 0x01 0x326 0x13880 0x1d4c0 0x96 0x200 0x3fd3e 0x297c66 0x01 0x326 0x493e0 0x14be33 0x96 0x200 0x146cc2 0x3e8000 0x01 0x326 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0x17d78400 0xffffffff>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x43 0x43>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-cmdq-latency-us = <0x43 0x43 0x43 0x43>;
			qcom,pm-qos-legacy-latency-us = <0x43 0x43 0x43 0x43>;
			clocks = <0x1d 0x5c 0x1d 0x5d 0x1d 0x5f>;
			clock-names = "iface_clk", "core_clk", "ice_core_clk";
			qcom,ice-clk-rates = <0x11e1a300 0x5f5e100>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			qcom,dll-hsr-list = <0xf642c 0x00 0x00 0x10800 0x80040868>;
			qcom,nonremovable;
			status = "ok";
			vdd-supply = <0x7d>;
			qcom,vdd-voltage-level = <0x2d2a80 0x2d2a80>;
			qcom,vdd-current-level = <0x00 0x8b290>;
			vdd-io-supply = <0x7e>;
			qcom,vdd-io-always-on;
			qcom,vdd-io-lpm-sup;
			qcom,vdd-io-voltage-level = <0x1b7740 0x1b7740>;
			qcom,vdd-io-current-level = <0x00 0x4f588>;
			pinctrl-names = "active", "sleep";
			pinctrl-0 = <0x7f 0x80 0x81 0x82>;
			pinctrl-1 = <0x83 0x84 0x85 0x86>;
			phandle = <0x34e>;
		};

		sdhci@8804000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x00 0xcc 0x00 0x00 0xde 0x00>;
			interrupt-names = "hc_irq", "pwr_irq";
			qcom,bus-width = <0x04>;
			qcom,large-address-bus;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc0a4680>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			qcom,devfreq,freq-table = <0x2faf080 0xc0a4680>;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x08>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x00 0x00 0x01 0x260 0x00 0x00 0x51 0x200 0x3e8 0x7d0 0x01 0x260 0x640 0x4e20 0x51 0x200 0x4e20 0x9c40 0x01 0x260 0x4e20 0x9c40 0x51 0x200 0x9c40 0x13880 0x01 0x260 0x7530 0xea60 0x51 0x200 0xea60 0x1d4c0 0x01 0x260 0x9c40 0x13880 0x51 0x200 0x13880 0x27100 0x01 0x260 0xc350 0x186a0 0x51 0x200 0x186a0 0x30d40 0x01 0x260 0xea60 0x1d4c0 0x51 0x200 0x146cc2 0x3e8000 0x01 0x260 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x00 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,restore-after-cx-collapse;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-irq-latency = <0x43 0x43>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-legacy-latency-us = <0x43 0x43 0x43 0x43>;
			clocks = <0x1d 0x61 0x1d 0x62>;
			clock-names = "iface_clk", "core_clk";
			qcom,dll-hsr-list = <0x7642c 0x00 0x00 0x10800 0x80040868>;
			status = "ok";
			vdd-supply = <0x87>;
			qcom,vdd-voltage-level = <0x2d2a80 0x2d2a80>;
			qcom,vdd-current-level = <0x00 0xc3500>;
			vdd-io-supply = <0x88>;
			qcom,vdd-io-voltage-level = <0x1b7740 0x2d0370>;
			qcom,vdd-io-current-level = <0x00 0x55f0>;
			pinctrl-names = "active", "sleep";
			pinctrl-0 = <0x89 0x8a 0x8b 0x8c>;
			pinctrl-1 = <0x8d 0x8e 0x8f 0x90>;
			cd-gpios = <0x91 0x45 0x01>;
			phandle = <0x34f>;
		};

		ufsphy_mem@1d87000 {
			reg = <0x1d87000 0xddc>;
			reg-names = "phy_mem";
			#phy-cells = <0x00>;
			lanes-per-direction = <0x01>;
			clock-names = "ref_clk_src", "ref_clk", "ref_aux_clk";
			clocks = <0x20 0x00 0x1d 0x65 0x1d 0x6d>;
			status = "ok";
			compatible = "qcom,ufs-phy-qmp-v3";
			vdda-phy-supply = <0x92>;
			vdda-pll-supply = <0x93>;
			vdda-phy-max-microamp = <0xf5b4>;
			vdda-pll-max-microamp = <0x477c>;
			phandle = <0x94>;
		};

		ufshc@1d84000 {
			compatible = "qcom,ufshc";
			reg = <0x1d84000 0x3000 0x1d90000 0x8000>;
			reg-names = "ufs_mem", "ufs_ice";
			interrupts = <0x00 0x109 0x00>;
			phys = <0x94>;
			phy-names = "ufsphy";
			lanes-per-direction = <0x01>;
			dev-ref-clk-freq = <0x00>;
			spm-level = <0x03>;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk";
			clocks = <0x1d 0x67 0x1d 0x09 0x1d 0x66 0x1d 0x72 0x1d 0x6a 0x20 0x00 0x1d 0x71 0x1d 0x70>;
			freq-table-hz = <0x2faf080 0xbebc200 0x00 0x00 0x00 0x00 0x23c3460 0x8f0d180 0x47868c0 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x00>;
			qcom,msm-bus,name = "ufshc_mem";
			qcom,msm-bus,num-cases = <0x0c>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-KBps = <0x7b 0x200 0x00 0x00 0x01 0x2f5 0x00 0x00 0x7b 0x200 0x39a 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x734 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0xe68 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x1cd0 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x1f334 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x3e667 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x200000 0x00 0x01 0x2f5 0x19000 0x00 0x7b 0x200 0x247ae 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x48ccd 0x00 0x01 0x2f5 0x3e8 0x00 0x7b 0x200 0x200000 0x00 0x01 0x2f5 0x19000 0x00 0x7b 0x200 0x74a000 0x00 0x01 0x2f5 0x4b000 0x00>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "MAX";
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-cpu-group-latency-us = <0x43 0x43>;
			qcom,pm-qos-default-cpu = <0x00>;
			pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
			pinctrl-0 = <0x95>;
			pinctrl-1 = <0x96>;
			resets = <0x1d 0x02>;
			reset-names = "core_reset";
			non-removable;
			status = "ok";
			vdd-hba-supply = <0x1f>;
			vdd-hba-fixed-regulator;
			vcc-supply = <0x7d>;
			vcc-voltage-level = <0x2d2a80 0x2d2a80>;
			vcc-max-microamp = <0x927c0>;
			vccq2-supply = <0x7e>;
			vccq2-voltage-level = <0x1ab3f0 0x1dc130>;
			vccq2-max-microamp = <0x927c0>;
			qcom,vddp-ref-clk-supply = <0x93>;
			qcom,vddp-ref-clk-max-microamp = <0x64>;
			phandle = <0x350>;
		};

		mailbox@af20000 {
			compatible = "qcom,tcs-drv";
			label = "display_rsc";
			reg = <0xaf20000 0x100 0xaf21c00 0x3000>;
			interrupts = <0x00 0x81 0x00>;
			#mbox-cells = <0x01>;
			qcom,drv-id = <0x00>;
			qcom,tcs-config = <0x00 0x01 0x01 0x01 0x02 0x00 0x03 0x01>;
			phandle = <0x134>;
		};

		system_pm {
			compatible = "qcom,system-pm";
			mboxes = <0x50 0x00>;
		};

		qcom,cmd-db@c3f000c {
			compatible = "qcom,cmd-db";
			reg = <0xc3f000c 0x08>;
			phandle = <0x351>;
		};

		thermal-zones {
			phandle = <0x352>;

			pm6150-tz {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x97>;
				wake-capable-sensor;
				disable-thermal-zone;
				phandle = <0x353>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x98>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0x9a>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};

				cooling-maps {

					trip0_bat {
						trip = <0x98>;
						cooling-device = <0x99 0xfffffffd 0xfffffffd>;
					};

					trip1_bat {
						trip = <0x9a>;
						cooling-device = <0x99 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pm6150-ibat-lvl0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x9b 0x00>;
				wake-capable-sensor;

				trips {

					ibat-lvl0 {
						temperature = <0x157c>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x354>;
					};
				};
			};

			pm6150-ibat-lvl1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x9b 0x01>;
				wake-capable-sensor;

				trips {

					ibat-lvl1 {
						temperature = <0x1770>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x355>;
					};
				};
			};

			pm6150-vbat-lvl0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x9b 0x02>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vbat-lvl0 {
						temperature = <0xbb8>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x356>;
					};
				};
			};

			pm6150-vbat-lvl1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x9b 0x03>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vbat-lvl1 {
						temperature = <0xaf0>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x357>;
					};
				};
			};

			pm6150-vbat-lvl2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x9b 0x04>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vbat-lvl2 {
						temperature = <0xa28>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x358>;
					};
				};
			};

			pm6150-bcl-lvl0 {
				disable-thermal-zone;
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x9b 0x05>;
				wake-capable-sensor;

				trips {

					bcl-lvl0 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x9c>;
					};
				};

				cooling-maps {

					vbat_cpu6 {
						trip = <0x9c>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					vbat_cpu7 {
						trip = <0x9c>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pm6150-bcl-lvl1 {
				disable-thermal-zone;
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x9b 0x06>;
				wake-capable-sensor;

				trips {

					bcl-lvl1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x9d>;
					};
				};

				cooling-maps {

					ibat_cpu6 {
						trip = <0x9d>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					ibat_cpu7 {
						trip = <0x9d>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pm6150-bcl-lvl2 {
				disable-thermal-zone;
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x9b 0x07>;
				wake-capable-sensor;

				trips {

					bcl-lvl2 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x9e>;
					};
				};

				cooling-maps {

					ibat_cpu6 {
						trip = <0x9e>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					ibat_cpu7 {
						trip = <0x9e>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			soc {
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x9f>;
				wake-capable-sensor;
				tracks-low;
				disable-thermal-zone;

				trips {

					soc-trip {
						temperature = <0x0a>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xa0>;
					};
				};

				cooling-maps {

					soc_cpu6 {
						trip = <0xa0>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					soc_cpu7 {
						trip = <0xa0>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pm6150l-tz {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xa1>;
				wake-capable-sensor;
				disable-thermal-zone;
				phandle = <0x359>;

				trips {

					trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xa2>;
					};

					trip1 {
						temperature = <0x1c138>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xa3>;
					};

					trip2 {
						temperature = <0x23668>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};

				cooling-maps {

					trip0_cpu0 {
						trip = <0xa2>;
						cooling-device = <0x11 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu1 {
						trip = <0xa2>;
						cooling-device = <0x12 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu2 {
						trip = <0xa2>;
						cooling-device = <0x13 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu3 {
						trip = <0xa2>;
						cooling-device = <0x14 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu4 {
						trip = <0xa2>;
						cooling-device = <0x15 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu5 {
						trip = <0xa2>;
						cooling-device = <0x16 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu6 {
						trip = <0xa2>;
						cooling-device = <0x17 0xfffffffd 0xfffffffd>;
					};

					trip0_cpu7 {
						trip = <0xa2>;
						cooling-device = <0x18 0xfffffffd 0xfffffffd>;
					};

					trip1_cpu1 {
						trip = <0xa3>;
						cooling-device = <0x12 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu2 {
						trip = <0xa3>;
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu3 {
						trip = <0xa3>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu4 {
						trip = <0xa3>;
						cooling-device = <0x15 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu5 {
						trip = <0xa3>;
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu6 {
						trip = <0xa3>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};

					trip1_cpu7 {
						trip = <0xa3>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			pm6150l-vph-lvl0 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0xa4 0x02>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vph-lvl0 {
						temperature = <0xbb8>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x35a>;
					};
				};
			};

			pm6150l-vph-lvl1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0xa4 0x03>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vph-lvl1 {
						temperature = <0xabe>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x35b>;
					};
				};
			};

			pm6150l-vph-lvl2 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0xa4 0x04>;
				wake-capable-sensor;
				tracks-low;

				trips {

					vph-lvl2 {
						temperature = <0x9c4>;
						hysteresis = <0xc8>;
						type = "passive";
						phandle = <0x35c>;
					};
				};
			};

			pm6150l-bcl-lvl0 {
				disable-thermal-zone;
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xa4 0x05>;
				wake-capable-sensor;

				trips {

					l-bcl-lvl0 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x35d>;
					};
				};
			};

			pm6150l-bcl-lvl1 {
				disable-thermal-zone;
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xa4 0x06>;
				wake-capable-sensor;

				trips {

					l-bcl-lvl1 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x35e>;
					};
				};
			};

			pm6150l-bcl-lvl2 {
				disable-thermal-zone;
				polling-delay-passive = <0x64>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xa4 0x07>;
				wake-capable-sensor;

				trips {

					l-bcl-lvl2 {
						temperature = <0x01>;
						hysteresis = <0x01>;
						type = "passive";
						phandle = <0x35f>;
					};
				};
			};

			aoss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xa5 0x00>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xa5 0x01>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xa5 0x02>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xa5 0x03>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa5 0x04>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-4-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa5 0x05>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-5-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa5 0x06>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa5 0x07>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa5 0x08>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa5 0x09>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa5 0x0a>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa5 0x0b>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa5 0x0c>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa5 0x0d>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa5 0x0e>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			aoss-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa6 0x00>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cwlan-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa6 0x01>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa6 0x02>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			ddr-0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa6 0x03>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			q6-hvx-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa6 0x04>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa6 0x05>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-core-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa6 0x06>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-dsp-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa6 0x07>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			npu-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa6 0x08>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			ddr-1-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa6 0x09>;
				thermal-governor = "user_space";
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			xo-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xa7 0x4c>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			chg-skin-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xa7 0x4d>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			conn-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xa7 0x4f>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			nvm-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xa8 0x52>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			sdm-skin-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xa7 0x53>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			quiet-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xa9 0x4d>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			pa-therm0-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xa9 0x4e>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			camera-therm-usr {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xa9 0x52>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			gpuss-max-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x64>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gpu-trip {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xaa>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0xaa>;
						cooling-device = <0x53 0xffffffff 0xffffffff>;
					};
				};
			};

			cpu-0-max-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					silver-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};
			};

			cpu-1-max-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gold-trip {
						temperature = <0x1d4c0>;
						hysteresis = <0x00>;
						type = "passive";
					};
				};
			};

			cpu-0-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xa5 0x01>;
				wake-capable-sensor;

				trips {

					cpu0-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xab>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0xab>;
						cooling-device = <0x11 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xa5 0x02>;
				wake-capable-sensor;

				trips {

					cpu1-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xac>;
					};
				};

				cooling-maps {

					cpu1_cdev {
						trip = <0xac>;
						cooling-device = <0x12 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xa5 0x03>;
				wake-capable-sensor;

				trips {

					cpu2-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xad>;
					};
				};

				cooling-maps {

					cpu2_cdev {
						trip = <0xad>;
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xa5 0x04>;
				wake-capable-sensor;

				trips {

					cpu3-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xae>;
					};
				};

				cooling-maps {

					cpu3_cdev {
						trip = <0xae>;
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-4-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xa5 0x05>;
				wake-capable-sensor;

				trips {

					cpu4-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xaf>;
					};
				};

				cooling-maps {

					cpu4_cdev {
						trip = <0xaf>;
						cooling-device = <0x15 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-0-5-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xa5 0x06>;
				wake-capable-sensor;

				trips {

					cpu5-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xb0>;
					};
				};

				cooling-maps {

					cpu5_cdev {
						trip = <0xb0>;
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-0-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xa5 0x09>;
				wake-capable-sensor;

				trips {

					cpu6-0-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xb1>;
					};
				};

				cooling-maps {

					cpu6_cdev {
						trip = <0xb1>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-1-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xa5 0x0a>;
				wake-capable-sensor;

				trips {

					cpu6-1-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xb2>;
					};
				};

				cooling-maps {

					cpu6_cdev {
						trip = <0xb2>;
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-2-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xa5 0x0b>;
				wake-capable-sensor;

				trips {

					cpu7-0-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xb3>;
					};
				};

				cooling-maps {

					cpu7_cdev {
						trip = <0xb3>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-3-step {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xa5 0x0c>;
				wake-capable-sensor;

				trips {

					cpu7-1-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0xb4>;
					};
				};

				cooling-maps {

					cpu7_cdev {
						trip = <0xb4>;
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
					};
				};
			};

			aoss-0-lowf {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0xa5 0x00>;
				wake-capable-sensor;
				tracks-low;

				trips {

					aoss0-trip {
						temperature = <0x1388>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xb5>;
					};
				};

				cooling-maps {

					cpu0_cdev {
						trip = <0xb5>;
						cooling-device = <0x11 0x02 0x02>;
					};

					cpu1_cdev {
						trip = <0xb5>;
						cooling-device = <0x17 0x04 0x04>;
					};

					gpu_vdd_cdev {
						trip = <0xb5>;
						cooling-device = <0x53 0xfffffffb 0xfffffffb>;
					};

					cx_vdd_cdev {
						trip = <0xb5>;
						cooling-device = <0xb6 0x00 0x00>;
					};

					mx_vdd_cdev {
						trip = <0xb5>;
						cooling-device = <0xb7 0x00 0x00>;
					};

					modem_vdd_cdev {
						trip = <0xb5>;
						cooling-device = <0xb8 0x00 0x00>;
					};

					adsp_vdd_cdev {
						trip = <0xb5>;
						cooling-device = <0xb9 0x00 0x00>;
					};

					cdsp_vdd_cdev {
						trip = <0xb5>;
						cooling-device = <0xba 0x00 0x00>;
					};
				};
			};

			q6-hvx-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa6 0x04>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					q6-hvx-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xbb>;
					};

					q6-hvx-trip1 {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0xbd>;
					};
				};

				cooling-maps {

					cdsp-cdev0 {
						trip = <0xbb>;
						cooling-device = <0xbc 0xffffffff 0xffffffff>;
					};

					cdsp-cx-cdev0 {
						trip = <0xbd>;
						cooling-device = <0xbc 0xfffffffe 0xfffffffe>;
					};

					cdsp-cx-cdev1 {
						trip = <0xbd>;
						cooling-device = <0x53 0xfffffffd 0xfffffffd>;
					};

					cdsp-cx-cdev2 {
						trip = <0xbd>;
						cooling-device = <0xbe 0x03 0x03>;
					};

					cdsp-cx-cdev3 {
						trip = <0xbd>;
						cooling-device = <0xbf 0x03 0x03>;
					};
				};
			};

			npu-step {
				polling-delay-passive = <0x0a>;
				polling-delay = <0x00>;
				thermal-sensors = <0xa6 0x08>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					npu-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xc0>;
					};
				};

				cooling-maps {

					npu_cdev {
						trip = <0xc0>;
						cooling-device = <0x68 0xffffffff 0xffffffff>;
					};
				};
			};

			quiet-therm-step {
				polling-delay-passive = <0x7d0>;
				polling-delay = <0x00>;
				thermal-governor = "step_wise";
				thermal-sensors = <0xa9 0x4d>;
				wake-capable-sensor;
				status = "disabled";

				trips {

					modem-trip0 {
						temperature = <0xb3b0>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0xc4>;
					};

					gold-trip {
						temperature = <0xb798>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xc1>;
					};

					modem-trip1-hvx-gpu {
						temperature = <0xbb80>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0xc3>;
					};

					modem-trip2 {
						temperature = <0xc350>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0xc6>;
					};

					silver-trip {
						temperature = <0xc350>;
						hysteresis = <0x00>;
						type = "passive";
						phandle = <0xc2>;
					};

					modem-trip3 {
						temperature = <0xe290>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0xc5>;
					};
				};

				cooling-maps {

					skin_cpu6 {
						trip = <0xc1>;
						cooling-device = <0x17 0xffffffff 0xfffffff7>;
					};

					skin_cpu7 {
						trip = <0xc1>;
						cooling-device = <0x18 0xffffffff 0xfffffff7>;
					};

					skin_cpu0 {
						trip = <0xc2>;
						cooling-device = <0x11 0xffffffff 0xfffffff7>;
					};

					skin_cpu1 {
						trip = <0xc2>;
						cooling-device = <0x12 0xffffffff 0xfffffff7>;
					};

					skin_cpu2 {
						trip = <0xc2>;
						cooling-device = <0x13 0xffffffff 0xfffffff7>;
					};

					skin_cpu3 {
						trip = <0xc2>;
						cooling-device = <0x14 0xffffffff 0xfffffff7>;
					};

					skin_cpu4 {
						trip = <0xc2>;
						cooling-device = <0x15 0xffffffff 0xfffffff7>;
					};

					skin_cpu5 {
						trip = <0xc2>;
						cooling-device = <0x16 0xffffffff 0xfffffff7>;
					};

					skin_gpu {
						trip = <0xc3>;
						cooling-device = <0x53 0xfffffffb 0xfffffffb>;
					};

					skin_modem_proc0 {
						trip = <0xc4>;
						cooling-device = <0xbe 0x01 0x01>;
					};

					skin_modem_proc1 {
						trip = <0xc5>;
						cooling-device = <0xbe 0x03 0x03>;
					};

					skin_modem_pa0 {
						trip = <0xc3>;
						cooling-device = <0xbf 0x01 0x01>;
					};

					skin_modem_pa1 {
						trip = <0xc6>;
						cooling-device = <0xbf 0x02 0x02>;
					};

					skin_modem_pa2 {
						trip = <0xc5>;
						cooling-device = <0xbf 0x03 0x03>;
					};

					cdsp_cdev1 {
						trip = <0xc3>;
						cooling-device = <0xbc 0x04 0x04>;
					};
				};
			};

			pa-therm1 {
				polling-delay-passive = <0x00>;
				polling-delay = <0x00>;
				thermal-governor = "user_space";
				thermal-sensors = <0xa9 0x4f>;
				wake-capable-sensor;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};
		};

		tsens@c222000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc222000 0x08 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			interrupts = <0x00 0x1fa 0x00 0x00 0x1fc 0x00>;
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			tsens-reinit-wa;
			#thermal-sensor-cells = <0x01>;
			phandle = <0xa5>;
		};

		tsens@c223000 {
			compatible = "qcom,tsens24xx";
			reg = <0xc223000 0x08 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			interrupts = <0x00 0x1fb 0x00 0x00 0x1fd 0x00>;
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			tsens-reinit-wa;
			#thermal-sensor-cells = <0x01>;
			phandle = <0xa6>;
		};

		qcom,icnss@18800000 {
			compatible = "qcom,icnss";
			reg = <0x18800000 0x800000 0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "membase", "smmu_iova_base", "smmu_iova_ipa";
			iommus = <0x1e 0xc0 0x01>;
			interrupts = <0x00 0x19e 0x04 0x00 0x19f 0x04 0x00 0x1a0 0x04 0x00 0x1a1 0x04 0x00 0x1a2 0x04 0x00 0x1a3 0x04 0x00 0x1a4 0x04 0x00 0x1a5 0x04 0x00 0x1a6 0x04 0x00 0x1a7 0x04 0x00 0x1a8 0x04 0x00 0x1a9 0x04>;
			qcom,wlan-msa-fixed-region = <0xc7>;
			qcom,hyp_disabled;
			vdd-cx-mx-supply = <0xc8>;
			vdd-1.8-xo-supply = <0xc9>;
			vdd-1.3-rfa-supply = <0xca>;
			vdd-3.3-ch0-supply = <0xcb>;
			vdd-3.3-ch1-supply = <0xcc>;
			qcom,vdd-cx-mx-config = <0x9c400 0x9c400>;
			qcom,vdd-3.3-ch0-config = <0x2dc6c0 0x328980>;
			qcom,vdd-3.3-ch1-config = <0x2dc6c0 0x328980>;
			phandle = <0x360>;

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0xcd 0x00 0x00 0xcd 0x01 0x00>;
				interrupt-names = "qcom,smp2p-force-fatal-error", "qcom,smp2p-early-crash-ind";
			};
		};

		qcom,venus@aae0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xaae0000 0x4000>;
			vdd-supply = <0xce>;
			qcom,proxy-reg-names = "vdd";
			clocks = <0x5b 0x06 0x5b 0x03 0x5b 0x05>;
			clock-names = "core_clk", "iface_clk", "bus_clk";
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk";
			qcom,pas-id = <0x09>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x00 0x00 0x3f 0x200 0x00 0x4a380>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0xcf>;
		};

		qfprom@780000 {
			compatible = "qcom,qfprom";
			reg = <0x786018 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			read-only;
			ranges;
			phandle = <0x361>;
		};

		slim@62ec0000 {
			cell-index = <0x01>;
			compatible = "qcom,slim-ngd";
			reg = <0x62ec0000 0x2c000 0x62e84000 0x2a000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			interrupts = <0x00 0xa3 0x04 0x00 0xa4 0x04>;
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x700000>;
			qcom,ea-pc = <0x340>;
			qcom,iommu-atomic-ctx;
			status = "ok";
			phandle = <0x362>;

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x1e 0x1026 0x00 0x1e 0x102f 0x00 0x1e 0x1030 0x01>;
				phandle = <0x363>;
			};

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
				phandle = <0x364>;
			};
		};

		bt_wcn3990 {
			compatible = "qca,wcn3990";
			qca,bt-vdd-io-supply = <0xd0>;
			qca,bt-vdd-core-supply = <0xca>;
			qca,bt-vdd-pa-supply = <0xcb>;
			qca,bt-vdd-xtal-supply = <0xc9>;
			qca,bt-vdd-io-voltage-level = <0x19f0a0 0x1cfde0>;
			qca,bt-vdd-core-voltage-level = <0x13e5c0 0x13e5c0>;
			qca,bt-vdd-pa-voltage-level = <0x2dc6c0 0x328980>;
			qca,bt-vdd-xtal-voltage-level = <0x19f0a0 0x1cfde0>;
			qca,bt-vdd-io-current-level = <0x01>;
			qca,bt-vdd-core-current-level = <0x01>;
			qca,bt-vdd-pa-current-level = <0x01>;
			qca,bt-vdd-xtal-current-level = <0x01>;
			phandle = <0x365>;
		};

		llcc-pmu@90cc000 {
			compatible = "qcom,qcom-llcc-pmu";
			reg = <0x90cc000 0x300>;
			reg-names = "lagg-base";
			phandle = <0x366>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xd1>;

			opp-150 {
				opp-hz = <0x00 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x00 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x00 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x00 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x00 0x300a>;
			};

			opp-933 {
				opp-hz = <0x00 0x379c>;
			};
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0xd1>;
			phandle = <0xd2>;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6300 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x90b6300 0x300 0x90b6200 0x200>;
			reg-names = "base", "global_base";
			interrupts = <0x00 0x245 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xd2>;
			qcom,count-unit = <0x10000>;
			phandle = <0x367>;
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xd3>;

			opp-300 {
				opp-hz = <0x00 0x478>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
			};

			opp-768 {
				opp-hz = <0x00 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x00 0xf27>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x00 0x1ae1>;
			};

			opp-2133 {
				opp-hz = <0x00 0x1fc8>;
			};
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0xd3>;
			phandle = <0xd4>;
		};

		qcom,cpu-llcc-ddr-bwmon@90cd000 {
			compatible = "qcom,bimc-bwmon5";
			reg = <0x90cd000 0x1000>;
			reg-names = "base";
			interrupts = <0x00 0xf1 0x04>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xd4>;
			qcom,count-unit = <0x10000>;
			phandle = <0x368>;
		};

		qcom,cpu0-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0xd5 0x00>;
			governor = "performance";
			phandle = <0x56>;
		};

		qcom,cpu0-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x56>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0xbb800 0x11e1a300 0xf8700 0x21301800 0x130b00 0x3010b000 0x172500 0x38137800 0x1b8a00 0x53819040>;
			phandle = <0x369>;
		};

		qcom,cpu6-cpu-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0xd5 0x01>;
			governor = "performance";
			phandle = <0x57>;
		};

		qcom,cpu6-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0x57>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x10fe00 0x21301800 0x135600 0x3010b000 0x17bb00 0x38137800 0x1a1300 0x48190800 0x1d0100 0x53819040 0x249f00 0x56f692c0>;
			phandle = <0x36a>;
		};

		qcom,cdsp-cdsp-l3-lat {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0xd5 0x03>;
			governor = "powersave";
			phandle = <0x58>;
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0xd1>;
			phandle = <0xd6>;
		};

		qcom,cpu0-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0xd6>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0x130b00 0x11e1 0x172500 0x1bc6 0x1b8a00 0x23c3>;
			phandle = <0x36b>;
		};

		qcom,cpu6-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x01 0x302>;
			qcom,active-only;
			operating-points-v2 = <0xd1>;
			phandle = <0xd7>;
		};

		qcom,cpu6-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0xd7>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0xc9900 0x11e1 0x10fe00 0x1bc6 0x135600 0x23c3 0x1a1300 0x300a 0x249f00 0x379c>;
			phandle = <0x36c>;
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0xd3>;
			phandle = <0xd8>;
		};

		qcom,cpu0-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0xd8>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,core-dev-table = <0xbb800 0x478 0xf8700 0x6b8 0x130b00 0x826 0x172500 0xb71 0x1b8a00 0xf27>;
			phandle = <0x36d>;
		};

		qcom,cpu6-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0xd3>;
			phandle = <0xd9>;
		};

		qcom,cpu6-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0xd9>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,core-dev-table = <0x10fe00 0x826 0x135600 0xf27 0x1a1300 0x172b 0x21b100 0x1ae1 0x249f00 0x1fc8>;
			phandle = <0x36e>;
		};

		qcom,cpu0-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0xd3>;
			phandle = <0xda>;
		};

		qcom,cpu0-computemon {
			compatible = "qcom,arm-cpu-mon";
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0xda>;
			qcom,core-dev-table = <0xbb800 0x478 0x130b00 0x6b8 0x172500 0x826 0x1b8a00 0xb71>;
			phandle = <0x36f>;
		};

		qcom,cpu6-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x81 0x200>;
			qcom,active-only;
			operating-points-v2 = <0xd3>;
			phandle = <0xdb>;
		};

		qcom,cpu6-computemon {
			compatible = "qcom,arm-cpu-mon";
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0xdb>;
			qcom,core-dev-table = <0x135600 0x826 0x17bb00 0xb71 0x1a1300 0xf27 0x1d0100 0x172b 0x21b100 0x1ae1 0x249f00 0x1fc8>;
			phandle = <0x370>;
		};

		suspendable-ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xdc>;

			opp-0 {
				opp-hz = <0x00 0x00>;
			};

			opp-300 {
				opp-hz = <0x00 0x478>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
			};

			opp-768 {
				opp-hz = <0x00 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x00 0xf27>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x00 0x1ae1>;
			};

			opp-2133 {
				opp-hz = <0x00 0x1fc8>;
			};
		};

		qcom,npu-npu-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x9a 0x200>;
			operating-points-v2 = <0xdc>;
			status = "ok";
			phandle = <0xdd>;
		};

		qcom,npu-npu-ddr-bwmon@00060400 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x60400 0x300 0x60300 0x200>;
			reg-names = "base", "global_base";
			qcom,msm_bus = <0x9a 0x275c>;
			qcom,msm_bus_name = "npu_bwmon_cdsp";
			clocks = <0x1d 0x2e 0x1d 0x2d>;
			clock-names = "gcc_npu_bwmon_dma_cfg_ahb_clk", "gcc_npu_bwmon_axi_clk";
			qcom,bwmon_clks = "gcc_npu_bwmon_dma_cfg_ahb_clk", "gcc_npu_bwmon_axi_clk";
			interrupts = <0x00 0x7d 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xdd>;
			qcom,count-unit = <0x10000>;
			status = "ok";
			phandle = <0x371>;
		};

		qcom,npudsp-npu-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x9a 0x200>;
			operating-points-v2 = <0xdc>;
			status = "ok";
			phandle = <0xde>;
		};

		qcom,npudsp-npu-ddr-bwmon@70300 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x70300 0x300 0x70200 0x200>;
			reg-names = "base", "global_base";
			qcom,msm_bus = <0x9a 0x275c>;
			qcom,msm_bus_name = "npudsp_bwmon_cdsp";
			clocks = <0x1d 0x2f 0x1d 0x2d>;
			clock-names = "gcc_npu_bwmon_dsp_cfg_ahb_clk", "gcc_npu_bwmon_axi_clk";
			qcom,bwmon_clks = "gcc_npu_bwmon_dsp_cfg_ahb_clk", "gcc_npu_bwmon_axi_clk";
			interrupts = <0x00 0x52 0x04>;
			qcom,mport = <0x00>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xde>;
			qcom,count-unit = <0x10000>;
			status = "ok";
			phandle = <0x372>;
		};

		keepalive-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xdf>;

			opp-1 {
				opp-hz = <0x00 0x01>;
			};
		};

		qcom,snoc_cnoc_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x01 0x273>;
			qcom,active-only;
			status = "ok";
			operating-points-v2 = <0xdf>;
			phandle = <0x373>;
		};

		qcom,bus_proxy_client {
			compatible = "qcom,bus-proxy-client";
			qcom,msm-bus,name = "bus-proxy-client";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x16 0x200 0x00 0x4c4b40>;
			qcom,msm-bus,active-only;
			status = "ok";
			phandle = <0x374>;
		};

		gpu-bw-tbl {
			compatible = "operating-points-v2";
			phandle = <0xe0>;

			opp-0 {
				opp-hz = <0x00 0x00>;
			};

			opp-100 {
				opp-hz = <0x00 0x17d>;
			};

			opp-200 {
				opp-hz = <0x00 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x00 0x478>;
			};

			opp-451 {
				opp-hz = <0x00 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x00 0x826>;
			};

			opp-681 {
				opp-hz = <0x00 0xa25>;
			};

			opp-825 {
				opp-hz = <0x00 0xc4b>;
			};

			opp-1017 {
				opp-hz = <0x00 0xf27>;
			};

			opp-1353 {
				opp-hz = <0x00 0x1429>;
			};

			opp-1555 {
				opp-hz = <0x00 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x00 0x1ae1>;
			};

			opp-2133 {
				opp-hz = <0x00 0x1fc9>;
			};
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			qcom,src-dst-ports = <0x1a 0x200>;
			operating-points-v2 = <0xe0>;
			phandle = <0x131>;
		};

		qcom,demux {
			compatible = "qcom,demux";
		};

		qcom,gdsc@177004 {
			compatible = "qcom,gdsc";
			regulator-name = "ufs_phy_gdsc";
			reg = <0x177004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x1f>;
		};

		qcom,gdsc@10f004 {
			compatible = "qcom,gdsc";
			regulator-name = "usb30_prim_gdsc";
			reg = <0x10f004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x282>;
		};

		qcom,gdsc@17d040 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			reg = <0x17d040 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xe9>;
		};

		qcom,gdsc@17d044 {
			compatible = "qcom,gdsc";
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf_gdsc";
			reg = <0x17d044 0x04>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			phandle = <0xea>;
		};

		qcom,gdsc@ad06004 {
			compatible = "qcom,gdsc";
			regulator-name = "bps_gdsc";
			reg = <0xad06004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0x2e0>;
		};

		qcom,gdsc@ad07004 {
			compatible = "qcom,gdsc";
			regulator-name = "ipe_0_gdsc";
			reg = <0xad07004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0x2df>;
		};

		qcom,gdsc@ad09004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_0_gdsc";
			reg = <0xad09004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x2e1>;
		};

		qcom,gdsc@ad0a004 {
			compatible = "qcom,gdsc";
			regulator-name = "ife_1_gdsc";
			reg = <0xad0a004 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x2e2>;
		};

		qcom,gdsc@ad0b134 {
			compatible = "qcom,gdsc";
			regulator-name = "titan_top_gdsc";
			reg = <0xad0b134 0x04>;
			qcom,poll-cfg-gdscr;
			status = "ok";
			phandle = <0x2d7>;
		};

		qcom,gdsc@af03000 {
			compatible = "qcom,gdsc";
			regulator-name = "mdss_core_gdsc";
			reg = <0xaf03000 0x04>;
			qcom,poll-cfg-gdscr;
			qcom,support-hw-trigger;
			status = "ok";
			proxy-supply = <0xe1>;
			qcom,proxy-consumer-enable;
			phandle = <0xe1>;
		};

		syscon@5091540 {
			compatible = "syscon";
			reg = <0x5091540 0x04>;
			phandle = <0xe2>;
		};

		syscon@5091508 {
			compatible = "syscon";
			reg = <0x5091508 0x04>;
			phandle = <0xe3>;
		};

		syscon@5091008 {
			compatible = "syscon";
			reg = <0x5091008 0x04>;
			phandle = <0xe4>;
		};

		qcom,gdsc@509106c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_cx_gdsc";
			reg = <0x509106c 0x04>;
			hw-ctrl-addr = <0xe2>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			qcom,clk-dis-wait-val = <0x08>;
			status = "ok";
			parent-supply = <0x21>;
			phandle = <0xe8>;
		};

		qcom,gdsc@509100c {
			compatible = "qcom,gdsc";
			regulator-name = "gpu_gx_gdsc";
			reg = <0x509100c 0x04>;
			qcom,poll-cfg-gdscr;
			domain-addr = <0xe3>;
			sw-reset = <0xe4>;
			qcom,skip-disable-before-sw-enable;
			status = "ok";
			clock-names = "core_root_clk";
			clocks = <0x59 0x12>;
			qcom,force-enable-root-clk;
			parent-supply = <0x52>;
			qcom,reset-aon-logic;
			phandle = <0x132>;
		};

		qcom,gdsc@ab00874 {
			compatible = "qcom,gdsc";
			regulator-name = "vcodec0_gdsc";
			reg = <0xab00874 0x04>;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0x285>;
		};

		qcom,gdsc@ab00814 {
			compatible = "qcom,gdsc";
			regulator-name = "venus_gdsc";
			reg = <0xab00814 0x04>;
			status = "ok";
			phandle = <0xce>;
		};

		qcom,gdsc@9981004 {
			compatible = "qcom,gdsc";
			regulator-name = "npu_core_gdsc";
			reg = <0x9981004 0x04>;
			status = "ok";
			phandle = <0x55>;
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,ion-heap@25 {
				reg = <0x19>;
				qcom,ion-heap-type = "SYSTEM";
				phandle = <0x375>;
			};

			qcom,ion-heap@27 {
				reg = <0x1b>;
				memory-region = <0x1b>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@19 {
				reg = <0x13>;
				memory-region = <0xe5>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@9 {
				reg = <0x09>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
			};

			qcom,ion-heap@10 {
				reg = <0x0a>;
				memory-region = <0xe6>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@14 {
				reg = <0x0e>;
				qcom,ion-heap-type = "SECURE_CARVEOUT";
				phandle = <0x376>;
				status = "disabled";

				cdsp {
					memory-region = <0xe7>;
					token = <0x20000000>;
				};
			};
		};

		arm,smmu-kgsl@5040000 {
			status = "ok";
			compatible = "qcom,smmu-v2";
			reg = <0x5040000 0x10000>;
			#iommu-cells = <0x01>;
			qcom,dynamic;
			qcom,use-3-lvl-tables;
			qcom,disable-atos;
			#global-interrupts = <0x02>;
			qcom,regulator-names = "vdd";
			vdd-supply = <0xe8>;
			interrupts = <0x00 0xe5 0x04 0x00 0xe7 0x04 0x00 0x16c 0x04 0x00 0x16d 0x04 0x00 0x16e 0x04 0x00 0x16f 0x04 0x00 0x170 0x04 0x00 0x171 0x04 0x00 0x172 0x04 0x00 0x173 0x04>;
			clock-names = "gcc_gpu_memnoc_gfx_clk";
			clocks = <0x1d 0x2a>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x678c 0x08 0x6794 0x28 0x6800 0x06 0x6900 0x3ff 0x6924 0x204 0x6928 0x11000 0x6930 0x800 0x6960 0xffffffff 0x6b64 0x1a5551 0x6b68 0x9a82a382>;
			phandle = <0xeb>;
		};

		apps-smmu@0x15000000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0x15000000 0x100000 0x15182000 0x20>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <0x02>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			#global-interrupts = <0x01>;
			#size-cells = <0x01>;
			#address-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x41 0x04 0x00 0x5e 0x04 0x00 0x5f 0x04 0x00 0x60 0x04 0x00 0x61 0x04 0x00 0x62 0x04 0x00 0x63 0x04 0x00 0x64 0x04 0x00 0x65 0x04 0x00 0x66 0x04 0x00 0x67 0x04 0x00 0x68 0x04 0x00 0x69 0x04 0x00 0x6a 0x04 0x00 0x6b 0x04 0x00 0x6c 0x04 0x00 0x6d 0x04 0x00 0x6e 0x04 0x00 0x6f 0x04 0x00 0x70 0x04 0x00 0x71 0x04 0x00 0x72 0x04 0x00 0x73 0x04 0x00 0x74 0x04 0x00 0x75 0x04 0x00 0x76 0x04 0x00 0xb5 0x04 0x00 0xb6 0x04 0x00 0xb7 0x04 0x00 0xb8 0x04 0x00 0xb9 0x04 0x00 0xba 0x04 0x00 0xbb 0x04 0x00 0xbc 0x04 0x00 0xbd 0x04 0x00 0xbe 0x04 0x00 0xbf 0x04 0x00 0xc0 0x04 0x00 0x13b 0x04 0x00 0x13c 0x04 0x00 0x13d 0x04 0x00 0x13e 0x04 0x00 0x13f 0x04 0x00 0x140 0x04 0x00 0x141 0x04 0x00 0x142 0x04 0x00 0x143 0x04 0x00 0x144 0x04 0x00 0x145 0x04 0x00 0x146 0x04 0x00 0x147 0x04 0x00 0x148 0x04 0x00 0x149 0x04 0x00 0x14a 0x04 0x00 0x14b 0x04 0x00 0x14c 0x04 0x00 0x14d 0x04 0x00 0x14e 0x04 0x00 0x14f 0x04 0x00 0x150 0x04 0x00 0x151 0x04 0x00 0x152 0x04 0x00 0x153 0x04 0x00 0x154 0x04 0x00 0x155 0x04 0x00 0x156 0x04 0x00 0x157 0x04 0x00 0x158 0x04 0x00 0x159 0x04 0x00 0x191 0x04 0x00 0x192 0x04 0x00 0x193 0x04 0x00 0x194 0x04 0x00 0x195 0x04 0x00 0x196 0x04 0x00 0x197 0x04 0x00 0x198 0x04 0x00 0x199 0x04 0x00 0x19a 0x04 0x00 0x19b 0x04 0x00 0x19c 0x04>;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
			qcom,actlr = <0x800 0x7ff 0x103 0x1460 0x1f 0x303 0x1480 0x1f 0x303>;
			phandle = <0x1e>;

			anoc_1_tbu@0x15185000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15185000 0x1000 0x15182200 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x00 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x377>;
			};

			anoc_2_tbu@0x15189000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15189000 0x1000 0x15182208 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x378>;
			};

			mnoc_hf_0_tbu@0x1518d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x1518d000 0x1000 0x15182210 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xe9>;
				qcom,msm-bus,name = "mnoc_hf_0_tbu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x00 0x00 0x16 0x305 0x00 0x3e8>;
				phandle = <0x379>;
			};

			mnoc_sf_0_tbu@0x15191000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15191000 0x1000 0x15182218 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xea>;
				qcom,msm-bus,name = "mnoc_sf_0_tbu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x89 0x304 0x00 0x00 0x89 0x304 0x00 0x3e8>;
				phandle = <0x37a>;
			};

			lpass_noc_tbu@0x15195000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15195000 0x1000 0x15182220 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x00 0x00 0xa1 0x273 0x00 0x3e8>;
				phandle = <0x37b>;
			};

			compute_dsp_0_tbu@0x15199000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x15199000 0x1000 0x15182228 0x08>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1400 0x400>;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x9a 0x275c 0x00 0x00 0x9a 0x275c 0x00 0x3e8>;
				phandle = <0x37c>;
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0xeb 0x07>;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x1e 0x01 0x00>;
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x1e 0x03 0x00>;
			dma-coherent;
		};

		qcom,qupv3_0_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x8c0000 0x2000>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-bus-ids = <0xb7 0x330 0x97 0x200>;
			qcom,iommu-atomic-ctx;
			phandle = <0xee>;

			qcom,iommu_qupv3_0_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x1e 0x43 0x00>;
				phandle = <0x37d>;
			};
		};

		qcom,gpi-dma@800000 {
			#dma-cells = <0x05>;
			compatible = "qcom,gpi-dma";
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0xf4 0x00 0x00 0xf5 0x00 0x00 0xf6 0x00 0x00 0xf7 0x00 0x00 0xf8 0x00 0x00 0xf9 0x00 0x00 0xfa 0x00 0x00 0xfb 0x00 0x00 0xfc 0x00 0x00 0xfd 0x00>;
			qcom,max-num-gpii = <0x0a>;
			qcom,gpii-mask = <0x1f>;
			qcom,ev-factor = <0x02>;
			iommus = <0x1e 0x56 0x00>;
			qcom,smmu-cfg = <0x01>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iova-range = <0x00 0x100000 0x00 0x100000>;
			status = "ok";
			phandle = <0xef>;
		};

		spi@880000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x3e 0x1d 0x58 0x1d 0x59>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xec>;
			pinctrl-1 = <0xed>;
			interrupts = <0x00 0x259 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xee>;
			dmas = <0xef 0x00 0x00 0x01 0x40 0x00 0xef 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x37e>;
		};

		spi@884000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x884000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x40 0x1d 0x58 0x1d 0x59>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xf0>;
			pinctrl-1 = <0xf1>;
			interrupts = <0x00 0x25a 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xee>;
			dmas = <0xef 0x00 0x01 0x01 0x40 0x00 0xef 0x01 0x01 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x37f>;
		};

		spi@88c000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x44 0x1d 0x58 0x1d 0x59>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xf2>;
			pinctrl-1 = <0xf3>;
			interrupts = <0x00 0x25c 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xee>;
			dmas = <0xef 0x00 0x03 0x01 0x40 0x00 0xef 0x01 0x03 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x380>;
		};

		spi@894000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x48 0x1d 0x58 0x1d 0x59>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xf4>;
			pinctrl-1 = <0xf5>;
			interrupts = <0x00 0x25e 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0xee>;
			dmas = <0xef 0x00 0x05 0x01 0x40 0x00 0xef 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x381>;
		};

		i2c@880000 {
			compatible = "qcom,i2c-geni";
			reg = <0x880000 0x4000>;
			interrupts = <0x00 0x259 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x3e 0x1d 0x58 0x1d 0x59>;
			dmas = <0xef 0x00 0x00 0x03 0x40 0x00 0xef 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xf6>;
			pinctrl-1 = <0x59a>;
			qcom,wrapper-core = <0xee>;
			status = "okay";
			qcom,clk-freq-out = <0x61a80>;
			phandle = <0x382>;

			nq@28 {
				compatible = "qcom,nq-nci";
				reg = <0x28>;
				qcom,nq-irq = <0x91 0x25 0x00>;
				qcom,nq-ven = <0x91 0x0c 0x00>;
				qcom,nq-firm = <0x91 0x24 0x00>;
				qcom,nq-clkreq = <0x91 0x1f 0x00>;
				interrupt-parent = <0x91>;
				interrupts = <0x25 0x00>;
				interrupt-names = "nfc_irq";
				pinctrl-names = "nfc_active", "nfc_suspend";
				pinctrl-0 = <0xf8 0xf9 0xfa>;
				pinctrl-1 = <0xfb 0xfc 0xfd>;
			};

			sec-nfc@27 {
				compatible = "sec-nfc";
				reg = <0x27>;
				interrupt-parent = <0x91>;
				interrupts = <0x25 0x00>;
				sec-nfc,ven-gpio = <0x91 0x0c 0x00>;
				sec-nfc,irq-gpio = <0x91 0x25 0x00>;
				sec-nfc,firm-gpio = <0x91 0x24 0x00>;
				sec-nfc,clk_req-gpio = <0x91 0x1f 0x00>;
				sec-nfc,pvdd-gpio = <0x91 0x44 0x00>;
				sec-nfc,clk_req_wake;
				sec-nfc,bootloader_ver = <0x06>;
				pinctrl-names = "default";
				pinctrl-0 = <0x59b 0x59c 0x59d 0x59e 0x59f>;
			};
		};

		i2c@884000 {
			compatible = "qcom,i2c-geni";
			reg = <0x884000 0x4000>;
			interrupts = <0x00 0x25a 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x40 0x1d 0x58 0x1d 0x59>;
			dmas = <0xef 0x00 0x01 0x03 0x40 0x00 0xef 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0xfe>;
			pinctrl-1 = <0xff>;
			qcom,wrapper-core = <0xee>;
			status = "disabled";
			phandle = <0x383>;
		};

		i2c@888000 {
			compatible = "qcom,i2c-geni";
			reg = <0x888000 0x4000>;
			interrupts = <0x00 0x25b 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x42 0x1d 0x58 0x1d 0x59>;
			dmas = <0xef 0x00 0x02 0x03 0x40 0x00 0xef 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x100>;
			pinctrl-1 = <0x101>;
			qcom,wrapper-core = <0xee>;
			status = "disabled";
			phandle = <0x384>;
		};

		i2c@88c000 {
			compatible = "qcom,i2c-geni";
			reg = <0x88c000 0x4000>;
			interrupts = <0x00 0x25c 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x44 0x1d 0x58 0x1d 0x59>;
			dmas = <0xef 0x00 0x03 0x03 0x40 0x00 0xef 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x102>;
			pinctrl-1 = <0x103>;
			qcom,wrapper-core = <0xee>;
			status = "disabled";
			phandle = <0x385>;
		};

		i2c@890000 {
			compatible = "qcom,i2c-geni";
			reg = <0x890000 0x4000>;
			interrupts = <0x00 0x25d 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x46 0x1d 0x58 0x1d 0x59>;
			dmas = <0xef 0x00 0x04 0x03 0x40 0x00 0xef 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x104>;
			pinctrl-1 = <0x560>;
			qcom,wrapper-core = <0xee>;
			status = "okay";
			phandle = <0x386>;

			sm5714@49 {
				status = "okay";
				compatible = "siliconmitus,sm5714mfd";
				reg = <0x49>;
				pinctrl-names = "default";
				pinctrl-0 = <0x561>;
				sm5714,irq-gpio = <0x91 0x21 0x00>;
				sm5714,wakeup;
			};

			pca9468@57 {
				compatible = "nxp,pca9468";
				reg = <0x57>;
				pinctrl-names = "default";
				pca9468,input-current-limit = <0x26e8f0>;
				pca9468,charging-current = <0x5b8d80>;
				pca9468,input-itopoff = <0x7a120>;
				pca9468,sense-resistance = <0x00>;
				pca9468,switching-frequency = <0x03>;
				pca9468,ntc-threshold = <0x00>;
				pca9468,ta-mode = <0x01>;
				pca9468,pps_reqen;
			};
		};

		i2c@894000 {
			compatible = "qcom,i2c-geni";
			reg = <0x894000 0x4000>;
			interrupts = <0x00 0x25e 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x48 0x1d 0x58 0x1d 0x59>;
			dmas = <0xef 0x00 0x05 0x03 0x40 0x00 0xef 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x106>;
			pinctrl-1 = <0x107>;
			qcom,wrapper-core = <0xee>;
			status = "disabled";
			phandle = <0x387>;
		};

		qcom,qup_uart@88c000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x44 0x1d 0x58 0x1d 0x59>;
			pinctrl-names = "default", "active", "sleep";
			pinctrl-0 = <0x108 0x109>;
			pinctrl-1 = <0x10a 0x10b 0x10c>;
			pinctrl-2 = <0x10a 0x10b 0x10c>;
			interrupts-extended = <0x19 0x00 0x25c 0x04 0x91 0x29 0x04>;
			qcom,wrapper-core = <0xee>;
			qcom,wakeup-byte = <0xfd>;
			status = "ok";
			phandle = <0x388>;
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0xac0000 0x2000>;
			qcom,msm-bus,num-paths = <0x02>;
			qcom,msm-bus,vectors-bus-ids = <0xb8 0x331 0x98 0x200>;
			qcom,iommu-atomic-ctx;
			phandle = <0x10f>;

			qcom,iommu_qupv3_1_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x1e 0x4c3 0x00>;
				phandle = <0x389>;
			};
		};

		qcom,gpi-dma@a00000 {
			#dma-cells = <0x05>;
			compatible = "qcom,gpi-dma";
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			interrupts = <0x00 0x285 0x00 0x00 0x286 0x00 0x00 0x287 0x00 0x00 0x288 0x00 0x00 0x289 0x00 0x00 0x28a 0x00 0x00 0x28b 0x00 0x00 0x28c 0x00 0x00 0x28d 0x00 0x00 0x28e 0x00>;
			qcom,max-num-gpii = <0x0a>;
			qcom,gpii-mask = <0x3f>;
			qcom,ev-factor = <0x02>;
			iommus = <0x1e 0x4d6 0x00>;
			qcom,smmu-cfg = <0x01>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iova-range = <0x00 0x100000 0x00 0x100000>;
			status = "ok";
			phandle = <0x110>;
		};

		spi@a80000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x4c 0x1d 0x5a 0x1d 0x5b>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x10d>;
			pinctrl-1 = <0x10e>;
			interrupts = <0x00 0x161 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x10f>;
			dmas = <0x110 0x00 0x00 0x01 0x40 0x00 0x110 0x01 0x00 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "okay";
			phandle = <0x38a>;
			qcom,set-miso-sampling;
			qcom,miso-sampling-ctrl-val = <0x02>;

			gw9558-spi@0 {
				compatible = "goodix,gw9558x_factory";
				reg = <0x00>;
				spi-max-frequency = <0x17d7840>;
				pinctrl-names = "default";
				pinctrl-0 = <0x564>;
				gpio-controller;
				#gpio-cells = <0x02>;
				goodix,btp-regulator = "VDD_BTP_3P3";
				goodix,gpio_reset = <0x91 0x5b 0x00>;
				goodix,chip_id = "GW9558";
				goodix,position = "11.81,-0.02,9.10,9.10,14.80,14.80,12.00,12.00,5.00";
				goodix,modelinfo = "A525";
				goodix,rb = "547,215,-1,FFFFFF,A9A9A9";
			};
		};

		spi@a88000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x50 0x1d 0x5a 0x1d 0x5b>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x111>;
			pinctrl-1 = <0x112>;
			interrupts = <0x00 0x163 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x10f>;
			dmas = <0x110 0x00 0x02 0x01 0x40 0x00 0x110 0x01 0x02 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x38b>;
		};

		spi@a90000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x54 0x1d 0x5a 0x1d 0x5b>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x113>;
			pinctrl-1 = <0x114>;
			interrupts = <0x00 0x165 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x10f>;
			dmas = <0x110 0x00 0x04 0x01 0x40 0x00 0x110 0x01 0x04 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x38c>;
		};

		spi@a94000 {
			compatible = "qcom,spi-geni";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xa94000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x56 0x1d 0x5a 0x1d 0x5b>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x115>;
			pinctrl-1 = <0x116>;
			interrupts = <0x00 0x166 0x04>;
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x10f>;
			dmas = <0x110 0x00 0x05 0x01 0x40 0x00 0x110 0x01 0x05 0x01 0x40 0x00>;
			dma-names = "tx", "rx";
			status = "disabled";
			phandle = <0x38d>;
		};

		i2c@a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa80000 0x4000>;
			interrupts = <0x00 0x161 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x4c 0x1d 0x5a 0x1d 0x5b>;
			dmas = <0x110 0x00 0x00 0x03 0x40 0x00 0x110 0x01 0x00 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x117>;
			pinctrl-1 = <0x118>;
			qcom,wrapper-core = <0x10f>;
			status = "disabled";
			phandle = <0x38e>;
		};

		i2c@a84000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa84000 0x4000>;
			interrupts = <0x00 0x162 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x4e 0x1d 0x5a 0x1d 0x5b>;
			dmas = <0x110 0x00 0x01 0x03 0x40 0x00 0x110 0x01 0x01 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x55b>;
			pinctrl-1 = <0x55c>;
			qcom,wrapper-core = <0x10f>;
			status = "ok";
			qcom,i2c-touch-active = "synaptics,tcm-i2c";
			phandle = <0x38f>;

			synaptics_tcm@20 {
				compatible = "synaptics,tcm-i2c";
				reg = <0x20>;
				interrupt-parent = <0x91>;
				interrupts = <0x09 0x2008>;
				pinctrl-names = "pmx_ts_active", "pmx_ts_suspend", "pmx_ts_release";
				pinctrl-0 = <0x11b>;
				pinctrl-1 = <0x11c 0x11d>;
				pinctrl-2 = <0x11e>;
				vdd-supply = <0xd0>;
				avdd-supply = <0x11f>;
				synaptics,pwr-reg-name = "avdd";
				synaptics,bus-reg-name = "vdd";
				synaptics,irq-gpio = <0x91 0x09 0x2008>;
				synaptics,irq-on-state = <0x00>;
				synaptics,reset-gpio = <0x91 0x08 0x00>;
				synaptics,reset-on-state = <0x00>;
				synaptics,reset-active-ms = <0x14>;
				synaptics,reset-delay-ms = <0xc8>;
				synaptics,power-delay-ms = <0xc8>;
				synaptics,ubl-i2c-addr = <0x20>;
				status = "disabled";
			};

			atmel_mxt_ts@4a {
				compatible = "atmel,maxtouch";
				reg = <0x4a>;
				interrupt-parent = <0x91>;
				interrupts = <0x09 0x2008>;
				avdd-supply = <0x11f>;
				vdd-supply = <0xd0>;
				pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
				pinctrl-0 = <0x11b>;
				pinctrl-1 = <0x11c 0x11d>;
				reset-gpios = <0x91 0x08 0x00>;
				irq-gpios = <0x91 0x09 0x2008>;
				atmel,xy_switch;
				atmel,panel-coords = <0x00 0x00 0x1df 0x31f>;
				atmel,display-coords = <0x00 0x00 0x153 0x301>;
				status = "disabled";
			};

			touchscreen@20 {
				status = "disabled";
				compatible = "zinitix,zt_ts_device";
				reg = <0x20>;
				pinctrl-names = "on_state", "off_state";
				pinctrl-0 = <0x55d>;
				pinctrl-1 = <0x55d>;
				avdd-supply = <0x11f>;
				zinitix,gpio_ldo_en;
				zinitix,irq_type = <0x2008>;
				zinitix,x_resolution = <0x438>;
				zinitix,y_resolution = <0x960>;
				zinitix,page_size = <0x80>;
				zinitix,irq_gpio = <0x91 0x09 0x2008>;
				zinitix,chip_name = "ZT7650";
				zinitix,firmware_name = "tsp_zinitix/zt7650_a52.bin";
				zinitix,spay;
				zinitix,aod;
				zinitix,aot;
				zinitix,mis_cal_check;
				support_ear_detect_mode;
				support_dex_mode;
				zinitix,bringup = <0x00>;
				zinitix,ss_touch_num = <0x01>;
				phandle = <0x5c6>;
			};

			touchscreen@49 {
				status = "okay";
				compatible = "stm,fts_touch";
				reg = <0x49>;
				pinctrl-names = "default";
				pinctrl-0 = <0x55d>;
				dvdd-supply = <0xd0>;
				avdd-supply = <0x11f>;
				stm,irq_gpio = <0x91 0x09 0x2008>;
				stm,max_coords = <0xfff 0xfff>;
				stm,firmware_name = "tsp_stm/fts5cu56a_a52.bin";
				stm,tclm_level = <0x02>;
				stm,afe_base = <0x14>;
				stm,bringup = <0x00>;
				stm,support_fod;
				stm,enable_settings_aot;
				support_ear_detect;
				support_mis_calibration_test;
				support_dex_mode;
				support_open_short_test;
				support_sram_test;
				stm,ss_touch_num = <0x01>;
				phandle = <0x5c7>;
			};

			sm5714-fled {
				compatible = "siliconmitus,sm5714-fled";
				reg = <0x49>;
				status = "okay";
				slave-addr = <0x92>;
				flash-en-gpio = <0x91 0x16 0x00>;
				torch-en-gpio = <0x91 0x43 0x00>;
				flash-brightness = <0x0f>;
				preflash-brightness = <0x07>;
				torch-brightness = <0x07>;
				factory_current = <0x00>;
				timeout = <0xff>;
			};
		};

		i2c@a88000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa88000 0x4000>;
			interrupts = <0x00 0x163 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x50 0x1d 0x5a 0x1d 0x5b>;
			dmas = <0x110 0x00 0x02 0x03 0x40 0x00 0x110 0x01 0x02 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x120>;
			pinctrl-1 = <0x121>;
			qcom,wrapper-core = <0x10f>;
			status = "disabled";
			phandle = <0x390>;
		};

		i2c@a8c000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa8c000 0x4000>;
			interrupts = <0x00 0x164 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x52 0x1d 0x5a 0x1d 0x5b>;
			dmas = <0x110 0x00 0x03 0x03 0x40 0x00 0x110 0x01 0x03 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x122>;
			pinctrl-1 = <0x123>;
			qcom,wrapper-core = <0x10f>;
			status = "ok";
			phandle = <0x391>;

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				reg = <0x42>;
				pinctrl-names = "default";
				pinctrl-0 = <0x124>;
				phandle = <0x2d6>;
				status = "disabled";
			};

			qcom,pm8008@8 {
				compatible = "qcom,i2c-pmic";
				reg = <0x08>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				phandle = <0x392>;
				status = "disabled";

				qcom,pm8008-chip@900 {
					compatible = "qcom,pm8008-chip";
					reg = <0x900>;
					pinctrl-names = "default";
					pinctrl-0 = <0x125>;
					phandle = <0x393>;

					qcom,pm8008-chip-en {
						regulator-name = "pm8008-chip-en";
						phandle = <0x127>;
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100>;
				};

				pinctrl@c000 {
					compatible = "qcom,spmi-gpio";
					reg = <0xc000 0x200>;
					interrupts = <0x00 0xc0 0x00 0x00 0x00 0xc1 0x00 0x00>;
					interrupt-names = "pm8008_gpio1", "pm8008_gpio2";
					gpio-controller;
					#gpio-cells = <0x02>;
					phandle = <0x394>;

					gpio1_active {

						pm8008_gpio1_active {
							pins = "gpio1";
							function = "normal";
							power-source = <0x01>;
							bias-disable;
							input-enable;
							phandle = <0x126>;
						};
					};
				};
			};

			qcom,pm8008@9 {
				compatible = "qcom,i2c-pmic";
				reg = <0x09>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				pinctrl-names = "default";
				pinctrl-0 = <0x126>;
				phandle = <0x395>;
				status = "disabled";

				qcom,pm8008-regulator {
					compatible = "qcom,pm8008-regulator";
					pm8008_en-supply = <0x127>;
					vdd_l1_l2-supply = <0x128>;
					vdd_l3_l4-supply = <0x129>;
					vdd_l5-supply = <0x12a>;
					vdd_l6-supply = <0x129>;
					vdd_l7-supply = <0x129>;
					phandle = <0x396>;

					qcom,pm8008-l1@4000 {
						reg = "@";
						regulator-name = "pm8008_l1";
						regulator-min-microvolt = <0x80e80>;
						regulator-max-microvolt = <0x10d880>;
						qcom,min-dropout-voltage = <0x36ee8>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x397>;
					};

					qcom,pm8008-l2@4100 {
						reg = "A";
						regulator-name = "pm8008_l2";
						regulator-min-microvolt = <0x80e80>;
						regulator-max-microvolt = <0x124f80>;
						qcom,min-dropout-voltage = <0x124f8>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x398>;
					};

					qcom,pm8008-l3@4200 {
						reg = "B";
						regulator-name = "pm8008_l3";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						qcom,min-dropout-voltage = <0x30d40>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x399>;
					};

					qcom,pm8008-l4@4300 {
						reg = "C";
						regulator-name = "pm8008_l4";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						qcom,min-dropout-voltage = <0x30d40>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x39a>;
					};

					qcom,pm8008-l5@4400 {
						reg = "D";
						regulator-name = "pm8008_l5";
						regulator-min-microvolt = <0x16e360>;
						regulator-max-microvolt = <0x1b7740>;
						qcom,min-dropout-voltage = <0x30d40>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x39b>;
					};

					qcom,pm8008-l6@4400 {
						reg = "E";
						regulator-name = "pm8008_l6";
						regulator-min-microvolt = <0x16e360>;
						regulator-max-microvolt = <0x2ab980>;
						qcom,min-dropout-voltage = <0x493e0>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x39c>;
					};

					qcom,pm8008-l7@4400 {
						reg = "F";
						regulator-name = "pm8008_l7";
						regulator-min-microvolt = <0x16e360>;
						regulator-max-microvolt = <0x33e140>;
						qcom,min-dropout-voltage = <0x493e0>;
						qcom,hpm-min-load = <0x2710>;
						phandle = <0x39d>;
					};
				};
			};

			qcom,actuator@0xC {
				cell-index = <0x00>;
				reg = <0x0c>;
				slave-addr = <0x18>;
				compatible = "i2c_actuator";
				rgltr-cntrl-support;
				cam_vio-supply = <0x572>;
				cam_vaf-supply = <0x569>;
				regulator-names = "cam_vio", "cam_vaf";
				rgltr-min-voltage = <0x1b7740 0x2ab980>;
				rgltr-max-voltage = <0x1b7740 0x2ab980>;
				rgltr-load-current = <0x30d40 0x30d40>;
				phandle = <0x56e>;
			};

			qcom,eeprom@50 {
				cell-index = <0x00>;
				reg = <0x50>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x01>;
				slave-addr = <0xa0>;
				sensor-mode = <0x00>;
				qcom,cam-power-seq-type = "sensor_vreg", "sensor_vreg";
				qcom,cam-power-seq-val = "cam_vaf", "cam_vio";
				qcom,cam-power-seq-cfg-val = <0x01 0x01>;
				qcom,cam-power-seq-delay = <0x02 0x02>;
				cam_vaf-supply = <0x569>;
				cam_vio-supply = <0x572>;
				regulator-names = "cam_vaf", "cam_vio";
				rgltr-min-voltage = <0x2ab980 0x1b7740>;
				rgltr-max-voltage = <0x2ab980 0x1b7740>;
				rgltr-load-current = <0x30d40 0x30d40>;
				sensor-position = <0x00>;
				rgltr-cntrl-support;
				phandle = <0x570>;
			};

			qcom,eeprom@51 {
				cell-index = <0x01>;
				reg = <0x51>;
				compatible = "qcom,eeprom";
				i2c-freq-mode = <0x01>;
				slave-addr = <0xa2>;
				qcom,cam-power-seq-val = "cam_vio";
				qcom,cam-power-seq-cfg-val = <0x01>;
				qcom,cam-power-seq-delay = <0x02>;
				cam_vio-supply = <0x572>;
				regulator-names = "cam_vio";
				rgltr-min-voltage = <0x1b7740>;
				rgltr-max-voltage = <0x1b7740>;
				rgltr-load-current = <0x30d40>;
				sensor-mode = <0x00>;
				sensor-position = <0x01>;
				rgltr-cntrl-support;
				phandle = <0x58b>;
			};
		};

		i2c@a90000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa90000 0x4000>;
			interrupts = <0x00 0x165 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x54 0x1d 0x5a 0x1d 0x5b>;
			dmas = <0x110 0x00 0x04 0x03 0x40 0x00 0x110 0x01 0x04 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x12b>;
			pinctrl-1 = <0x12c>;
			qcom,wrapper-core = <0x10f>;
			status = "ok";
			phandle = <0x39e>;

			qcom,ois@62 {
				compatible = "qcom,ois";
				cell-index = <0x00>;
				reg = <0x62>;
				slave-addr = <0xc4>;
				slave-id = <0x460>;
				cam_vaf-supply = <0x569>;
				regulator-names = "cam_vaf";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x2ab980>;
				rgltr-max-voltage = <0x2ab980>;
				rgltr-load-current = <0x30d40>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x56a 0x56b>;
				pinctrl-1 = <0x56c 0x56d>;
				gpio-no-mux = <0x00>;
				gpios = <0x91 0x20 0x00 0x91 0x2b 0x00 0x91 0x3f 0x00>;
				gpio-reset = <0x00>;
				gpio-custom1 = <0x01>;
				gpio-vio = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x00 0x00 0x00>;
				gpio-req-tbl-label = "MCU_RESET0", "MCU_BOOT0", "MCU_VIO";
				status = "ok";
				phandle = <0x571>;
			};
		};

		i2c@a94000 {
			compatible = "qcom,i2c-geni";
			reg = <0xa94000 0x4000>;
			interrupts = <0x00 0x166 0x04>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x56 0x1d 0x5a 0x1d 0x5b>;
			dmas = <0x110 0x00 0x05 0x03 0x40 0x00 0x110 0x01 0x05 0x03 0x40 0x00>;
			dma-names = "tx", "rx";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x12d>;
			pinctrl-1 = <0x562>;
			qcom,wrapper-core = <0x10f>;
			status = "okay";
			phandle = <0x39f>;

			usbpd-sm5714@33 {
				status = "okay";
				compatible = "sm5714-usbpd";
				reg = <0x33>;
				pinctrl-names = "default";
				pinctrl-0 = <0x563>;
				usbpd,usbpd_int = <0x91 0x68 0x00>;
				support_pd_role_swap;

				pdic-manager {
					pdic,max_power = <0x1388>;
					pdic_op_power = <0x9c4>;
					pdic_max_voltage = <0x1770>;
					pdic_max_current = <0x7d0>;
					pdic,min_current = <0x1f4>;
					pdic,giveback = <0x00>;
					pdic,usb_com_capable = <0x01>;
					pdic,no_usb_suspend = <0x01>;
					source,max_voltage = <0x1388>;
					source,min_voltage = <0xfa0>;
					source,max_power = <0x9c4>;
				};
			};
		};

		qcom,qup_uart@a88000 {
			compatible = "qcom,msm-geni-console";
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x50 0x1d 0x5a 0x1d 0x5b>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x12f>;
			pinctrl-1 = <0x130>;
			interrupts = <0x00 0x163 0x04>;
			qcom,wrapper-core = <0x10f>;
			status = "ok";
			phandle = <0x3a0>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0x0d>;
			qcom,firmware-name = "a615_zap";
			phandle = <0x3a1>;
		};

		qcom,kgsl-busmon {
			label = "kgsl-busmon";
			compatible = "qcom,kgsl-busmon";
			phandle = <0x3a2>;
		};

		qcom,kgsl-3d0@5000000 {
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			status = "ok";
			reg = <0x5000000 0x40000 0x5061000 0x800 0x509e000 0x1000 0x780000 0x6300>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "cx_misc", "qfprom_memory";
			interrupts = <0x00 0x12c 0x04>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,id = <0x00>;
			qcom,chipid = <0x6010800>;
			qcom,gpu-quirk-hfi-use-reg;
			qcom,gpu-quirk-secvid-set-once;
			qcom,idle-timeout = <0x50>;
			qcom,no-nap;
			qcom,highest-bank-bit = <0x0e>;
			qcom,min-access-length = <0x20>;
			qcom,ubwc-mode = <0x02>;
			qcom,snapshot-size = <0x200000>;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			#cooling-cells = <0x02>;
			clocks = <0x59 0x11 0x59 0x0e 0x1d 0x1a 0x1d 0x2a 0x59 0x0b>;
			clock-names = "core_clk", "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "gmu_clk";
			qcom,gpubw-dev = <0x131>;
			qcom,bus-control;
			qcom,msm-bus,name = "grp3d";
			qcom,bus-width = <0x20>;
			qcom,msm-bus,num-cases = <0x0d>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x00 0x00 0x1a 0x200 0x00 0x61a80 0x1a 0x200 0x00 0xc3500 0x1a 0x200 0x00 0x124f80 0x1a 0x200 0x00 0x1b86e0 0x1a 0x200 0x00 0x2162e0 0x1a 0x200 0x00 0x2990a0 0x1a 0x200 0x00 0x325aa0 0x1a 0x200 0x00 0x3e12a0 0x1a 0x200 0x00 0x5294a0 0x1a 0x200 0x00 0x5ee8e0 0x1a 0x200 0x00 0x6e1b80 0x1a 0x200 0x00 0x823020>;
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <0xe8>;
			vdd-supply = <0x132>;
			cache-slice-names = "gpu", "gpuhtw";
			cache-slices = <0x133 0x0c 0x133 0x0b>;
			qcom,pm-qos-active-latency = <0x43>;
			qcom,pm-qos-wakeup-latency = <0x43>;
			qcom,enable-ca-jump;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,gpu-speed-bin = <0x6004 0x1fe00000 0x15>;
			phandle = <0x53>;

			qcom,gpu-mempools {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x00>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <0x01>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <0x02>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x03>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x00>;
					qcom,initial-pwrlevel = <0x06>;
					qcom,ca-target-pwrlevel = <0x05>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x312c8040>;
						qcom,bus-freq = <0x0c>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x2faf0800>;
						qcom,bus-freq = <0x0c>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x0a>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x05>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x07>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0xae>;
					qcom,initial-pwrlevel = <0x06>;
					qcom,ca-target-pwrlevel = <0x05>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x312c8040>;
						qcom,bus-freq = <0x0c>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x2faf0800>;
						qcom,bus-freq = <0x0c>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x0a>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x05>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x07>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x07>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0xa9>;
					qcom,initial-pwrlevel = <0x05>;
					qcom,ca-target-pwrlevel = <0x04>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x2faf0800>;
						qcom,bus-freq = <0x0c>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0c>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x0a>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x05>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x07>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x82>;
					qcom,initial-pwrlevel = <0x04>;
					qcom,ca-target-pwrlevel = <0x03>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x245bdc80>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x0a>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x05>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x07>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-4 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x6b>;
					qcom,initial-pwrlevel = <0x03>;
					qcom,ca-target-pwrlevel = <0x02>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x1e0a6e00>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x09>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x05>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};

				qcom,gpu-pwrlevels-5 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,speed-bin = <0x9f>;
					qcom,initial-pwrlevel = <0x05>;
					qcom,ca-target-pwrlevel = <0x04>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x00>;
						qcom,gpu-freq = <0x2cb41780>;
						qcom,bus-freq = <0x0b>;
						qcom,bus-min = <0x0a>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x01>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,bus-freq = <0x0a>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x02>;
						qcom,gpu-freq = <0x21ad3740>;
						qcom,bus-freq = <0x09>;
						qcom,bus-min = <0x08>;
						qcom,bus-max = <0x0b>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x03>;
						qcom,gpu-freq = <0x19a14780>;
						qcom,bus-freq = <0x08>;
						qcom,bus-min = <0x07>;
						qcom,bus-max = <0x0a>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x04>;
						qcom,gpu-freq = <0x1528dec0>;
						qcom,bus-freq = <0x07>;
						qcom,bus-min = <0x05>;
						qcom,bus-max = <0x08>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x05>;
						qcom,gpu-freq = <0xfea18c0>;
						qcom,bus-freq = <0x05>;
						qcom,bus-min = <0x04>;
						qcom,bus-max = <0x07>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x06>;
						qcom,gpu-freq = <0x00>;
						qcom,bus-freq = <0x00>;
						qcom,bus-min = <0x00>;
						qcom,bus-max = <0x00>;
					};
				};
			};
		};

		qcom,kgsl-iommu@5040000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x5040000 0x10000>;
			qcom,protect = <0x40000 0x10000>;
			qcom,micro-mmu-control = <0x6000>;
			clocks = <0x1d 0x27 0x1d 0x1a 0x1d 0x2a>;
			clock-names = "iface_clk", "mem_clk", "mem_iface_clk";
			qcom,secure_align_mask = <0xfff>;
			qcom,retention;
			qcom,hyp_secure_alloc;
			phandle = <0x3a3>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_user";
				iommus = <0xeb 0x00>;
				qcom,gpu-offset = <0x48000>;
				phandle = <0x3a4>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xeb 0x02>;
				phandle = <0x3a5>;
			};
		};

		qcom,gmu@506a000 {
			label = "kgsl-gmu";
			compatible = "qcom,gpu-gmu";
			reg = <0x506a000 0x31000 0xb290000 0x10000 0xb490000 0x10000>;
			reg-names = "kgsl_gmu_reg", "kgsl_gmu_pdc_cfg", "kgsl_gmu_pdc_seq";
			interrupts = <0x00 0x130 0x04 0x00 0x131 0x04>;
			interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";
			qcom,msm-bus,name = "cnoc";
			qcom,msm-bus,num-cases = <0x02>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x2734 0x00 0x00 0x1a 0x2734 0x00 0x64>;
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <0xe8>;
			vdd-supply = <0x132>;
			clocks = <0x59 0x0b 0x59 0x0e 0x1d 0x1a 0x1d 0x2a>;
			clock-names = "gmu_clk", "cxo_clk", "axi_clk", "memnoc_clk";
			phandle = <0x54>;

			qcom,gmu-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,gmu-pwrlevels";

				qcom,gmu-pwrlevel@0 {
					reg = <0x00>;
					qcom,gmu-freq = <0x00>;
				};

				qcom,gmu-pwrlevel@1 {
					reg = <0x01>;
					qcom,gmu-freq = <0xbebc200>;
				};
			};

			gmu_user {
				compatible = "qcom,smmu-gmu-user-cb";
				iommus = <0xeb 0x04>;
				phandle = <0x3a6>;
			};

			gmu_kernel {
				compatible = "qcom,smmu-gmu-kernel-cb";
				iommus = <0xeb 0x05>;
				phandle = <0x3a7>;
			};
		};

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			reg = <0x16e0000 0x15080 0x1700000 0x1f880 0x1500000 0x28000 0x9160000 0x3200 0x9680000 0x3e200 0x1620000 0x4000 0x1740000 0x1c100 0x1620000 0x17080 0x1620000 0x4000 0x1700000 0x1f880 0x9990000 0x1600 0x1620000 0x4000 0x1620000 0x4000>;
			reg-names = "aggre1_noc-base", "aggre2_noc-base", "config_noc-base", "dc_noc-base", "gem_noc-base", "mc_virt-base", "mmss_noc-base", "system_noc-base", "ipa_virt-base", "compute_noc-base", "npu_noc-base", "qup_virt-base", "camnoc_virt-base";
			mbox-names = "apps_rsc", "disp_rsc";
			mboxes = <0x50 0x00 0x134 0x00>;
			phandle = <0x3a8>;

			rsc-apps {
				cell-id = <0x1f40>;
				label = "apps_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x02>;
				phandle = <0x135>;
			};

			rsc-disp {
				cell-id = <0x1f41>;
				label = "disp_rsc";
				qcom,rsc-dev;
				qcom,req_state = <0x03>;
				phandle = <0x136>;
			};

			bcm-acv {
				cell-id = <0x1b7e>;
				label = "ACV";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x1c2>;
			};

			bcm-alc {
				cell-id = <0x1b7f>;
				label = "ALC";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x3a9>;
			};

			bcm-mc0 {
				cell-id = <0x1b58>;
				label = "MC0";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x1c1>;
			};

			bcm-sh0 {
				cell-id = <0x1b5b>;
				label = "SH0";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x1bf>;
			};

			bcm-mm0 {
				cell-id = <0x1b63>;
				label = "MM0";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x1c4>;
			};

			bcm-co0 {
				cell-id = <0x1b81>;
				label = "CO0";
				qcom,bcm-name = "CO0";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x1b5>;
			};

			bcm-ce0 {
				cell-id = <0x1b7a>;
				label = "CE0";
				qcom,bcm-name = "CE0";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x13e>;
			};

			bcm-ip0 {
				cell-id = <0x1b7b>;
				label = "IP0";
				qcom,bcm-name = "IP0";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x1c0>;
			};

			bcm-cn0 {
				cell-id = <0x1b7c>;
				label = "CN0";
				qcom,bcm-name = "CN0";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x17a>;
			};

			bcm-mm1 {
				cell-id = <0x1b64>;
				label = "MM1";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x141>;
			};

			bcm-cn1 {
				cell-id = <0x1b7d>;
				label = "CN1";
				qcom,bcm-name = "CN1";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x13a>;
			};

			bcm-sh2 {
				cell-id = <0x1b5d>;
				label = "SH2";
				qcom,bcm-name = "SH2";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x182>;
			};

			bcm-mm2 {
				cell-id = <0x1b65>;
				label = "MM2";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x1c6>;
			};

			bcm-co2 {
				cell-id = <0x1b83>;
				label = "CO2";
				qcom,bcm-name = "CO2";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x144>;
			};

			bcm-qup0 {
				cell-id = <0x1b80>;
				label = "QUP0";
				qcom,bcm-name = "QUP0";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x19a>;
			};

			bcm-sh3 {
				cell-id = <0x1b5e>;
				label = "SH3";
				qcom,bcm-name = "SH3";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x185>;
			};

			bcm-co3 {
				cell-id = <0x1b84>;
				label = "CO3";
				qcom,bcm-name = "CO3";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x145>;
			};

			bcm-sh4 {
				cell-id = <0x1b5f>;
				label = "SH4";
				qcom,bcm-name = "SH4";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x181>;
			};

			bcm-sn0 {
				cell-id = <0x1b6a>;
				label = "SN0";
				qcom,bcm-name = "SN0";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x1ca>;
			};

			bcm-sn1 {
				cell-id = <0x1b6b>;
				label = "SN1";
				qcom,bcm-name = "SN1";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x1cb>;
			};

			bcm-sn2 {
				cell-id = <0x1b6c>;
				label = "SN2";
				qcom,bcm-name = "SN2";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x1a9>;
			};

			bcm-sn3 {
				cell-id = <0x1b6d>;
				label = "SN3";
				qcom,bcm-name = "SN3";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x1cc>;
			};

			bcm-sn4 {
				cell-id = <0x1b6e>;
				label = "SN4";
				qcom,bcm-name = "SN4";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x1cd>;
			};

			bcm-sn7 {
				cell-id = <0x1b71>;
				label = "SN7";
				qcom,bcm-name = "SN7";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x1a4>;
			};

			bcm-sn9 {
				cell-id = <0x1b73>;
				label = "SN9";
				qcom,bcm-name = "SN9";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x1a6>;
			};

			bcm-sn10 {
				cell-id = <0x1b74>;
				label = "SN10";
				qcom,bcm-name = "SN10";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x3aa>;
			};

			bcm-sn12 {
				cell-id = <0x1b76>;
				label = "SN12";
				qcom,bcm-name = "SN12";
				qcom,rscs = <0x135>;
				qcom,bcm-dev;
				phandle = <0x1a7>;
			};

			bcm-acv_display {
				cell-id = <0x697e>;
				label = "ACV_DISPLAY";
				qcom,bcm-name = "ACV";
				qcom,rscs = <0x136>;
				qcom,bcm-dev;
				phandle = <0x1d1>;
			};

			bcm-alc_display {
				cell-id = <0x697f>;
				label = "ALC_DISPLAY";
				qcom,bcm-name = "ALC";
				qcom,rscs = <0x136>;
				qcom,bcm-dev;
				phandle = <0x3ab>;
			};

			bcm-mc0_display {
				cell-id = <0x6978>;
				label = "MC0_DISPLAY";
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x136>;
				qcom,bcm-dev;
				phandle = <0x1d0>;
			};

			bcm-sh0_display {
				cell-id = <0x6979>;
				label = "SH0_DISPLAY";
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x136>;
				qcom,bcm-dev;
				phandle = <0x1cf>;
			};

			bcm-mm0_display {
				cell-id = <0x697a>;
				label = "MM0_DISPLAY";
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x136>;
				qcom,bcm-dev;
				phandle = <0x1d3>;
			};

			bcm-mm1_display {
				cell-id = <0x697b>;
				label = "MM1_DISPLAY";
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x136>;
				qcom,bcm-dev;
				phandle = <0x1b0>;
			};

			bcm-mm2_display {
				cell-id = <0x697c>;
				label = "MM2_DISPLAY";
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x136>;
				qcom,bcm-dev;
				phandle = <0x1d5>;
			};

			fab-aggre1_noc {
				cell-id = <0x1802>;
				label = "fab-aggre1_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre1_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x4000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x138>;
			};

			fab-aggre2_noc {
				cell-id = <0x1803>;
				label = "fab-aggre2_noc";
				qcom,fab-dev;
				qcom,base-name = "aggre2_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x5000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x13c>;
			};

			fab-compute_noc {
				cell-id = <0x180b>;
				label = "fab-compute_noc";
				qcom,fab-dev;
				qcom,base-name = "compute_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0xe000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x143>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				label = "fab-config_noc";
				qcom,fab-dev;
				qcom,base-name = "config_noc-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x179>;
			};

			fab-dc_noc {
				cell-id = <0x1806>;
				label = "fab-dc_noc";
				qcom,fab-dev;
				qcom,base-name = "dc_noc-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x17d>;
			};

			fab-gem_noc {
				cell-id = <0x180c>;
				label = "fab-gem_noc";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2b000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x180>;
			};

			fab-ipa_virt {
				cell-id = <0x1809>;
				label = "fab-ipa_virt";
				qcom,fab-dev;
				qcom,base-name = "ipa_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x187>;
			};

			fab-mc_virt {
				cell-id = <0x1807>;
				label = "fab-mc_virt";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x189>;
			};

			fab-mmss_noc {
				cell-id = <0x800>;
				label = "fab-mmss_noc";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x18b>;
			};

			fab-npu_noc {
				cell-id = <0x1811>;
				label = "fab-npu_noc";
				qcom,fab-dev;
				qcom,base-name = "npu_noc-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x18f>;
			};

			fab-qup_virt {
				cell-id = <0x180d>;
				label = "fab-qup_virt";
				qcom,fab-dev;
				qcom,base-name = "qup_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x199>;
			};

			fab-system_noc {
				cell-id = <0x400>;
				label = "fab-system_noc";
				qcom,fab-dev;
				qcom,base-name = "system_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0xb000>;
				qcom,sbm-offset = <0x00>;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x19d>;
			};

			fab-gem_noc_display {
				cell-id = <0x6593>;
				label = "fab-gem_noc_display";
				qcom,fab-dev;
				qcom,base-name = "gem_noc-base";
				qcom,qos-off = <0x80>;
				qcom,base-offset = <0x2b000>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x1ab>;
			};

			fab-mc_virt_display {
				cell-id = <0x6590>;
				label = "fab-mc_virt_display";
				qcom,fab-dev;
				qcom,base-name = "mc_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x1ad>;
			};

			fab-mmss_noc_display {
				cell-id = <0x6592>;
				label = "fab-mmss_noc_display";
				qcom,fab-dev;
				qcom,base-name = "mmss_noc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x9000>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x01>;
				clocks;
				phandle = <0x1af>;
			};

			fab-camnoc_virt {
				cell-id = <0x180a>;
				label = "fab-camnoc_virt";
				qcom,fab-dev;
				qcom,base-name = "camnoc_virt-base";
				qcom,qos-off = <0x00>;
				qcom,base-offset = <0x00>;
				qcom,sbm-offset = <0x00>;
				qcom,bypass-qos-prg;
				clocks;
				phandle = <0x140>;
			};

			mas-qhm-a1noc-cfg {
				cell-id = <0x79>;
				label = "mas-qhm-a1noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x137>;
				qcom,bus-dev = <0x138>;
				phandle = <0x1b6>;
			};

			mas-qhm-qspi {
				cell-id = <0xa2>;
				label = "mas-qhm-qspi";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x05>;
				qcom,connections = <0x139>;
				qcom,bus-dev = <0x138>;
				qcom,bcms = <0x13a>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3ac>;
			};

			mas-qhm-qup-0 {
				cell-id = <0x97>;
				label = "mas-qhm-qup-0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x06>;
				qcom,connections = <0x139>;
				qcom,bus-dev = <0x138>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3ad>;
			};

			mas-xm-emmc {
				cell-id = <0x96>;
				label = "mas-xm-emmc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x03>;
				qcom,connections = <0x139>;
				qcom,bus-dev = <0x138>;
				qcom,bcms = <0x13a>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3ae>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				label = "mas-xm-sdc2";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x01>;
				qcom,connections = <0x139>;
				qcom,bus-dev = <0x138>;
				qcom,bcms = <0x13a>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3af>;

				qcom,node-qos-clks {
					clocks = <0x1d 0x09>;
					clock-names = "clk-aggre-ufs-phy-axi-no-rate";
				};
			};

			mas-xm-ufs-mem {
				cell-id = <0x7b>;
				label = "mas-xm-ufs-mem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x04>;
				qcom,connections = <0x139>;
				qcom,bus-dev = <0x138>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3b0>;
			};

			mas-qhm-a2noc-cfg {
				cell-id = <0x7c>;
				label = "mas-qhm-a2noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x13b>;
				qcom,bus-dev = <0x13c>;
				phandle = <0x1b7>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x06>;
				qcom,connections = <0x13d>;
				qcom,bus-dev = <0x13c>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3b1>;
			};

			mas-qhm-qup-1 {
				cell-id = <0x98>;
				label = "mas-qhm-qup-1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x04>;
				qcom,connections = <0x13d>;
				qcom,bus-dev = <0x13c>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3b2>;
			};

			mas-qxm-crypto {
				cell-id = <0x7d>;
				label = "mas-qxm-crypto";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x01>;
				qcom,connections = <0x13d>;
				qcom,bus-dev = <0x13c>;
				qcom,bcms = <0x13e>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3b3>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0x13d>;
				qcom,bus-dev = <0x13c>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				qcom,defer-init-qos;
				qcom,node-qos-bcms = <0x1b7b 0x00 0x01>;
				phandle = <0x3b4>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x07>;
				qcom,connections = <0x13d>;
				qcom,bus-dev = <0x13c>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3b5>;
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x08>;
				qcom,connections = <0x13d>;
				qcom,bus-dev = <0x13c>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3b6>;

				qcom,node-qos-clks {
					clocks = <0x1d 0x0b>;
					clock-names = "clk-aggre-usb3-prim-axi-no-rate";
				};
			};

			mas-qxm-camnoc-hf0-uncomp {
				cell-id = <0x92>;
				label = "mas-qxm-camnoc-hf0-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x13f>;
				qcom,bus-dev = <0x140>;
				qcom,bcms = <0x141>;
				phandle = <0x3b7>;
			};

			mas-qxm-camnoc-hf1-uncomp {
				cell-id = <0x93>;
				label = "mas-qxm-camnoc-hf1-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x13f>;
				qcom,bus-dev = <0x140>;
				qcom,bcms = <0x141>;
				phandle = <0x3b8>;
			};

			mas-qxm-camnoc-sf-uncomp {
				cell-id = <0x94>;
				label = "mas-qxm-camnoc-sf-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x13f>;
				qcom,bus-dev = <0x140>;
				qcom,bcms = <0x141>;
				phandle = <0x3b9>;
			};

			mas-qnm-npu {
				cell-id = <0x9a>;
				label = "mas-qnm-npu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x01 0x03>;
				qcom,connections = <0x142>;
				qcom,bus-dev = <0x143>;
				qcom,bcms = <0x144>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x3ba>;
			};

			mas-qxm-npu-dsp {
				cell-id = <0xb9>;
				label = "mas-qxm-npu-dsp";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x05>;
				qcom,connections = <0x142>;
				qcom,bus-dev = <0x143>;
				qcom,bcms = <0x145>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x3bb>;
			};

			mas-qnm-snoc {
				cell-id = <0x2733>;
				label = "mas-qnm-snoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x146 0x147 0x148 0x149 0x14a 0x14b 0x14c 0x14d 0x14e 0x14f 0x150 0x151 0x152 0x153 0x154 0x155 0x156 0x157 0x158 0x159 0x15a 0x15b 0x15c 0x15d 0x15e 0x15f 0x160 0x161 0x162 0x163 0x164 0x165 0x166 0x167 0x168 0x169 0x16a 0x16b 0x16c 0x16d 0x16e 0x16f 0x170 0x171 0x172 0x173 0x174 0x175 0x176 0x177 0x178>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x1c7>;
			};

			mas-xm-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-xm-qdss-dap";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x146 0x147 0x148 0x149 0x14a 0x14b 0x14c 0x14d 0x14e 0x14f 0x150 0x151 0x152 0x153 0x154 0x155 0x156 0x157 0x158 0x159 0x15a 0x15b 0x15c 0x15d 0x15e 0x15f 0x160 0x161 0x162 0x163 0x164 0x165 0x166 0x167 0x168 0x169 0x16a 0x16b 0x16c 0x16d 0x16e 0x16f 0x170 0x171 0x172 0x173 0x174 0x175 0x176 0x177 0x178>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x3bc>;
			};

			mas-qhm-cnoc-dc-noc {
				cell-id = <0x7e>;
				label = "mas-qhm-cnoc-dc-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x17b 0x17c>;
				qcom,bus-dev = <0x17d>;
				phandle = <0x1b8>;
			};

			mas-acm-apps {
				cell-id = <0x01>;
				label = "mas-acm-apps";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x60 0x62>;
				qcom,connections = <0x17e 0x17f>;
				qcom,bus-dev = <0x180>;
				qcom,bcms = <0x181>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x3bd>;
			};

			mas-acm-sys-tcu {
				cell-id = <0x9c>;
				label = "mas-acm-sys-tcu";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x180>;
				qcom,connections = <0x17e 0x17f>;
				qcom,bus-dev = <0x180>;
				qcom,bcms = <0x182>;
				qcom,ap-owned;
				qcom,prio = <0x06>;
				phandle = <0x3be>;
			};

			mas-qhm-gemnoc-cfg {
				cell-id = <0x9d>;
				label = "mas-qhm-gemnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x183 0x184>;
				qcom,bus-dev = <0x180>;
				phandle = <0x1bc>;
			};

			mas-qnm-cmpnoc {
				cell-id = <0x9e>;
				label = "mas-qnm-cmpnoc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x40>;
				qcom,connections = <0x17e 0x17f>;
				qcom,bus-dev = <0x180>;
				qcom,bcms = <0x185>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x1b4>;
			};

			mas-qnm-mnoc-hf {
				cell-id = <0x84>;
				label = "mas-qnm-mnoc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x80>;
				qcom,connections = <0x17e>;
				qcom,bus-dev = <0x180>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x1c3>;
			};

			mas-qnm-mnoc-sf {
				cell-id = <0x85>;
				label = "mas-qnm-mnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x140>;
				qcom,connections = <0x17e 0x17f>;
				qcom,bus-dev = <0x180>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x1c5>;
			};

			mas-qnm-snoc-gc {
				cell-id = <0x86>;
				label = "mas-qnm-snoc-gc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xc0>;
				qcom,connections = <0x17e>;
				qcom,bus-dev = <0x180>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x1c8>;
			};

			mas-qnm-snoc-sf {
				cell-id = <0x87>;
				label = "mas-qnm-snoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0xa0>;
				qcom,connections = <0x17e>;
				qcom,bus-dev = <0x180>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x1c9>;
			};

			mas-qxm-gpu {
				cell-id = <0x1a>;
				label = "mas-qxm-gpu";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,qport = <0x120 0x121>;
				qcom,connections = <0x17e 0x17f>;
				qcom,bus-dev = <0x180>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				phandle = <0x3bf>;
			};

			mas-ipa-core-master {
				cell-id = <0x8f>;
				label = "mas-ipa-core-master";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x186>;
				qcom,bus-dev = <0x187>;
				phandle = <0x3c0>;
			};

			mas-llcc-mc {
				cell-id = <0x81>;
				label = "mas-llcc-mc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,connections = <0x188>;
				qcom,bus-dev = <0x189>;
				phandle = <0x1be>;
			};

			mas-qhm-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-qhm-mnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x18a>;
				qcom,bus-dev = <0x18b>;
				qcom,bcms = <0x141>;
				phandle = <0x1b9>;
			};

			mas-qxm-camnoc-hf0 {
				cell-id = <0x88>;
				label = "mas-qxm-camnoc-hf0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x01>;
				qcom,connections = <0x18c>;
				qcom,bus-dev = <0x18b>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x3c1>;
			};

			mas-qxm-camnoc-hf1 {
				cell-id = <0x91>;
				label = "mas-qxm-camnoc-hf1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0x18c>;
				qcom,bus-dev = <0x18b>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x3c2>;
			};

			mas-qxm-camnoc-sf {
				cell-id = <0x89>;
				label = "mas-qxm-camnoc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x00>;
				qcom,connections = <0x18d>;
				qcom,bus-dev = <0x18b>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x3c3>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x03>;
				qcom,connections = <0x18c>;
				qcom,bus-dev = <0x18b>;
				qcom,bcms = <0x141>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x3c4>;
			};

			mas-qxm-rot {
				cell-id = <0x19>;
				label = "mas-qxm-rot";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x05>;
				qcom,connections = <0x18d>;
				qcom,bus-dev = <0x18b>;
				qcom,bcms = <0x141>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x3c5>;
			};

			mas-qxm-venus0 {
				cell-id = <0x3f>;
				label = "mas-qxm-venus0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x06>;
				qcom,connections = <0x18d>;
				qcom,bus-dev = <0x18b>;
				qcom,bcms = <0x141>;
				qcom,ap-owned;
				qcom,prio = <0x00>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x3c6>;
			};

			mas-qxm-venus-arm9 {
				cell-id = <0x8a>;
				label = "mas-qxm-venus-arm9";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x08>;
				qcom,connections = <0x18d>;
				qcom,bus-dev = <0x18b>;
				qcom,bcms = <0x141>;
				qcom,ap-owned;
				qcom,prio = <0x05>;
				qcom,node-qos-bcms = <0x1b64 0x00 0x01>;
				phandle = <0x3c7>;
			};

			mas-amm-npu-sys {
				cell-id = <0xba>;
				label = "mas-amm-npu-sys";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,connections = <0x18e>;
				qcom,bus-dev = <0x18f>;
				phandle = <0x3c8>;
			};

			mas-qhm-npu-cfg {
				cell-id = <0x337>;
				label = "mas-qhm-npu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x190 0x191 0x192 0x193 0x194 0x195 0x196 0x197>;
				qcom,bus-dev = <0x18f>;
				phandle = <0x1ba>;
			};

			mas-qup-core-master-0 {
				cell-id = <0xb7>;
				label = "mas-qup-core-master-0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x198>;
				qcom,bus-dev = <0x199>;
				qcom,bcms = <0x19a>;
				phandle = <0x3c9>;
			};

			mas-qup-core-master-1 {
				cell-id = <0xb8>;
				label = "mas-qup-core-master-1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x19b>;
				qcom,bus-dev = <0x199>;
				qcom,bcms = <0x19a>;
				phandle = <0x3ca>;
			};

			mas-qhm-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-qhm-snoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x19c>;
				qcom,bus-dev = <0x19d>;
				phandle = <0x1bb>;
			};

			mas-qnm-aggre1-noc {
				cell-id = <0x274f>;
				label = "mas-qnm-aggre1-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x19e 0x19f 0x1a0 0x1a1 0x1a2 0x1a3>;
				qcom,bus-dev = <0x19d>;
				qcom,bcms = <0x1a4>;
				phandle = <0x1b2>;
			};

			mas-qnm-aggre2-noc {
				cell-id = <0x2750>;
				label = "mas-qnm-aggre2-noc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x19e 0x19f 0x1a0 0x1a1 0x1a2 0x1a5 0x1a3>;
				qcom,bus-dev = <0x19d>;
				qcom,bcms = <0x1a6>;
				phandle = <0x1b3>;
			};

			mas-qnm-gemnoc {
				cell-id = <0xa1>;
				label = "mas-qnm-gemnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,connections = <0x19f 0x1a0 0x1a1 0x1a2 0x1a5 0x1a3>;
				qcom,bus-dev = <0x19d>;
				qcom,bcms = <0x1a7>;
				phandle = <0x1bd>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x02>;
				qcom,connections = <0x1a8 0x1a0>;
				qcom,bus-dev = <0x19d>;
				qcom,bcms = <0x1a9>;
				qcom,ap-owned;
				qcom,prio = <0x02>;
				phandle = <0x3cb>;
			};

			mas-qnm-mnoc-hf_display {
				cell-id = <0x4e21>;
				label = "mas-qnm-mnoc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x80>;
				qcom,connections = <0x1aa>;
				qcom,bus-dev = <0x1ab>;
				phandle = <0x1d2>;
			};

			mas-qnm-mnoc-sf_display {
				cell-id = <0x4e22>;
				label = "mas-qnm-mnoc-sf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x140>;
				qcom,connections = <0x1aa>;
				qcom,bus-dev = <0x1ab>;
				phandle = <0x1d4>;
			};

			mas-llcc-mc_display {
				cell-id = <0x4e20>;
				label = "mas-llcc-mc_display";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,connections = <0x1ac>;
				qcom,bus-dev = <0x1ad>;
				phandle = <0x1ce>;
			};

			mas-qxm-mdp0_display {
				cell-id = <0x4e23>;
				label = "mas-qxm-mdp0_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x03>;
				qcom,connections = <0x1ae>;
				qcom,bus-dev = <0x1af>;
				qcom,bcms = <0x1b0>;
				phandle = <0x3cc>;
			};

			mas-qxm-rot_display {
				cell-id = <0x4e25>;
				label = "mas-qxm-rot_display";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,qport = <0x05>;
				qcom,connections = <0x1b1>;
				qcom,bus-dev = <0x1af>;
				qcom,bcms = <0x1b0>;
				phandle = <0x3cd>;
			};

			slv-qns-a1noc-snoc {
				cell-id = <0x274e>;
				label = "slv-qns-a1noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x138>;
				qcom,connections = <0x1b2>;
				phandle = <0x139>;
			};

			slv-srvc-aggre1-noc {
				cell-id = <0x2e8>;
				label = "slv-srvc-aggre1-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x138>;
				phandle = <0x137>;
			};

			slv-qns-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-qns-a2noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x13c>;
				qcom,connections = <0x1b3>;
				phandle = <0x13d>;
			};

			slv-srvc-aggre2-noc {
				cell-id = <0x2ea>;
				label = "slv-srvc-aggre2-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x13c>;
				phandle = <0x13b>;
			};

			slv-qns-camnoc-uncomp {
				cell-id = <0x30a>;
				label = "slv-qns-camnoc-uncomp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x140>;
				phandle = <0x13f>;
			};

			slv-qns-cdsp-gemnoc {
				cell-id = <0x275c>;
				label = "slv-qns-cdsp-gemnoc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x143>;
				qcom,connections = <0x1b4>;
				qcom,bcms = <0x1b5>;
				phandle = <0x142>;
			};

			slv-qhs-a1-noc-cfg {
				cell-id = <0x2af>;
				label = "slv-qhs-a1-noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,connections = <0x1b6>;
				qcom,bcms = <0x17a>;
				phandle = <0x16e>;
			};

			slv-qhs-a2-noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-qhs-a2-noc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,connections = <0x1b7>;
				qcom,bcms = <0x17a>;
				phandle = <0x152>;
			};

			slv-qhs-ahb2phy0 {
				cell-id = <0x30b>;
				label = "slv-qhs-ahb2phy0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x161>;
			};

			slv-qhs-ahb2phy2 {
				cell-id = <0x317>;
				label = "slv-qhs-ahb2phy2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x13a>;
				phandle = <0x15f>;
			};

			slv-qhs-aop {
				cell-id = <0x2eb>;
				label = "slv-qhs-aop";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x167>;
			};

			slv-qhs-aoss {
				cell-id = <0x2ec>;
				label = "slv-qhs-aoss";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x16f>;
			};

			slv-qhs-boot-rom {
				cell-id = <0x276>;
				label = "slv-qhs-boot-rom";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x163>;
			};

			slv-qhs-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x148>;
			};

			slv-qhs-camera-nrt-thrott-cfg {
				cell-id = <0x328>;
				label = "slv-qhs-camera-nrt-throttle-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x151>;
			};

			slv-qhs-camera-rt-throttle-cfg {
				cell-id = <0x329>;
				label = "slv-qhs-camera-rt-throttle-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x155>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x178>;
			};

			slv-qhs-cpr-cx {
				cell-id = <0x28b>;
				label = "slv-qhs-cpr-cx";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x16d>;
			};

			slv-qhs-cpr-mx {
				cell-id = <0x28c>;
				label = "slv-qhs-cpr-mx";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x175>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x173>;
			};

			slv-qhs-dcc-cfg {
				cell-id = <0x2aa>;
				label = "slv-qhs-dcc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x15c>;
			};

			slv-qhs-ddrss-cfg {
				cell-id = <0x2ee>;
				label = "slv-qhs-ddrss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,connections = <0x1b8>;
				qcom,bcms = <0x17a>;
				phandle = <0x15d>;
			};

			slv-qhs-display-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-display-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x157>;
			};

			slv-qhs-display-rt-throt-cfg {
				cell-id = <0x341>;
				label = "slv-qhs-display-rt-throttle-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x15e>;
			};

			slv-qhs-display-throttle-cfg {
				cell-id = <0x2bc>;
				label = "slv-qhs-display-throttle-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x159>;
			};

			slv-qhs-emmc-cfg {
				cell-id = <0x326>;
				label = "slv-qhs-emmc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x13a>;
				phandle = <0x172>;
			};

			slv-qhs-glm {
				cell-id = <0x2d6>;
				label = "slv-qhs-glm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x14f>;
			};

			slv-qhs-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-qhs-gpuss-cfg";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x162>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x168>;
			};

			slv-qhs-ipa {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x165>;
			};

			slv-qhs-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-qhs-mnoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,connections = <0x1b9>;
				qcom,bcms = <0x17a>;
				phandle = <0x14a>;
			};

			slv-qhs-mss-cfg {
				cell-id = <0x26d>;
				label = "slv-qhs-mss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x169>;
			};

			slv-qhs-npu-cfg {
				cell-id = <0x30e>;
				label = "slv-qhs-npu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,connections = <0x1ba>;
				qcom,bcms = <0x17a>;
				phandle = <0x160>;
			};

			slv-qhs-npu-dma-throttle-cfg {
				cell-id = <0x342>;
				label = "slv-qhs-npu-dma-throttle-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x171>;
			};

			slv-qhs-npu-dsp-throttle-cfg {
				cell-id = <0x343>;
				label = "slv-qhs-npu-dsp-throttle-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x156>;
			};

			slv-qhs-pdm {
				cell-id = <0x267>;
				label = "slv-qhs-pdm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x13a>;
				phandle = <0x150>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x174>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x170>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x153>;
			};

			slv-qhs-qm-cfg {
				cell-id = <0x2d9>;
				label = "slv-qhs-qm-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x14c>;
			};

			slv-qhs-qm-mpu-cfg {
				cell-id = <0x335>;
				label = "slv-qhs-qm-mpu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x14e>;
			};

			slv-qhs-qspi {
				cell-id = <0x31b>;
				label = "slv-qhs-qspi";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x13a>;
				phandle = <0x158>;
			};

			slv-qhs-qup0 {
				cell-id = <0x313>;
				label = "slv-qhs-qup0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x176>;
			};

			slv-qhs-qup1 {
				cell-id = <0x312>;
				label = "slv-qhs-qup1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x177>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x13a>;
				phandle = <0x149>;
			};

			slv-qhs-security {
				cell-id = <0x26e>;
				label = "slv-qhs-security";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x166>;
			};

			slv-qhs-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-qhs-snoc-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,connections = <0x1bb>;
				qcom,bcms = <0x17a>;
				phandle = <0x14d>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x15b>;
			};

			slv-qhs-tlmm-1 {
				cell-id = <0x2dc>;
				label = "slv-qhs-tlmm-1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x15a>;
			};

			slv-qhs-tlmm-2 {
				cell-id = <0x2db>;
				label = "slv-qhs-tlmm-2";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x147>;
			};

			slv-qhs-tlmm-3 {
				cell-id = <0x2f3>;
				label = "slv-qhs-tlmm-3";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x146>;
			};

			slv-qhs-ufs-mem-cfg {
				cell-id = <0x2f5>;
				label = "slv-qhs-ufs-mem-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x14b>;
			};

			slv-qhs-usb3-0 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3-0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x16b>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x164>;
			};

			slv-qhs-venus-throttle-cfg {
				cell-id = <0x2b8>;
				label = "slv-qhs-venus-throttle-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x16c>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x154>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x179>;
				qcom,bcms = <0x17a>;
				phandle = <0x16a>;
			};

			slv-qhs-gemnoc {
				cell-id = <0x314>;
				label = "slv-qhs-gemnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x17d>;
				qcom,connections = <0x1bc>;
				phandle = <0x17c>;
			};

			slv-qhs-llcc {
				cell-id = <0x2f8>;
				label = "slv-qhs-llcc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x17d>;
				phandle = <0x17b>;
			};

			slv-qhs-mdsp-ms-mpu-cfg {
				cell-id = <0x2fd>;
				label = "slv-qhs-mdsp-ms-mpu-cfg";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x180>;
				phandle = <0x184>;
			};

			slv-qns-gem-noc-snoc {
				cell-id = <0x2757>;
				label = "slv-qns-gem-noc-snoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x180>;
				qcom,connections = <0x1bd>;
				phandle = <0x17f>;
			};

			slv-qns-llcc {
				cell-id = <0x302>;
				label = "slv-qns-llcc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x180>;
				qcom,connections = <0x1be>;
				qcom,bcms = <0x1bf>;
				phandle = <0x17e>;
			};

			slv-srvc-gemnoc {
				cell-id = <0x316>;
				label = "slv-srvc-gemnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x180>;
				phandle = <0x183>;
			};

			slv-ipa-core-slave {
				cell-id = <0x309>;
				label = "slv-ipa-core-slave";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x187>;
				qcom,bcms = <0x1c0>;
				phandle = <0x186>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x189>;
				qcom,bcms = <0x1c1 0x1c2>;
				phandle = <0x188>;
			};

			slv-qns-mem-noc-hf {
				cell-id = <0x305>;
				label = "slv-qns-mem-noc-hf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x18b>;
				qcom,connections = <0x1c3>;
				qcom,bcms = <0x1c4>;
				phandle = <0x18c>;
			};

			slv-qns-mem-noc-sf {
				cell-id = <0x304>;
				label = "slv-qns-mem-noc-sf";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x18b>;
				qcom,connections = <0x1c5>;
				qcom,bcms = <0x1c6>;
				phandle = <0x18d>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x18b>;
				phandle = <0x18a>;
			};

			slv-qhs-cal-dp0 {
				cell-id = <0x338>;
				label = "slv-qhs-cal-dp0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x18f>;
				phandle = <0x196>;
			};

			slv-qhs-cp {
				cell-id = <0x339>;
				label = "slv-qhs-cp";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x18f>;
				phandle = <0x194>;
			};

			slv-qhs-dma-bwmon {
				cell-id = <0x33a>;
				label = "slv-qhs-dma-bwmon";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x18f>;
				phandle = <0x193>;
			};

			slv-qhs-dpm {
				cell-id = <0x33b>;
				label = "slv-qhs-dpm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x18f>;
				phandle = <0x197>;
			};

			slv-qhs-isense {
				cell-id = <0x33c>;
				label = "slv-qhs-isense";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x18f>;
				phandle = <0x191>;
			};

			slv-qhs-llm {
				cell-id = <0x33d>;
				label = "slv-qhs-llm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x18f>;
				phandle = <0x192>;
			};

			slv-qhs-tcm {
				cell-id = <0x33e>;
				label = "slv-qhs-tcm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x18f>;
				phandle = <0x195>;
			};

			slv-qns-npu-sys {
				cell-id = <0x33f>;
				label = "slv-qns-npu-sys";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x18f>;
				phandle = <0x18e>;
			};

			slv-srvc-noc {
				cell-id = <0x340>;
				label = "slv-srvc-noc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x18f>;
				phandle = <0x190>;
			};

			slv-qup-core-slave-0 {
				cell-id = <0x330>;
				label = "slv-qup-core-slave-0";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x199>;
				phandle = <0x198>;
			};

			slv-qup-core-slave-1 {
				cell-id = <0x331>;
				label = "slv-qup-core-slave-1";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x199>;
				phandle = <0x19b>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x19d>;
				phandle = <0x1a1>;
			};

			slv-qns-cnoc {
				cell-id = <0x2734>;
				label = "slv-qns-cnoc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x19d>;
				qcom,connections = <0x1c7>;
				phandle = <0x1a2>;
			};

			slv-qns-gemnoc-gc {
				cell-id = <0x2758>;
				label = "slv-qns-gemnoc-gc";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x19d>;
				qcom,connections = <0x1c8>;
				qcom,bcms = <0x1a9>;
				phandle = <0x1a8>;
			};

			slv-qns-gemnoc-sf {
				cell-id = <0x2759>;
				label = "slv-qns-gemnoc-sf";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x19d>;
				qcom,connections = <0x1c9>;
				qcom,bcms = <0x1ca>;
				phandle = <0x19e>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x19d>;
				qcom,bcms = <0x1cb>;
				phandle = <0x1a0>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x19d>;
				qcom,bcms = <0x1cc>;
				phandle = <0x19f>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x19d>;
				phandle = <0x19c>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x19d>;
				qcom,bcms = <0x1cd>;
				phandle = <0x1a3>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				qcom,buswidth = <0x08>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x19d>;
				phandle = <0x1a5>;
			};

			slv-qns-llcc_display {
				cell-id = <0x5021>;
				label = "slv-qns-llcc_display";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1ab>;
				qcom,connections = <0x1ce>;
				qcom,bcms = <0x1cf>;
				phandle = <0x1aa>;
			};

			slv-ebi_display {
				cell-id = <0x5020>;
				label = "slv-ebi_display";
				qcom,buswidth = <0x04>;
				qcom,agg-ports = <0x02>;
				qcom,bus-dev = <0x1ad>;
				qcom,bcms = <0x1d0 0x1d1>;
				phandle = <0x1ac>;
			};

			slv-qns-mem-noc-hf_display {
				cell-id = <0x5023>;
				label = "slv-qns-mem-noc-hf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1af>;
				qcom,connections = <0x1d2>;
				qcom,bcms = <0x1d3>;
				phandle = <0x1ae>;
			};

			slv-qns-mem-noc-sf_display {
				cell-id = <0x5022>;
				label = "slv-qns-mem-noc-sf_display";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x01>;
				qcom,bus-dev = <0x1af>;
				qcom,connections = <0x1d4>;
				qcom,bcms = <0x1d5>;
				phandle = <0x1b1>;
			};
		};

		pinctrl@3400000 {
			compatible = "qcom,atoll-pinctrl";
			reg = <0x3400000 0x989000 0x17c000f0 0x60>;
			reg-names = "pinctrl", "spi_cfg";
			interrupts = <0x00 0xd0 0x00>;
			gpio-controller;
			#gpio-cells = <0x02>;
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x91>;
			wakeup-disabled-gpios = <0x00 0x03 0x06 0x0a 0x0b 0x10 0x15 0x16 0x17 0x18 0x1a 0x1c 0x1e 0x20 0x22 0x24 0x25 0x26 0x27 0x2a 0x2b 0x2d 0x2f 0x31 0x34 0x35 0x37 0x38 0x39 0x3a 0x3b 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44 0x45 0x4a 0x4e 0x54 0x56 0x57 0x58 0x59 0x5a 0x5b 0x5d 0x5e 0x5f 0x62 0x6b 0x6d 0x72 0x73 0x74 0x76>;

			ufs_dev_reset_assert {
				phandle = <0x95>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x08>;
					output-low;
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0x96>;

				config {
					pins = "ufs_reset";
					bias-pull-down;
					drive-strength = <0x08>;
					output-high;
				};
			};

			sdc1_clk_on {
				phandle = <0x7f>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc1_clk_off {
				phandle = <0x83>;

				config {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			sdc1_cmd_on {
				phandle = <0x80>;

				config {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc1_cmd_off {
				phandle = <0x84>;

				config {
					pins = "sdc1_cmd";
					num-grp-pins = <0x01>;
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc1_data_on {
				phandle = <0x81>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc1_data_off {
				phandle = <0x85>;

				config {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc1_rclk_on {
				phandle = <0x82>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc1_rclk_off {
				phandle = <0x86>;

				config {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc2_clk_on {
				phandle = <0x89>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			sdc2_clk_off {
				phandle = <0x8d>;

				config {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			sdc2_cmd_on {
				phandle = <0x8a>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc2_cmd_off {
				phandle = <0x8e>;

				config {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			sdc2_data_on {
				phandle = <0x8b>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x0a>;
				};
			};

			sdc2_data_off {
				phandle = <0x8f>;

				config {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cd_on {
				phandle = <0x8c>;

				mux {
					pins = "gpio69";
					function = "gpio";
				};

				config {
					pins = "gpio69";
					drive-strength = <0x02>;
					bias-pull-up;
				};
			};

			cd_off {
				phandle = <0x90>;

				mux {
					pins = "gpio69";
					function = "gpio";
				};

				config {
					pins = "gpio69";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			trigout_a {
				phandle = <0x27d>;

				mux {
					pins = "gpio72";
					function = "qdss_cti";
				};

				config {
					pins = "gpio72";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			sde_dp_aux_active {
				phandle = <0x3ce>;

				mux {
					pins = "gpio55", "gpio33";
					function = "gpio";
				};

				config {
					pins = "gpio55", "gpio33";
					bias-disable = <0x00>;
					drive-strength = <0x08>;
				};
			};

			sde_dp_aux_suspend {
				phandle = <0x3cf>;

				mux {
					pins = "gpio55", "gpio33";
					function = "gpio";
				};

				config {
					pins = "gpio55", "gpio33";
					bias-disable = <0x00>;
					drive-strength = <0x02>;
				};
			};

			sde_dp_cc_suspend {
				phandle = <0x2f0>;

				mux {
					pins = "gpio104";
					function = "gpio";
				};

				config {
					pins = "gpio104";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			sde_dp_usbplug_cc_active {
				phandle = <0x2ef>;

				mux {
					pins = "gpio104";
					function = "gpio";
				};

				config {
					pins = "gpio104";
					bias-disable;
					drive-strength = <0x10>;
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x3d0>;

				qupv3_se0_spi_active {
					phandle = <0xec>;

					mux {
						pins = "gpio34", "gpio35", "gpio36", "gpio37";
						function = "qup00";
					};

					config {
						pins = "gpio34", "gpio35", "gpio36", "gpio37";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0xed>;

					mux {
						pins = "gpio34", "gpio35", "gpio36", "gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio34", "gpio35", "gpio36", "gpio37";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x3d1>;

				qupv3_se1_spi_active {
					phandle = <0xf0>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "qup01";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0xf1>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x3d2>;

				qupv3_se3_spi_active {
					phandle = <0xf2>;

					mux {
						pins = "gpio38", "gpio39", "gpio40 ", "gpio41";
						function = "qup03";
					};

					config {
						pins = "gpio38", "gpio39", "gpio40 ", "gpio41";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0xf3>;

					mux {
						pins = "gpio38", "gpio39", "gpio40 ", "gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio38", "gpio39", "gpio40 ", "gpio41";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x3d3>;

				qupv3_se5_spi_active {
					phandle = <0xf4>;

					mux {
						pins = "gpio25", "gpio26", "gpio27", "gpio28";
						function = "qup05";
					};

					config {
						pins = "gpio25", "gpio26", "gpio27", "gpio28";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0xf5>;

					mux {
						pins = "gpio25", "gpio26", "gpio27", "gpio28";
						function = "gpio";
					};

					config {
						pins = "gpio25", "gpio26", "gpio27", "gpio28";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x3d4>;

				qupv3_se0_i2c_active {
					phandle = <0xf6>;

					mux {
						pins = "gpio34", "gpio35";
						function = "qup00";
					};

					config {
						pins = "gpio34", "gpio35";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0xf7>;

					mux {
						pins = "gpio34", "gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio34", "gpio35";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0xf8>;

					mux {
						pins = "gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio37";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_int_suspend {
					phandle = <0xfb>;

					mux {
						pins = "gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio37";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_active {
					phandle = <0xf9>;

					mux {
						pins = "gpio12", "gpio36";
						function = "gpio";
					};

					config {
						pins = "gpio12", "gpio36";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_enable_suspend {
					phandle = <0xfc>;

					mux {
						pins = "gpio12", "gpio36";
						function = "gpio";
					};

					config {
						pins = "gpio12", "gpio36";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				nfc_clk_req_active {
					phandle = <0xfa>;

					mux {
						pins = "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio31";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				nfc_clk_req_suspend {
					phandle = <0xfd>;

					mux {
						pins = "gpio31";
						function = "gpio";
					};

					config {
						pins = "gpio31";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x3d5>;

				qupv3_se1_i2c_active {
					phandle = <0xfe>;

					mux {
						pins = "gpio0", "gpio1";
						function = "qup01";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0xff>;

					mux {
						pins = "gpio0", "gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x3d6>;

				qupv3_se2_i2c_active {
					phandle = <0x100>;

					mux {
						pins = "gpio15", "gpio16";
						function = "qup02";
					};

					config {
						pins = "gpio15", "gpio16";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x101>;

					mux {
						pins = "gpio15", "gpio16";
						function = "gpio";
					};

					config {
						pins = "gpio15", "gpio16";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x3d7>;

				qupv3_se3_i2c_active {
					phandle = <0x102>;

					mux {
						pins = "gpio38", "gpio39";
						function = "qup03";
					};

					config {
						pins = "gpio38", "gpio39";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0x103>;

					mux {
						pins = "gpio38", "gpio39";
						function = "gpio";
					};

					config {
						pins = "gpio38", "gpio39";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x3d8>;

				qupv3_se4_i2c_active {
					phandle = <0x104>;

					mux {
						pins = "gpio115", "gpio116";
						function = "qup04";
					};

					config {
						pins = "gpio115", "gpio116";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x105>;

					mux {
						pins = "gpio115", "gpio116";
						function = "gpio";
					};

					config {
						pins = "gpio115", "gpio116";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x3d9>;

				qupv3_se5_i2c_active {
					phandle = <0x106>;

					mux {
						pins = "gpio25", "gpio26";
						function = "qup05";
					};

					config {
						pins = "gpio25", "gpio26";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0x107>;

					mux {
						pins = "gpio25", "gpio26";
						function = "gpio";
					};

					config {
						pins = "gpio25", "gpio26";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se3_4uart_pins {
				phandle = <0x3da>;

				qupv3_se3_default_ctsrtsrx {
					phandle = <0x108>;

					mux {
						pins = "gpio38", "gpio39", "gpio41";
						function = "gpio";
					};

					config {
						pins = "gpio38", "gpio39", "gpio41";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se3_default_tx {
					phandle = <0x109>;

					mux {
						pins = "gpio40";
						function = "gpio";
					};

					config {
						pins = "gpio40";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se3_ctsrx {
					phandle = <0x10a>;

					mux {
						pins = "gpio38", "gpio41";
						function = "qup03";
					};

					config {
						pins = "gpio38", "gpio41";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se3_rts {
					phandle = <0x10b>;

					mux {
						pins = "gpio39";
						function = "qup03";
					};

					config {
						pins = "gpio39";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se3_tx {
					phandle = <0x10c>;

					mux {
						pins = "gpio40";
						function = "qup03";
					};

					config {
						pins = "gpio40";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x3db>;

				qupv3_se6_spi_active {
					phandle = <0x10d>;

					mux {
						pins = "gpio59", "gpio60", "gpio61", "gpio62";
						function = "qup10";
					};

					config {
						pins = "gpio59", "gpio60", "gpio61", "gpio62";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x10e>;

					mux {
						pins = "gpio59", "gpio60", "gpio61", "gpio62";
						function = "gpio";
					};

					config {
						pins = "gpio59", "gpio60", "gpio61", "gpio62";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x3dc>;

				qupv3_se8_spi_active {
					phandle = <0x111>;

					mux {
						pins = "gpio42", "gpio43", "gpio44", "gpio45";
						function = "qup12";
					};

					config {
						pins = "gpio42", "gpio43", "gpio44", "gpio45";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x112>;

					mux {
						pins = "gpio42", "gpio43", "gpio44", "gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio42", "gpio43", "gpio44", "gpio45";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x3dd>;

				qupv3_se10_spi_active {
					phandle = <0x113>;

					mux {
						pins = "gpio86", "gpio87", "gpio88 ", "gpio89";
						function = "qup14";
					};

					config {
						pins = "gpio86", "gpio87", "gpio88 ", "gpio89";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x114>;

					mux {
						pins = "gpio86", "gpio87", "gpio88 ", "gpio89";
						function = "gpio";
					};

					config {
						pins = "gpio86", "gpio87", "gpio88 ", "gpio89";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x3de>;

				qupv3_se11_spi_active {
					phandle = <0x115>;

					mux {
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
						function = "qup15";
					};

					config {
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
						drive-strength = <0x06>;
						bias-disable;
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x116>;

					mux {
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
						function = "gpio";
					};

					config {
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
						drive-strength = <0x06>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x3df>;

				qupv3_se6_i2c_active {
					phandle = <0x117>;

					mux {
						pins = "gpio59", "gpio60";
						function = "qup10";
					};

					config {
						pins = "gpio59", "gpio60";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x118>;

					mux {
						pins = "gpio59", "gpio60";
						function = "gpio";
					};

					config {
						pins = "gpio59", "gpio60";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x3e0>;

				qupv3_se7_i2c_active {
					phandle = <0x119>;

					mux {
						pins = "gpio6", "gpio7";
						function = "qup11";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0x11a>;

					mux {
						pins = "gpio6", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x3e1>;

				qupv3_se8_i2c_active {
					phandle = <0x120>;

					mux {
						pins = "gpio42", "gpio43";
						function = "qup12";
					};

					config {
						pins = "gpio42", "gpio43";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x121>;

					mux {
						pins = "gpio42", "gpio43";
						function = "gpio";
					};

					config {
						pins = "gpio42", "gpio43";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x3e2>;

				qupv3_se9_i2c_active {
					phandle = <0x122>;

					mux {
						pins = "gpio46", "gpio47";
						function = "qup13";
					};

					config {
						pins = "gpio46", "gpio47";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x123>;

					mux {
						pins = "gpio46", "gpio47";
						function = "gpio";
					};

					config {
						pins = "gpio46", "gpio47";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x3e3>;

				qupv3_se10_i2c_active {
					phandle = <0x12b>;

					mux {
						pins = "gpio86", "gpio87";
						function = "qup14";
					};

					config {
						pins = "gpio86", "gpio87";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x12c>;

					mux {
						pins = "gpio86", "gpio87";
						function = "gpio";
					};

					config {
						pins = "gpio86", "gpio87";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x3e4>;

				qupv3_se11_i2c_active {
					phandle = <0x12d>;

					mux {
						pins = "gpio53", "gpio54";
						function = "qup15";
					};

					config {
						pins = "gpio53", "gpio54";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x12e>;

					mux {
						pins = "gpio53", "gpio54";
						function = "gpio";
					};

					config {
						pins = "gpio53", "gpio54";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};
			};

			fsa_usbc_ana_en_n@33 {

				fsa_usbc_ana_en {
					phandle = <0x124>;

					mux {
						pins = "gpio33";
						function = "gpio";
					};

					config {
						pins = "gpio33";
						drive-strength = <0x02>;
						bias-disable;
						output-low;
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x3e5>;

					mux {
						pins = "gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio51";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x3e6>;

					mux {
						pins = "gpio51";
						function = "gpio";
					};

					config {
						pins = "gpio51";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x3e7>;

					mux {
						pins = "gpio52";
						function = "gpio";
					};

					config {
						pins = "gpio52";
						drive-strength = <0x02>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x3e8>;

					mux {
						pins = "gpio52";
						function = "gpio";
					};

					config {
						pins = "gpio52";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd_reset_active {
				phandle = <0x3e9>;

				mux {
					pins = "gpio58";
					function = "gpio";
				};

				config {
					pins = "gpio58";
					drive-strength = <0x10>;
					output-high;
				};
			};

			wcd_reset_sleep {
				phandle = <0x3ea>;

				mux {
					pins = "gpio58";
					function = "gpio";
				};

				config {
					pins = "gpio58";
					drive-strength = <0x10>;
					bias-disable;
					output-low;
				};
			};

			qupv3_se8_2uart_pins {
				phandle = <0x3eb>;

				qupv3_se8_2uart_active {
					phandle = <0x12f>;

					mux {
						pins = "gpio44", "gpio45";
						function = "qup12";
					};

					config {
						pins = "gpio44", "gpio45";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se8_2uart_sleep {
					phandle = <0x130>;

					mux {
						pins = "gpio44", "gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio44", "gpio45";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			cci0_active {
				phandle = <0x2d8>;

				mux {
					pins = "gpio17", "gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17", "gpio18";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci0_suspend {
				phandle = <0x2da>;

				mux {
					pins = "gpio17", "gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17", "gpio18";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci1_active {
				phandle = <0x2d9>;

				mux {
					pins = "gpio19", "gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19", "gpio20";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci1_suspend {
				phandle = <0x2db>;

				mux {
					pins = "gpio19", "gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19", "gpio20";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cci2_active {
				phandle = <0x2dc>;

				mux {
					pins = "gpio27", "gpio28";
					function = "cci_i2c";
				};

				config {
					pins = "gpio27", "gpio28";
					bias-pull-up;
					drive-strength = <0x02>;
				};
			};

			cci2_suspend {
				phandle = <0x2dd>;

				mux {
					pins = "gpio27", "gpio28";
					function = "cci_i2c";
				};

				config {
					pins = "gpio27", "gpio28";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x575>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x578>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-pull-down;
					drive-strength = <0x04>;
					output-low;
				};
			};

			cam_sensor_rear_active {
				phandle = <0x3ee>;

				mux {
					pins = "gpio30";
					function = "gpio";
				};

				config {
					pins = "gpio30";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_rear_suspend {
				phandle = <0x3ef>;

				mux {
					pins = "gpio30";
					function = "gpio";
				};

				config {
					pins = "gpio30";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_front_active {
				phandle = <0x3f0>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_front_suspend {
				phandle = <0x3f1>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_rear2_active {
				phandle = <0x3f2>;

				mux {
					pins = "gpio25";
					function = "gpio";
				};

				config {
					pins = "gpio25";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_rear2_suspend {
				phandle = <0x3f3>;

				mux {
					pins = "gpio25";
					function = "gpio";
				};

				config {
					pins = "gpio25";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_tof_active {
				phandle = <0x3f4>;

				mux {
					pins = "gpio24";
					function = "gpio";
				};

				config {
					pins = "gpio24";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			cam_sensor_tof_suspend {
				phandle = <0x3f5>;

				mux {
					pins = "gpio24";
					function = "gpio";
				};

				config {
					pins = "gpio24";
					bias-pull-down;
					drive-strength = <0x02>;
					output-low;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x58e>;

				mux {
					pins = "gpio23";
					function = "cam_mclk";
				};

				config {
					pins = "gpio23";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x590>;

				mux {
					pins = "gpio23";
					function = "cam_mclk";
				};

				config {
					pins = "gpio23";
					bias-pull-down;
					drive-strength = <0x04>;
					output-low;
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x585>;

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x588>;

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-pull-down;
					drive-strength = <0x04>;
					output-low;
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x57c>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x580>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-pull-down;
					drive-strength = <0x04>;
					output-low;
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x594>;

				mux {
					pins = "gpio16";
					function = "cam_mclk";
				};

				config {
					pins = "gpio16";
					bias-disable;
					drive-strength = <0x04>;
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x597>;

				mux {
					pins = "gpio16";
					function = "cam_mclk";
				};

				config {
					pins = "gpio16";
					bias-pull-down;
					drive-strength = <0x04>;
					output-low;
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x11b>;

					mux {
						pins = "gpio8", "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio8", "gpio9";
						drive-strength = <0x08>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x11c>;

					mux {
						pins = "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x11d>;

					mux {
						pins = "gpio8";
						function = "gpio";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x11e>;

					mux {
						pins = "gpio9", "gpio8";
						function = "gpio";
					};

					config {
						pins = "gpio9", "gpio8";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x501>;

					mux {
						pins = "gpio10";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};

				sde_te_suspend {
					phandle = <0x505>;

					mux {
						pins = "gpio10";
						function = "mdp_vsync";
					};

					config {
						pins = "gpio10";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			pm8008_active {
				phandle = <0x125>;

				mux {
					pins = "gpio42";
					function = "gpio";
				};

				config {
					pins = "gpio42";
					bias-pull-up;
					output-high;
					drive-strength = <0x02>;
				};
			};

			qupv3_se8_2hsuart_pins {
				phandle = <0x5b3>;

				qupv3_se8_2uart_tx_active {
					phandle = <0x547>;

					mux {
						pins = "gpio44";
						function = "qup12";
					};

					config {
						pins = "gpio44";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se8_2uart_rx_active {
					phandle = <0x548>;

					mux {
						pins = "gpio45";
						function = "qup12";
					};

					config {
						pins = "gpio45";
						drive-strength = <0x02>;
						bias-pull-up;
					};
				};

				qupv3_se8_2uart_tx_sleep {
					phandle = <0x549>;

					mux {
						pins = "gpio44";
						function = "gpio";
					};

					config {
						pins = "gpio44";
						drive-strength = <0x02>;
						bias-pull-up;
						input-enable;
					};
				};

				qupv3_se8_2uart_rx_sleep {
					phandle = <0x54a>;

					mux {
						pins = "gpio45";
						function = "gpio";
					};

					config {
						pins = "gpio45";
						drive-strength = <0x02>;
						bias-pull-down;
					};
				};
			};

			tas25xx_gpio_default {
				phandle = <0x555>;

				mux {
					pins = "gpio88", "gpio89", "gpio90", "gpio94";
					function = "gpio";
				};

				config {
					pins = "gpio88", "gpio89", "gpio90", "gpio94";
					bias-disable;
				};
			};

			fm_lna_default {
				phandle = <0x556>;

				mux {
					pins = "gpio84";
					function = "gpio";
				};

				config {
					pins = "gpio84";
					bias-disable;
					output-low;
				};
			};

			grip_i2c {

				grip_i2c_active {
					phandle = <0x5a1>;

					grip_i2c_active {
						pins = "gpio51", "gpio52";
						bias-disable;
					};
				};

				grip_i2c_suspend {
					phandle = <0x5bc>;

					grip_i2c_suspend {
						pins = "gpio51", "gpio52";
						bias-disable;
					};
				};
			};

			s2mpb03_i2c_sda_default {
				phandle = <0x559>;

				mux {
					pins = "gpio25";
					function = "gpio";
				};

				config {
					pins = "gpio25";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			s2mpb03_i2c_scl_default {
				phandle = <0x55a>;

				mux {
					pins = "gpio26";
					function = "gpio";
				};

				config {
					pins = "gpio26";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			rcam1_sensor_reset_active {
				phandle = <0x576>;

				mux {
					pins = "gpio30";
					function = "gpio";
				};

				config {
					pins = "gpio30";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			rcam1_sensor_reset_suspend {
				phandle = <0x579>;

				mux {
					pins = "gpio30";
					function = "gpio";
				};

				config {
					pins = "gpio30";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			front_sensor_reset_active {
				phandle = <0x58f>;

				mux {
					pins = "gpio21";
					function = "gpio";
				};

				config {
					pins = "gpio21";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			front_sensor_reset_suspend {
				phandle = <0x591>;

				mux {
					pins = "gpio21";
					function = "gpio";
				};

				config {
					pins = "gpio21";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			rcam3_sensor_reset_active {
				phandle = <0x57d>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			rcam3_sensor_reset_suspend {
				phandle = <0x581>;

				mux {
					pins = "gpio29";
					function = "gpio";
				};

				config {
					pins = "gpio29";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			rcam2_sensor_reset_active {
				phandle = <0x586>;

				mux {
					pins = "gpio42";
					function = "gpio";
				};

				config {
					pins = "gpio42";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			rcam2_sensor_reset_suspend {
				phandle = <0x589>;

				mux {
					pins = "gpio42";
					function = "gpio";
				};

				config {
					pins = "gpio42";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			rcam4_sensor_reset_active {
				phandle = <0x595>;

				mux {
					pins = "gpio24";
					function = "gpio";
				};

				config {
					pins = "gpio24";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			rcam4_sensor_reset_suspend {
				phandle = <0x598>;

				mux {
					pins = "gpio24";
					function = "gpio";
				};

				config {
					pins = "gpio24";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			rcam1_sensor_vana_active {
				phandle = <0x567>;

				mux {
					pins = "gpio63";
					function = "gpio";
				};

				config {
					pins = "gpio63";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			rcam1_sensor_vana_suspend {
				phandle = <0x568>;

				mux {
					pins = "gpio63";
					function = "gpio";
				};

				config {
					pins = "gpio63";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			rcam2_sensor_vana_active {
				phandle = <0x587>;

				mux {
					pins = "gpio64";
					function = "gpio";
				};

				config {
					pins = "gpio64";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			rcam2_sensor_vana_suspend {
				phandle = <0x58a>;

				mux {
					pins = "gpio64";
					function = "gpio";
				};

				config {
					pins = "gpio64";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			rcam3_sensor_vana_active {
				phandle = <0x57e>;

				mux {
					pins = "gpio65";
					function = "gpio";
				};

				config {
					pins = "gpio65";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			rcam3_sensor_vana_suspend {
				phandle = <0x582>;

				mux {
					pins = "gpio65";
					function = "gpio";
				};

				config {
					pins = "gpio65";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			rcam4_sensor_vana_active {
				phandle = <0x596>;

				mux {
					pins = "gpio64";
					function = "gpio";
				};

				config {
					pins = "gpio64";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			rcam4_sensor_vana_suspend {
				phandle = <0x599>;

				mux {
					pins = "gpio64";
					function = "gpio";
				};

				config {
					pins = "gpio64";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			cam_mipi_sel_active {
				phandle = <0x57f>;

				mux {
					pins = "gpio66";
					function = "gpio";
				};

				config {
					pins = "gpio66";
					bias-disable;
					output-high;
					drive-strength = <0x02>;
				};
			};

			cam_mipi_sel_suspend {
				phandle = <0x583>;

				mux {
					pins = "gpio66";
					function = "gpio";
				};

				config {
					pins = "gpio66";
					bias-pull-down;
					output-low;
					drive-strength = <0x02>;
				};
			};

			rcam2_sensor_vdig_active {
				phandle = <0x5bd>;

				mux {
					pins = "gpio64";
					function = "gpio";
				};

				config {
					pins = "gpio64";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			rcam2_sensor_vdig_suspend {
				phandle = <0x5be>;

				mux {
					pins = "gpio64";
					function = "gpio";
				};

				config {
					pins = "gpio64";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			rcam4_sensor_vdig_active {
				phandle = <0x5bf>;

				mux {
					pins = "gpio74";
					function = "gpio";
				};

				config {
					pins = "gpio74";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			rcam4_sensor_vdig_suspend {
				phandle = <0x5c0>;

				mux {
					pins = "gpio74";
					function = "gpio";
				};

				config {
					pins = "gpio74";
					bias-pull-down;
					drive-strength = <0x02>;
				};
			};

			if_pmic_i2c_pins {
				phandle = <0x5c1>;

				if_pmic_i2c_sleep {
					phandle = <0x560>;

					mux {
						pins = "gpio115", "gpio116";
						function = "gpio";
					};

					config {
						pins = "gpio115", "gpio116";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};
			};

			usbpd_i2c_pins {
				phandle = <0x5c2>;

				usbpd_i2c_sleep {
					phandle = <0x562>;

					mux {
						pins = "gpio53", "gpio54";
						function = "gpio";
					};

					config {
						pins = "gpio53", "gpio54";
						drive-strength = <0x02>;
						input-enable;
						bias-disable;
					};
				};
			};

			mcu_reset_active {
				phandle = <0x56a>;

				mux {
					pins = "gpio32";
					function = "gpio";
				};

				config {
					pins = "gpio32";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			mcu_reset_suspend {
				phandle = <0x56c>;

				mux {
					pins = "gpio32";
					function = "gpio";
				};

				config {
					pins = "gpio32";
					bias-pull-down;
					output-low;
					drive-strength = <0x02>;
				};
			};

			mcu_clk_active {
				phandle = <0x56b>;

				mux {
					pins = "gpio43";
					function = "gpio";
				};

				config {
					pins = "gpio43";
					bias-disable;
					drive-strength = <0x02>;
				};
			};

			mcu_clk_suspend {
				phandle = <0x56d>;

				mux {
					pins = "gpio43";
					function = "gpio";
				};

				config {
					pins = "gpio43";
					bias-pull-down;
					output-low;
					drive-strength = <0x02>;
				};
			};

			torch_en_active {
				phandle = <0x577>;

				mux {
					pins = "gpio67", "gpio22";
					function = "gpio";
				};

				config {
					pins = "gpio67", "gpio22";
					bias-pull-down;
					output-high;
					drive-strength = <0x02>;
				};
			};

			torch_en_suspend {
				phandle = <0x57a>;

				mux {
					pins = "gpio67", "gpio22";
					function = "gpio";
				};

				config {
					pins = "gpio67", "gpio22";
					bias-pull-down;
					output-low;
					drive-strength = <0x02>;
				};
			};

			tsp_int {
				phandle = <0x55d>;

				mux {
					pins = "gpio9";
					function = "gpio";
				};

				config {
					pins = "gpio9";
					input-enable;
					bias-disable;
				};
			};

			qupv3_se7_i2c_pins_tsp {
				phandle = <0x5c5>;

				qupv3_se7_i2c_active_tsp {
					phandle = <0x55b>;

					mux {
						pins = "gpio6", "gpio7";
						function = "qup11";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x02>;
						bias-disable;
					};
				};

				qupv3_se7_i2c_sleep_tsp {
					phandle = <0x55c>;

					mux {
						pins = "gpio6", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x02>;
						bias-disable;
					};
				};
			};

			pmx_sde {
				phandle = <0x5c8>;

				sde_dsi_active {
					phandle = <0x502>;

					mux {
						pins = "gpio8";
						function = "gpio";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x08>;
						bias-disable = <0x00>;
					};
				};

				sde_dsi_suspend {
					phandle = <0x506>;

					mux {
						pins = "gpio8";
						function = "gpio";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x02>;
						bias-disable = <0x00>;
					};
				};
			};

			if_pmic_irq {

				if_pmic_irq_default {
					phandle = <0x561>;

					mux {
						pins = "gpio33";
						function = "gpio";
					};

					config {
						pins = "gpio33";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			usbpd_irq {

				usbpd_irq_default {
					phandle = <0x563>;

					mux {
						pins = "gpio104";
						function = "gpio";
					};

					config {
						pins = "gpio104";
						drive-strength = <0x02>;
						bias-disable;
						input-enable;
					};
				};
			};

			fps_rst {
				phandle = <0x564>;

				mux {
					pins = "gpio91";
					function = "gpio";
				};

				config {
					pins = "gpio91";
					bias-pull-down;
				};
			};

			nfc_qupv3_se0_i2c_sleep {
				phandle = <0x59a>;

				mux {
					pins = "gpio34", "gpio35";
					function = "gpio";
				};

				config {
					pins = "gpio34", "gpio35";
					drive-strength = <0x02>;
					bias-disable;
				};
			};

			nfc_clk_req_gpio {
				phandle = <0x59b>;

				mux {
					pins = "gpio31";
					function = "gpio";
				};

				config {
					pins = "gpio31";
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
				};
			};

			nfc_irq_gpio {
				phandle = <0x59c>;

				mux {
					pins = "gpio37";
					function = "gpio";
				};

				config {
					pins = "gpio37";
					drive-strength = <0x02>;
					bias-pull-down;
					input-enable;
				};
			};

			nfc_ven_gpio {
				phandle = <0x59d>;

				mux {
					pins = "gpio12";
					function = "gpio";
				};

				config {
					pins = "gpio12";
					drive-strength = <0x02>;
					bias-disable;
					output-high;
				};
			};

			nfc_firm_gpio {
				phandle = <0x59e>;

				mux {
					pins = "gpio36";
					function = "gpio";
				};

				config {
					pins = "gpio36";
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};

			nfc_ldo_en_gpio {
				phandle = <0x59f>;

				mux {
					pins = "gpio68";
					function = "gpio";
				};

				config {
					pins = "gpio68";
					drive-strength = <0x02>;
					bias-disable;
					output-low;
				};
			};
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			qcom,pm-cluster@0 {
				reg = <0x00>;
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				label = "L3";
				qcom,psci-mode-shift = <0x04>;
				qcom,psci-mode-mask = <0xfff>;
				qcom,clstr-tmr-add = <0x3e8>;

				qcom,pm-cluster-level@0 {
					reg = <0x00>;
					label = "l3-wfi";
					qcom,psci-mode = <0x01>;
					qcom,entry-latency-us = <0x294>;
					qcom,exit-latency-us = <0x258>;
					qcom,min-residency-us = <0x4ec>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x01>;
					label = "l3-pc";
					qcom,psci-mode = <0x04>;
					qcom,entry-latency-us = <0xac0>;
					qcom,exit-latency-us = <0xbe8>;
					qcom,min-residency-us = <0x17e6>;
					qcom,min-child-idx = <0x02>;
					qcom,is-reset;
				};

				qcom,pm-cluster-level@2 {
					reg = <0x02>;
					label = "cx-ret";
					qcom,psci-mode = <0x124>;
					qcom,entry-latency-us = <0xe36>;
					qcom,exit-latency-us = <0x11d2>;
					qcom,min-residency-us = <0x2113>;
					qcom,min-child-idx = <0x02>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cluster-level@3 {
					reg = <0x03>;
					label = "llcc-off";
					qcom,psci-mode = <0xb24>;
					qcom,entry-latency-us = <0xcbf>;
					qcom,exit-latency-us = <0x19a2>;
					qcom,min-residency-us = <0x2662>;
					qcom,min-child-idx = <0x02>;
					qcom,is-reset;
					qcom,notify-rpm;
				};

				qcom,pm-cpu@0 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,disable-ipi-prediction;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;
					qcom,ref-premature-cnt = <0x01>;
					qcom,cpu = <0x11 0x12 0x13 0x14 0x15 0x16>;

					qcom,pm-cpu-level@0 {
						reg = <0x00>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x01>;
						qcom,entry-latency-us = <0x3d>;
						qcom,exit-latency-us = <0x3c>;
						qcom,min-residency-us = <0x79>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x01>;
						label = "pc";
						qcom,psci-cpu-mode = <0x03>;
						qcom,entry-latency-us = <0x225>;
						qcom,exit-latency-us = <0x385>;
						qcom,min-residency-us = <0x6ee>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x02>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x04>;
						qcom,entry-latency-us = <0x2be>;
						qcom,exit-latency-us = <0x393>;
						qcom,min-residency-us = <0xfa1>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};

				qcom,pm-cpu@1 {
					#address-cells = <0x01>;
					#size-cells = <0x00>;
					qcom,psci-mode-shift = <0x00>;
					qcom,psci-mode-mask = <0x0f>;
					qcom,ref-stddev = <0x64>;
					qcom,tmr-add = <0x64>;
					qcom,ref-premature-cnt = <0x03>;
					qcom,cpu = <0x17 0x18>;

					qcom,pm-cpu-level@0 {
						reg = <0x00>;
						label = "wfi";
						qcom,psci-cpu-mode = <0x01>;
						qcom,entry-latency-us = <0x37>;
						qcom,exit-latency-us = <0x42>;
						qcom,min-residency-us = <0x79>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x01>;
						label = "pc";
						qcom,psci-cpu-mode = <0x03>;
						qcom,entry-latency-us = <0x20b>;
						qcom,exit-latency-us = <0x4dc>;
						qcom,min-residency-us = <0x89f>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x02>;
						label = "rail-pc";
						qcom,psci-cpu-mode = <0x04>;
						qcom,entry-latency-us = <0x20e>;
						qcom,exit-latency-us = <0x73e>;
						qcom,min-residency-us = <0x15b3>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
					};
				};
			};
		};

		qcom,rpm-stats@c300000 {
			compatible = "qcom,rpm-stats";
			reg = <0xc300000 0x1000 0xc3f0004 0x04>;
			reg-names = "phys_addr_base", "offset_addr";
			qcom,num-records = <0x03>;
		};

		qcom,rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x01>;
			phandle = <0x273>;
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x05>;
			phandle = <0x3fe>;

			port {

				endpoint {
					remote-endpoint = <0x1d6>;
					phandle = <0x26f>;
				};
			};
		};

		tpdm@6b26000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			qcom,dummy-source;
			phandle = <0x3ff>;

			port {

				endpoint {
					remote-endpoint = <0x1d7>;
					phandle = <0x270>;
				};
			};
		};

		tpdm@6b09000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-0";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x400>;

			port {

				endpoint {
					remote-endpoint = <0x1d8>;
					phandle = <0x26c>;
				};
			};
		};

		tpdm@6b0a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-swao-1";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x401>;

			port {

				endpoint {
					remote-endpoint = <0x1d9>;
					phandle = <0x26d>;
				};
			};
		};

		tpdm@6834000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6834000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-vsense";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x402>;

			port {

				endpoint {
					remote-endpoint = <0x1da>;
					phandle = <0x253>;
				};
			};
		};

		tpdm@6870000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6870000 0x1000>;
			reg-names = "tpdm-base";
			qcom,hw-enable-check;
			coresight-name = "coresight-tpdm-dcc";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x403>;

			port {

				endpoint {
					remote-endpoint = <0x1db>;
					phandle = <0x254>;
				};
			};
		};

		tpdm@684c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x684c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x404>;

			port {

				endpoint {
					remote-endpoint = <0x1dc>;
					phandle = <0x255>;
				};
			};
		};

		tpdm@69d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x405>;

			port {

				endpoint {
					remote-endpoint = <0x1dd>;
					phandle = <0x256>;
				};
			};
		};

		tpdm@6844000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6844000 0x1000>;
			reg-names = "tpdm-base";
			qcom,msr-fix-req;
			coresight-name = "coresight-tpdm-lpass";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x214>;

			port {

				endpoint {
					remote-endpoint = <0x1de>;
					phandle = <0x1fe>;
				};
			};
		};

		tpdm@6c47000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c47000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-npu";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x216>;

			port {

				endpoint {
					remote-endpoint = <0x1df>;
					phandle = <0x200>;
				};
			};
		};

		tpdm@6c40000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c40000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-npu-llm";
			clocks = <0x1a 0x00 0x1d 0x2c 0x1d 0x30 0x5d 0x16 0x5d 0x0c 0x5d 0x0d>;
			clock-names = "apb_pclk", "npu_axi_clk", "npu_cfg_ahb_clk", "npu_cc_xo_clk", "npu_core_clk", "npu_core_clk_src";
			qcom,proxy-clks = "npu_axi_clk", "npu_cfg_ahb_clk", "npu_cc_xo_clk", "npu_core_clk", "npu_core_clk_src";
			vdd-supply = <0x55>;
			vdd_cx-supply = <0x21>;
			qcom,proxy-regs = "vdd", "vdd_cx";
			phandle = <0x218>;

			port {

				endpoint {
					remote-endpoint = <0x1e0>;
					phandle = <0x201>;
				};
			};
		};

		tpdm@6c41000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c41000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-npu-dpm";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x21a>;

			port {

				endpoint {
					remote-endpoint = <0x1e1>;
					phandle = <0x202>;
				};
			};
		};

		npu_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-npu-etm0";
			qcom,inst-id = <0x0e>;
			phandle = <0x406>;

			port {

				endpoint {
					remote-endpoint = <0x1e2>;
					phandle = <0x203>;
				};
			};
		};

		tpdm@6c60000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c60000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mdss";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x21c>;

			port {

				endpoint {
					remote-endpoint = <0x1e3>;
					phandle = <0x20e>;
				};
			};
		};

		tpdm@6ac0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6ac0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-north";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x21e>;

			port {

				endpoint {
					remote-endpoint = <0x1e4>;
					phandle = <0x20f>;
				};
			};
		};

		tpdm@6842000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6842000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-nav";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x407>;

			port {

				endpoint {
					remote-endpoint = <0x1e5>;
					phandle = <0x205>;
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x02>;
			phandle = <0x408>;

			port {

				endpoint {
					remote-endpoint = <0x1e6>;
					phandle = <0x211>;
				};
			};
		};

		tpdm@6800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6800000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem-0";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x409>;

			port {

				endpoint {
					remote-endpoint = <0x1e7>;
					phandle = <0x207>;
				};
			};
		};

		tpdm@6804000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6804000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";
			coresight-name = "coresight-tpdm-modem-1";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x40a>;

			port {

				endpoint {
					remote-endpoint = <0x1e8>;
					phandle = <0x209>;
				};
			};
		};

		tpdm@6c28000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dlct";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x220>;

			port {

				endpoint {
					remote-endpoint = <0x1e9>;
					phandle = <0x225>;
				};
			};
		};

		tpdm@6850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x40b>;

			port {

				endpoint {
					remote-endpoint = <0x1ea>;
					phandle = <0x233>;
				};
			};
		};

		tpdm@6940000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6940000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gpu";
			status = "disabled";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x40c>;

			port {

				endpoint {
					remote-endpoint = <0x1eb>;
					phandle = <0x227>;
				};
			};
		};

		tpdm@6f80000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6f80000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr";
			qcom,msr-fix-req;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x40d>;

			port {

				endpoint {
					remote-endpoint = <0x1ec>;
					phandle = <0x229>;
				};
			};
		};

		tpdm@6980000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6980000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x22b>;

			port {

				endpoint {
					remote-endpoint = <0x1ed>;
					phandle = <0x22f>;
				};
			};
		};

		tpdm@6981000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x6981000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing-llm";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x22d>;

			port {

				endpoint {
					remote-endpoint = <0x1ee>;
					phandle = <0x230>;
				};
			};
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0x0d>;
			phandle = <0x40e>;

			port {

				endpoint {
					remote-endpoint = <0x1ef>;
					phandle = <0x231>;
				};
			};
		};

		tpdm@69a4000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			qcom,dummy-source;
			phandle = <0x40f>;

			port {

				endpoint {
					remote-endpoint = <0x1f0>;
					phandle = <0x266>;
				};
			};
		};

		etm@7040000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7040000 0x1000>;
			cpu = <0x11>;
			coresight-name = "coresight-etm0";
			qcom,tupwr-disable;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x410>;

			port {

				endpoint {
					remote-endpoint = <0x1f1>;
					phandle = <0x23c>;
				};
			};
		};

		etm@7140000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7140000 0x1000>;
			cpu = <0x12>;
			coresight-name = "coresight-etm1";
			qcom,tupwr-disable;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x411>;

			port {

				endpoint {
					remote-endpoint = <0x1f2>;
					phandle = <0x23d>;
				};
			};
		};

		etm@7240000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7240000 0x1000>;
			cpu = <0x13>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm2";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x412>;

			port {

				endpoint {
					remote-endpoint = <0x1f3>;
					phandle = <0x23e>;
				};
			};
		};

		etm@7340000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7340000 0x1000>;
			cpu = <0x14>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm3";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x413>;

			port {

				endpoint {
					remote-endpoint = <0x1f4>;
					phandle = <0x23f>;
				};
			};
		};

		etm@7440000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7440000 0x1000>;
			cpu = <0x15>;
			coresight-name = "coresight-etm4";
			qcom,tupwr-disable;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x414>;

			port {

				endpoint {
					remote-endpoint = <0x1f5>;
					phandle = <0x240>;
				};
			};
		};

		etm@7540000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7540000 0x1000>;
			cpu = <0x16>;
			coresight-name = "coresight-etm5";
			qcom,tupwr-disable;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x415>;

			port {

				endpoint {
					remote-endpoint = <0x1f6>;
					phandle = <0x241>;
				};
			};
		};

		etm@7640000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7640000 0x1000>;
			cpu = <0x17>;
			coresight-name = "coresight-etm6";
			qcom,tupwr-disable;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x416>;

			port {

				endpoint {
					remote-endpoint = <0x1f7>;
					phandle = <0x242>;
				};
			};
		};

		etm@7740000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x7740000 0x1000>;
			cpu = <0x18>;
			coresight-name = "coresight-etm7";
			qcom,tupwr-disable;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x417>;

			port {

				endpoint {
					remote-endpoint = <0x1f8>;
					phandle = <0x243>;
				};
			};
		};

		tpdm@7830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7830000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-olc";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x418>;

			port {

				endpoint {
					remote-endpoint = <0x1f9>;
					phandle = <0x245>;
				};
			};
		};

		tpdm@78a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x419>;

			port {

				endpoint {
					remote-endpoint = <0x1fa>;
					phandle = <0x247>;
				};
			};
		};

		tpdm@78b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x41a>;

			port {

				endpoint {
					remote-endpoint = <0x1fb>;
					phandle = <0x249>;
				};
			};
		};

		tpdm@7860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b968>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x41b>;

			port {

				endpoint {
					remote-endpoint = <0x1fc>;
					phandle = <0x24b>;
				};
			};
		};

		funnel@6846000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6846000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-lpass";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x41c>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1fd>;
						phandle = <0x222>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x1fe>;
						phandle = <0x1de>;
					};
				};
			};
		};

		funnel@6c44000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6c44000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-npu";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x41d>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x1ff>;
						phandle = <0x223>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x200>;
						phandle = <0x1df>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x201>;
						phandle = <0x1e0>;
					};
				};

				port@3 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x202>;
						phandle = <0x1e1>;
					};
				};

				port@4 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x203>;
						phandle = <0x1e2>;
					};
				};
			};
		};

		tpda@6843000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6843000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-nav";
			qcom,tpda-atid = <0x44>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x41e>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x204>;
						phandle = <0x210>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x205>;
						phandle = <0x1e5>;
					};
				};
			};
		};

		tpda@6801000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6801000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-modem0";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x41f>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x206>;
						phandle = <0x20b>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x207>;
						phandle = <0x1e7>;
					};
				};
			};
		};

		tpda@6803000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6803000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-modem1";
			qcom,tpda-atid = <0x62>;
			qcom,dsb-elem-size = <0x00 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x420>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x208>;
						phandle = <0x20c>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x209>;
						phandle = <0x1e8>;
					};
				};
			};
		};

		funnel@6802000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6802000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x421>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x20a>;
						phandle = <0x212>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x20b>;
						phandle = <0x206>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x20c>;
						phandle = <0x208>;
					};
				};
			};
		};

		funnel@6ac5000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6ac5000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dlnt";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x422>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x20d>;
						phandle = <0x224>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x20e>;
						phandle = <0x1e3>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x20f>;
						phandle = <0x1e4>;
					};
				};

				port@3 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x210>;
						phandle = <0x204>;
					};
				};

				port@4 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x211>;
						phandle = <0x1e6>;
					};
				};

				port@5 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x212>;
						phandle = <0x20a>;
					};
				};
			};
		};

		funnel@6c2d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6c2d000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dlct0";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x423>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x213>;
						source = <0x214>;
						phandle = <0x257>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x215>;
						source = <0x216>;
						phandle = <0x258>;
					};
				};

				port@2 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x217>;
						source = <0x218>;
						phandle = <0x259>;
					};
				};

				port@3 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x219>;
						source = <0x21a>;
						phandle = <0x25a>;
					};
				};

				port@4 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x21b>;
						source = <0x21c>;
						phandle = <0x25b>;
					};
				};

				port@5 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x21d>;
						source = <0x21e>;
						phandle = <0x25c>;
					};
				};

				port@6 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x21f>;
						source = <0x220>;
						phandle = <0x25d>;
					};
				};

				port@7 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x221>;
						phandle = <0x260>;
					};
				};

				port@8 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x222>;
						phandle = <0x1fd>;
					};
				};

				port@9 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x223>;
						phandle = <0x1ff>;
					};
				};

				port@10 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x224>;
						phandle = <0x20d>;
					};
				};

				port@11 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x225>;
						phandle = <0x1e9>;
					};
				};
			};
		};

		funnel@6944000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6944000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gpu";
			status = "disabled";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x424>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x226>;
						phandle = <0x234>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x227>;
						phandle = <0x1eb>;
					};
				};
			};
		};

		funnel@6f85000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6f85000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr0";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x425>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x228>;
						phandle = <0x235>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x229>;
						phandle = <0x1ec>;
					};
				};
			};
		};

		funnel@6983000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6983000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x426>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x22a>;
						source = <0x22b>;
						phandle = <0x236>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x22c>;
						source = <0x22d>;
						phandle = <0x237>;
					};
				};

				port@2 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x22e>;
						phandle = <0x23a>;
					};
				};

				port@3 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x22f>;
						phandle = <0x1ed>;
					};
				};

				port@4 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x230>;
						phandle = <0x1ee>;
					};
				};

				port@5 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x231>;
						phandle = <0x1ef>;
					};
				};
			};
		};

		tpda@6c38000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6c38000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-dl-center";
			qcom,tpda-atid = <0x4e>;
			qcom,dsb-elem-size = <0x00 0x20 0x03 0x20 0x05 0x20 0x10 0x20>;
			qcom,cmb-elem-size = <0x03 0x20 0x06 0x20 0x10 0x40>;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x427>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x232>;
						phandle = <0x239>;
					};
				};

				port@1 {
					reg = <0x10>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x233>;
						phandle = <0x1ea>;
					};
				};

				port@2 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x234>;
						phandle = <0x226>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x235>;
						phandle = <0x228>;
					};
				};

				port@4 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x236>;
						phandle = <0x22a>;
					};
				};

				port@5 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x237>;
						phandle = <0x22c>;
					};
				};
			};
		};

		funnel@6c39000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6c39000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-dlct1";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x428>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x238>;
						phandle = <0x265>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x239>;
						phandle = <0x232>;
					};
				};

				port@2 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x23a>;
						phandle = <0x22e>;
					};
				};
			};
		};

		funnel@7800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x429>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x23b>;
						phandle = <0x24d>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x23c>;
						phandle = <0x1f1>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x23d>;
						phandle = <0x1f2>;
					};
				};

				port@3 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x23e>;
						phandle = <0x1f3>;
					};
				};

				port@4 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x23f>;
						phandle = <0x1f4>;
					};
				};

				port@5 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x240>;
						phandle = <0x1f5>;
					};
				};

				port@6 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x241>;
						phandle = <0x1f6>;
					};
				};

				port@7 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x242>;
						phandle = <0x1f7>;
					};
				};

				port@8 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x243>;
						phandle = <0x1f8>;
					};
				};
			};
		};

		tpda@7832000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7832000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-olc";
			qcom,tpda-atid = <0x45>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x42a>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x244>;
						phandle = <0x24e>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x245>;
						phandle = <0x1f9>;
					};
				};
			};
		};

		tpda@78c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78c0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-silver";
			qcom,tpda-atid = <0x48>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x42b>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x246>;
						phandle = <0x24f>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x247>;
						phandle = <0x1fa>;
					};
				};
			};
		};

		tpda@78d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x78d0000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-llm-gold";
			qcom,tpda-atid = <0x49>;
			qcom,cmb-elem-size = <0x00 0x20>;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x42c>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x248>;
						phandle = <0x250>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x249>;
						phandle = <0x1fb>;
					};
				};
			};
		};

		tpda@7862000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x7862000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x00 0x20>;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x42d>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x24a>;
						phandle = <0x251>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x24b>;
						phandle = <0x1fc>;
					};
				};
			};
		};

		funnel@7810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss-merge";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x42e>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x24c>;
						phandle = <0x267>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x24d>;
						phandle = <0x23b>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x24e>;
						phandle = <0x244>;
					};
				};

				port@3 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x24f>;
						phandle = <0x246>;
					};
				};

				port@4 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x250>;
						phandle = <0x248>;
					};
				};

				port@5 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x251>;
						phandle = <0x24a>;
					};
				};
			};
		};

		tpda@6004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda";
			qcom,tpda-atid = <0x41>;
			qcom,bc-elem-size = <0x10 0x20 0x18 0x20 0x19 0x20>;
			qcom,tc-elem-size = <0x10 0x20 0x19 0x20>;
			qcom,dsb-elem-size = <0x02 0x20 0x0b 0x20 0x0e 0x20 0x0f 0x20 0x13 0x20 0x18 0x20>;
			qcom,cmb-elem-size = <0x0b 0x20 0x0c 0x20 0x0d 0x40 0x0e 0x20 0x15 0x20 0x16 0x20 0x17 0x20>;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x42f>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x252>;
						phandle = <0x25f>;
					};
				};

				port@1 {
					reg = <0x15>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x253>;
						phandle = <0x1da>;
					};
				};

				port@2 {
					reg = <0x16>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x254>;
						phandle = <0x1db>;
					};
				};

				port@3 {
					reg = <0x17>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x255>;
						phandle = <0x1dc>;
					};
				};

				port@4 {
					reg = <0x18>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x256>;
						phandle = <0x1dd>;
					};
				};

				port@5 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x257>;
						phandle = <0x213>;
					};
				};

				port@6 {
					reg = <0x0b>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x258>;
						phandle = <0x215>;
					};
				};

				port@7 {
					reg = <0x0c>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x259>;
						phandle = <0x217>;
					};
				};

				port@8 {
					reg = <0x0d>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x25a>;
						phandle = <0x219>;
					};
				};

				port@9 {
					reg = <0x0e>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x25b>;
						phandle = <0x21b>;
					};
				};

				port@10 {
					reg = <0x0f>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x25c>;
						phandle = <0x21d>;
					};
				};

				port@11 {
					reg = <0x13>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x25d>;
						phandle = <0x21f>;
					};
				};
			};
		};

		funnel@6005000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qatb";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x430>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x25e>;
						phandle = <0x262>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x25f>;
						phandle = <0x252>;
					};
				};

				port@2 {
					reg = <0x03>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x260>;
						phandle = <0x221>;
					};
				};
			};
		};

		funnel@6041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x431>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x261>;
						phandle = <0x269>;
					};
				};

				port@1 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x262>;
						phandle = <0x25e>;
					};
				};

				port@2 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x263>;
						phandle = <0x27e>;
					};
				};
			};
		};

		funnel@6042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x432>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x264>;
						phandle = <0x26a>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x265>;
						phandle = <0x238>;
					};
				};

				port@2 {
					reg = <0x02>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x266>;
						phandle = <0x1f0>;
					};
				};

				port@3 {
					reg = <0x04>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x267>;
						phandle = <0x24c>;
					};
				};
			};
		};

		funnel@6045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merge";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x433>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x268>;
						phandle = <0x272>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x269>;
						phandle = <0x261>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x26a>;
						phandle = <0x264>;
					};
				};
			};
		};

		tpda@6b08000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b969>;
			reg = <0x6b08000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-swao";
			qcom,tpda-atid = <0x47>;
			qcom,dsb-elem-size = <0x01 0x20>;
			qcom,cmb-elem-size = <0x00 0x40>;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x434>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x26b>;
						phandle = <0x271>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x26c>;
						phandle = <0x1d8>;
					};
				};

				port@2 {
					reg = <0x01>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x26d>;
						phandle = <0x1d9>;
					};
				};
			};
		};

		funnel@6b04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b908>;
			reg = <0x6b04000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-swao";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x435>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x26e>;
						phandle = <0x275>;
					};
				};

				port@1 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x26f>;
						phandle = <0x1d6>;
					};
				};

				port@2 {
					reg = <0x05>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x270>;
						phandle = <0x1d7>;
					};
				};

				port@3 {
					reg = <0x06>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x271>;
						phandle = <0x26b>;
					};
				};

				port@4 {
					reg = <0x07>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x272>;
						phandle = <0x268>;
					};
				};
			};
		};

		tmc@6b05000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6b05000 0x1000>;
			reg-names = "tmc-base";
			coresight-csr = <0x273>;
			coresight-name = "coresight-tmc-etf";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x436>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x274>;
						phandle = <0x278>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x275>;
						phandle = <0x26e>;
					};
				};
			};
		};

		replicator@6b06000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6b06000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-swao";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x437>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x276>;
						phandle = <0x27a>;
					};
				};

				port@1 {
					reg = <0x01>;

					endpoint {
						remote-endpoint = <0x277>;
						phandle = <0x27f>;
					};
				};

				port@2 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x278>;
						phandle = <0x274>;
					};
				};
			};
		};

		replicator@6046000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b909>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x438>;

			ports {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				port@0 {
					reg = <0x00>;

					endpoint {
						remote-endpoint = <0x279>;
						phandle = <0x27c>;
					};
				};

				port@1 {
					reg = <0x00>;

					endpoint {
						slave-mode;
						remote-endpoint = <0x27a>;
						phandle = <0x276>;
					};
				};
			};
		};

		tmc@6048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b961>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base", "bam-base";
			iommus = <0x1e 0x4a0 0x20 0x1e 0x480 0x20>;
			coresight-ctis = <0x27b 0x27b>;
			coresight-csr = <0x273>;
			coresight-name = "coresight-tmc-etr";
			arm,buffer-size = <0x400000>;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			interrupts = <0x00 0x10e 0x01>;
			interrupt-names = "byte-cntr-irq";
			phandle = <0x439>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x27c>;
					phandle = <0x279>;
				};
			};
		};

		cti@78e0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43a>;
		};

		cti@78f0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43b>;
		};

		cti@7900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43c>;
		};

		cti@6010000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x27b>;
		};

		cti@6011000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43d>;
		};

		cti@601a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43e>;
		};

		cti@601b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x43f>;
		};

		cti@601c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x440>;
		};

		cti@601d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x441>;
		};

		cti@601e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x442>;
		};

		cti@601f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x443>;
		};

		cti@6012000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			qcom,cti-gpio-trigout = <0x04>;
			pinctrl-names = "cti-trigout-pctrl";
			pinctrl-0 = <0x27d>;
			phandle = <0x444>;
		};

		cti@6013000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x445>;
		};

		cti@6014000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x446>;
		};

		cti@6015000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x447>;
		};

		cti@6016000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x448>;
		};

		cti@6017000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x449>;
		};

		cti@6018000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44a>;
		};

		cti@6019000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44b>;
		};

		cti@680b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x680b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mss_q6";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44c>;
		};

		cti@6830000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6830000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-arm9";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44d>;
		};

		cti@6845000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6845000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-lpass_dl_cti";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44e>;
		};

		cti@6941000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6941000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-gpu_isdb_cti";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x44f>;
		};

		cti@6942000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6942000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-gpu_cortex_m3";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x450>;
		};

		cti@6982000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6982000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing_dl_cti";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x451>;
		};

		cti@698b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x698b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing_q6_cti";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x452>;
		};

		cti@6ac1000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6ac1000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlnt_cti0";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x453>;
		};

		cti@6ac2000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6ac2000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlnt_cti1";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x454>;
		};

		cti@6ac3000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6ac3000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlnt_cti2";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x455>;
		};

		cti@6ac4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6ac4000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlnt_cti3";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x456>;
		};

		cti@6b00000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b00000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti0";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x457>;
		};

		cti@6b01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b01000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti1";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x458>;
		};

		cti@6b02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti2";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x459>;
		};

		cti@6b03000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b03000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-swao_cti3";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45a>;
		};

		cti@6b0e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b0e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cortex_m3";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45b>;
		};

		cti@6b21000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b21000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-lpass_lpi_cti";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45c>;
		};

		cti@6b2B000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6b2b000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-lpass_q6_cti";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45d>;
		};

		cti@6c2a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c2a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct0_cti0";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45e>;
		};

		cti@6C2b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c2b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct0_cti1";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x45f>;
		};

		cti@6c2c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c2c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct0_cti2";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x460>;
		};

		cti@6c42000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c42000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-npu_dl_cti_0";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x461>;
		};

		cti@6C43000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c43000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-npu_dl_cti_1";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x462>;
		};

		cti@6C4b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c4b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-npu_q6_cti";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x463>;
		};

		cti@6c13000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c13000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-sierra_a6_cti";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x464>;
		};

		cti@6c61000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6c61000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mdss_dl_cti";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x465>;
		};

		cti@6f82000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6f82000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x466>;
		};

		cti@6f83000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6f83000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x467>;
		};

		cti@6f84000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6f84000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_0_cti_2";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x468>;
		};

		cti@6f90000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6f90000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x469>;
		};

		cti@6f91000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6f91000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46a>;
		};

		cti@6f92000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x6f92000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-ddr_dl_1_cti_2";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46b>;
		};

		cti@7831000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7831000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-olc";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46c>;
		};

		cti@7861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b966>;
			reg = <0x7861000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dl-apss";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46d>;
		};

		stm@6002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b962>;
			reg = <0x6002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";
			coresight-name = "coresight-stm";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x46e>;

			port {

				endpoint {
					remote-endpoint = <0x27e>;
					phandle = <0x263>;
				};
			};
		};

		csr@6b0c000 {
			compatible = "qcom,coresight-csr";
			reg = <0x6b0c000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			qcom,blk-size = <0x01>;
			phandle = <0x46f>;
		};

		hwevent {
			compatible = "qcom,coresight-hwevent";
			coresight-name = "coresight-hwevent";
			coresight-csr = <0x273>;
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			qcom,dummy-sink;
			phandle = <0x470>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0x27f>;
					phandle = <0x277>;
				};
			};
		};

		tgu@6b0b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0x3b999>;
			reg = <0x6b0b000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x03>;
			tgu-conditions = <0x04>;
			tgu-regs = <0x04>;
			tgu-timer-counters = <0x08>;
			coresight-name = "coresight-tgu-ipcb";
			clocks = <0x1a 0x00>;
			clock-names = "apb_pclk";
			phandle = <0x471>;
		};

		rpmh-regulator-cxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "cx.lvl";
			pm6150l-s1-level-parent-supply = <0x28>;
			pm6150l-s1-level_ao-parent-supply = <0x280>;

			regulator-pm6150l-s1-level {
				regulator-name = "pm6150l_s1_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x21>;
			};

			regulator-pm6150l-s1-level-ao {
				regulator-name = "pm6150l_s1_level_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				phandle = <0x51>;
			};

			regulator-cdev {
				compatible = "qcom,rpmh-reg-cdev";
				mboxes = <0x1c 0x00>;
				qcom,reg-resource-name = "cx";
				#cooling-cells = <0x02>;
				phandle = <0xb6>;
			};
		};

		rpmh-regulator-gfxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "gfx.lvl";

			regulator-pm6150-s2-level {
				regulator-name = "pm6150_s2_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x52>;
			};
		};

		rpmh-regulator-mxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "mx.lvl";

			regulator-pm6150-s3-level {
				regulator-name = "pm6150_s3_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x28>;
			};

			regulator-pm6150-s3-level-ao {
				regulator-name = "pm6150_s3_level_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x280>;
			};

			mx-cdev-lvl {
				compatible = "qcom,regulator-cooling-device";
				regulator-cdev-supply = <0x28>;
				regulator-levels = <0x101 0x01>;
				#cooling-cells = <0x02>;
				phandle = <0xb7>;
			};
		};

		rpmh-regulator-smpa1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "smpa1";

			regulator-pm6150-s1 {
				regulator-name = "pm6150_s1";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x113640>;
				regulator-max-microvolt = <0x113640>;
				qcom,init-voltage = <0x113640>;
				phandle = <0x472>;
			};
		};

		rpmh-regulator-smpa4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "smpa4";

			regulator-pm6150-s4 {
				regulator-name = "pm6150_s4";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xc92c0>;
				regulator-max-microvolt = <0x111700>;
				qcom,init-voltage = <0xc92c0>;
				phandle = <0x473>;
			};
		};

		rpmh-regulator-smpa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "smpa5";

			regulator-pm6150-s5 {
				regulator-name = "pm6150_s5";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1a9c80>;
				regulator-max-microvolt = <0x1f20c0>;
				qcom,init-voltage = <0x1a9c80>;
				phandle = <0x12a>;
			};
		};

		rpmh-regulator-ldoa1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoa1";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l1 {
				regulator-name = "pm6150_l1";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11f990>;
				regulator-max-microvolt = <0x132a40>;
				qcom,init-voltage = <0x11f990>;
				qcom,init-mode = <0x02>;
				phandle = <0x474>;
			};
		};

		rpmh-regulator-ldoa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoa2";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l2 {
				regulator-name = "pm6150_l2";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xe6780>;
				regulator-max-microvolt = <0x101d00>;
				qcom,init-voltage = <0xe6780>;
				qcom,init-mode = <0x02>;
				phandle = <0x475>;
			};
		};

		rpmh-regulator-ldoa3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoa3";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l3 {
				regulator-name = "pm6150_l3";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xec540>;
				regulator-max-microvolt = <0x103c40>;
				qcom,init-voltage = <0xec540>;
				qcom,init-mode = <0x02>;
				phandle = <0x476>;
			};
		};

		rpmh-regulator-ldoa4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoa4";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l4 {
				regulator-name = "pm6150_l4";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0xc92c0>;
				regulator-max-microvolt = <0xe2900>;
				qcom,init-voltage = <0xc92c0>;
				qcom,init-mode = <0x02>;
				phandle = <0x92>;
			};
		};

		rpmh-regulator-ldoa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoa5";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l5 {
				regulator-name = "pm6150_l5";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x325aa0>;
				regulator-max-microvolt = <0x325aa0>;
				qcom,init-voltage = <0x325aa0>;
				qcom,init-mode = <0x02>;
				phandle = <0x5cd>;
				regulator-always-on;
			};
		};

		rpmh-regulator-ldoa6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoa6";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l6 {
				regulator-name = "pm6150_l6";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x8aac0>;
				regulator-max-microvolt = <0x9e340>;
				qcom,init-voltage = <0x8aac0>;
				qcom,init-mode = <0x02>;
				phandle = <0x478>;
			};
		};

		rpmh-regulator-lmxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "lmx.lvl";

			regulator-pm6150-l7-level {
				regulator-name = "pm6150_l7_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x2e>;
			};
		};

		rpmh-regulator-lcxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "lcx.lvl";

			regulator-pm6150-l8-level {
				regulator-name = "pm6150_l8_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x2d>;
			};
		};

		rpmh-regulator-ldoa9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoa9";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l9 {
				regulator-name = "pm6150_l9";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x77240>;
				regulator-max-microvolt = "", "\f5";
				qcom,init-voltage = <0x77240>;
				qcom,init-mode = <0x02>;
				phandle = <0xc8>;
			};
		};

		rpmh-regulator-ldoa10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoa10";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l10 {
				regulator-name = "pm6150_l10";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1bf440>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0xd0>;
			};
		};

		rpmh-regulator-ldoa11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoa11";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l11 {
				regulator-name = "pm6150_l11";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x19e100>;
				regulator-max-microvolt = <0x1d0d80>;
				qcom,init-voltage = <0x19e100>;
				qcom,init-mode = <0x02>;
				phandle = <0x284>;
			};
		};

		rpmh-regulator-ldoa12 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoa12";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l12 {
				regulator-name = "pm6150_l12";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x19e100>;
				regulator-max-microvolt = <0x1dc900>;
				qcom,init-voltage = <0x19e100>;
				qcom,init-mode = <0x02>;
				phandle = <0x7e>;
			};
		};

		rpmh-regulator-ldoa13 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoa13";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l13 {
				regulator-name = "pm6150_l13";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x19e100>;
				regulator-max-microvolt = <0x1d0d80>;
				qcom,init-voltage = <0x19e100>;
				qcom,init-mode = <0x02>;
				phandle = <0x301>;
			};
		};

		rpmh-regulator-ldoa14 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoa14";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l14 {
				regulator-name = "pm6150_l14";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1a5e00>;
				regulator-max-microvolt = <0x1bf440>;
				qcom,init-voltage = <0x1a5e00>;
				qcom,init-mode = <0x02>;
				phandle = <0x479>;
			};
		};

		rpmh-regulator-ldoa15 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoa15";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l15 {
				regulator-name = "pm6150_l15";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x19e100>;
				regulator-max-microvolt = <0x1d0d80>;
				qcom,init-voltage = <0x19e100>;
				qcom,init-mode = <0x02>;
				phandle = <0x47a>;
			};
		};

		rpmh-regulator-ldoa16 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoa16";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l16 {
				regulator-name = "pm6150_l16";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x261600>;
				regulator-max-microvolt = <0x326a40>;
				qcom,init-voltage = <0x261600>;
				qcom,init-mode = <0x02>;
				phandle = <0x47b>;
			};
		};

		rpmh-regulator-ldoa17 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoa17";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l17 {
				regulator-name = "pm6150_l17";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2c8e40>;
				regulator-max-microvolt = "", "1Q";
				qcom,init-voltage = <0x2c8e40>;
				qcom,init-mode = <0x02>;
				phandle = <0x71>;
			};
		};

		rpmh-regulator-ldoa18 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoa18";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l18 {
				regulator-name = "pm6150_l18";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x261600>;
				regulator-max-microvolt = <0x326a40>;
				qcom,init-voltage = <0x261600>;
				qcom,init-mode = <0x02>;
				phandle = <0x302>;
			};
		};

		rpmh-regulator-ldoa19 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoa19";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150-l19 {
				regulator-name = "pm6150_l19";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x292340>;
				regulator-max-microvolt = <0x326a40>;
				qcom,init-voltage = <0x292340>;
				qcom,init-mode = <0x02>;
				phandle = <0x7d>;
			};
		};

		rpmh-regulator-msslvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "mss.lvl";

			regulator-pm6150l-s7-level {
				regulator-name = "pm6150l_s7_level";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11>;
				regulator-max-microvolt = <0x10000>;
				qcom,init-voltage-level = <0x11>;
				phandle = <0x22>;
			};
		};

		rpmh-regulator-smpc8 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "smpc8";

			regulator-pm6150l-s8 {
				regulator-name = "pm6150l_s8";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x111700>;
				regulator-max-microvolt = <0x157c00>;
				qcom,init-voltage = <0x111700>;
				phandle = <0x128>;
			};
		};

		rpmh-regulator-ldoc1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoc1";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l1 {
				regulator-name = "pm6150l_l1";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x18a880>;
				regulator-max-microvolt = <0x1e4600>;
				qcom,init-voltage = <0x18a880>;
				qcom,init-mode = <0x02>;
				phandle = <0xc9>;
			};
		};

		rpmh-regulator-ldoc2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoc2";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l2 {
				regulator-name = "pm6150l_l2";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x11d280>;
				regulator-max-microvolt = <0x13e5c0>;
				qcom,init-voltage = <0x11d280>;
				qcom,init-mode = <0x02>;
				phandle = <0xca>;
			};
		};

		rpmh-regulator-ldoc3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoc3";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l3 {
				regulator-name = "pm6150l_l3";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1174c0>;
				regulator-max-microvolt = <0x13e5c0>;
				qcom,init-voltage = <0x1174c0>;
				qcom,init-mode = <0x02>;
				phandle = <0x93>;
			};
		};

		rpmh-regulator-ldoc4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoc4";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l4 {
				regulator-name = "pm6150l_l4";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x192580>;
				regulator-max-microvolt = <0x326a40>;
				qcom,init-voltage = <0x192580>;
				qcom,init-mode = <0x02>;
				phandle = <0x47c>;
			};
		};

		rpmh-regulator-ldoc5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoc5";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l5 {
				regulator-name = "pm6150l_l5";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x192580>;
				regulator-max-microvolt = <0x326a40>;
				qcom,init-voltage = <0x192580>;
				qcom,init-mode = <0x02>;
				phandle = <0x47d>;
			};
		};

		rpmh-regulator-ldoc6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoc6";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l6 {
				regulator-name = "pm6150l_l6";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x192580>;
				regulator-max-microvolt = <0x326a40>;
				qcom,init-voltage = <0x192580>;
				qcom,init-mode = <0x02>;
				phandle = <0x88>;
			};
		};

		rpmh-regulator-ldoc7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoc7";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l7 {
				regulator-name = "pm6150l_l7";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x2dc6c0>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x02>;
				phandle = <0x11f>;
				regulator-boot-on;
			};
		};

		rpmh-regulator-ldoc8 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoc8";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l8 {
				regulator-name = "pm6150l_l8";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-max-microvolt = <0x1b7740>;
				qcom,init-voltage = <0x1b7740>;
				qcom,init-mode = <0x02>;
				phandle = <0x5cc>;
				regulator-always-on;
			};
		};

		rpmh-regulator-ldoc9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoc9";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l9 {
				regulator-name = "pm6150l_l9";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2d0b40>;
				regulator-max-microvolt = <0x326a40>;
				qcom,init-voltage = <0x2d0b40>;
				qcom,init-mode = <0x02>;
				phandle = <0x87>;
			};
		};

		rpmh-regulator-ldoc10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoc10";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l10 {
				regulator-name = "pm6150l_l10";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-max-microvolt = <0x33e140>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,init-mode = <0x02>;
				phandle = <0xcb>;
			};
		};

		rpmh-regulator-ldoc11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "ldoc11";
			qcom,regulator-type = "pmic5-ldo";
			qcom,supported-modes = <0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0x01>;

			regulator-pm6150l-l11 {
				regulator-name = "VDD_BTP_3P3";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x325aa0>;
				regulator-max-microvolt = <0x325aa0>;
				qcom,init-voltage = <0x325aa0>;
				qcom,init-mode = <0x02>;
				phandle = <0xcc>;
			};
		};

		rpmh-regulator-bobc1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x00>;
			qcom,resource-name = "bobc1";
			qcom,regulator-type = "pmic5-bob";
			qcom,supported-modes = <0x00 0x02 0x04>;
			qcom,mode-threshold-currents = <0x00 0xf4240 0x1e8480>;
			qcom,send-defaults;

			regulator-pm6150l-bob {
				regulator-name = "pm6150l_bob";
				qcom,set = <0x03>;
				regulator-min-microvolt = <0x2de600>;
				regulator-max-microvolt = <0x3c6cc0>;
				qcom,init-voltage = <0x2de600>;
				qcom,init-mode = <0x00>;
				phandle = <0x129>;
			};

			regulator-pm6150l-bob_ao {
				regulator-name = "pm6150l_bob_ao";
				qcom,set = <0x01>;
				regulator-min-microvolt = <0x2de600>;
				regulator-max-microvolt = <0x3c6cc0>;
				qcom,init-voltage = <0x2de600>;
				qcom,init-mode = <0x03>;
				phandle = <0x47f>;
			};
		};

		refgen-regulator@88e7000 {
			compatible = "qcom,refgen-regulator";
			reg = <0x88e7000 0x60>;
			regulator-name = "refgen";
			regulator-enable-ramp-delay = <0x05>;
			proxy-supply = <0x281>;
			qcom,proxy-consumer-enable;
			phandle = <0x281>;
		};

		ssusb@a600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			iommus = <0x1e 0x540 0x00>;
			#address-cells = <0x01>;
			#size-cells = <0x01>;
			ranges;
			interrupts = <0x00 0x1e9 0x00 0x00 0x82 0x00 0x00 0x1e6 0x00 0x00 0x1e8 0x00>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			USB3_GDSC-supply = <0x282>;
			dpdm-supply = <0x70>;
			qcom,use-pdc-interrupts;
			clocks = <0x1d 0x75 0x1d 0x14 0x1d 0x0b 0x1d 0x77 0x1d 0x7a 0x1d 0x7b>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "xo";
			resets = <0x1d 0x03>;
			reset-names = "core_reset";
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,num-gsi-evt-buffs = <0x03>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,gsi-disable-io-coherency;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x04>;
			qcom,msm-bus,num-paths = <0x03>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x00 0x00 0x3d 0x2a4 0x00 0x00 0x01 0x247 0x00 0x00 0x3d 0x200 0xf4240 0x2625a0 0x3d 0x2a4 0x00 0x960 0x01 0x247 0x00 0x9c40 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x00 0x960 0x01 0x247 0x00 0x9c40 0x3d 0x200 0x01 0x01 0x3d 0x2a4 0x01 0x01 0x01 0x247 0x01 0x01>;
			qcom,default-bus-vote = <0x02>;
			phandle = <0x480>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				reg = <0xa600000 0xcd00>;
				interrupts = <0x00 0x85 0x00>;
				usb-phy = <0x70 0x283>;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,dis_u2_susphy_quirk;
				snps,dis_enblslpm_quirk;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3_lpm_capable;
				usb-core-id = <0x00>;
				tx-fifo-resize;
				maximum-speed = "high-speed";
				dr_mode = "otg";
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0xa704000 0x17000>;
				interrupts = <0x00 0x84 0x00>;
				qcom,usb-bam-fifo-baseaddr = <0x146a6000>;
				qcom,usb-bam-num-pipes = <0x04>;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x02>;
					qcom,dir = <0x01>;
					qcom,pipe-num = <0x00>;
					qcom,peer-bam = <0x00>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,src-bam-pipe-index = <0x00>;
					qcom,dst-bam-pipe-index = <0x00>;
					qcom,data-fifo-offset = <0x00>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};
			};
		};

		qusb@88e3000 {
			compatible = "qcom,qusb2phy-v2";
			reg = <0x88e3000 0x400 0x780258 0x04 0x88e7014 0x04>;
			reg-names = "qusb_phy_base", "efuse_addr", "refgen_north_bg_reg_addr";
			qcom,efuse-bit-pos = <0x19>;
			qcom,efuse-num-bits = <0x03>;
			vdd-supply = <0x92>;
			vdda18-supply = <0x284>;
			vdda33-supply = <0x71>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xdbba0>;
			qcom,qusb-phy-reg-offset = <0x240 0x1a0 0x210 0x230 0xa8 0x254 0x198 0x27c 0x280 0x284 0x288 0x2a0>;
			qcom,qusb-phy-init-seq = <0x23 0x210 0x03 0x04 0x7c 0x18c 0x80 0x2c 0x0a 0x184 0x19 0xb4 0x40 0x194 0x18 0x198 0x21 0x214 0x08 0x220 0x58 0x224 0x46 0x240 0x2b 0x244 0xca 0x248 0x00 0x24c 0x03 0x250 0x30 0x23c 0x22 0x210>;
			qcom,qusb-phy-host-init-seq = <0x23 0x210 0x03 0x04 0x7c 0x18c 0x80 0x2c 0x0a 0x184 0x19 0xb4 0x40 0x194 0x18 0x198 0x21 0x214 0x08 0x220 0x58 0x224 0x46 0x240 0x2b 0x244 0xca 0x248 0x00 0x24c 0x03 0x250 0x30 0x23c 0x22 0x210>;
			phy_type = "utmi";
			clocks = <0x20 0x00 0x1d 0x80>;
			clock-names = "ref_clk_src", "cfg_ahb_clk";
			resets = <0x1d 0x00>;
			reset-names = "phy_reset";
			phandle = <0x70>;
		};

		ssphy@88e8000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			vdd-supply = <0x92>;
			qcom,vdd-voltage-level = <0x00 0xd6d80 0xdbba0>;
			core-supply = <0x93>;
			qcom,vbus-valid-override;
			qcom,qmp-phy-init-seq = <0x1048 0x07 0x00 0x1080 0x14 0x00 0x1034 0x08 0x00 0x1138 0x30 0x00 0x103c 0x02 0x00 0x108c 0x08 0x00 0x115c 0x16 0x00 0x1164 0x01 0x00 0x113c 0x80 0x00 0x10b0 0x82 0x00 0x10b8 0xab 0x00 0x10bc 0xea 0x00 0x10c0 0x02 0x00 0x1060 0x06 0x00 0x1068 0x16 0x00 0x1070 0x36 0x00 0x10dc 0x00 0x00 0x10d8 0x3f 0x00 0x10f8 0x01 0x00 0x10f4 0xc9 0x00 0x1148 0x0a 0x00 0x10a0 0x00 0x00 0x109c 0x34 0x00 0x1098 0x15 0x00 0x1090 0x04 0x00 0x1154 0x00 0x00 0x1094 0x00 0x00 0x10f0 0x00 0x00 0x1040 0x0a 0x00 0x1010 0x01 0x00 0x101c 0x31 0x00 0x1020 0x01 0x00 0x1014 0x00 0x00 0x1018 0x00 0x00 0x1024 0x85 0x00 0x1028 0x07 0x00 0x1430 0x0b 0x00 0x14d4 0x0f 0x00 0x14d8 0x4e 0x00 0x14dc 0x18 0x00 0x14f8 0x77 0x00 0x14fc 0x80 0x00 0x1504 0x03 0x00 0x150c 0x16 0x00 0x1564 0x05 0x00 0x14c0 0x03 0x00 0x1830 0x0b 0x00 0x18d4 0x0f 0x00 0x18d8 0x4e 0x00 0x18dc 0x18 0x00 0x18f8 0x77 0x00 0x18fc 0x80 0x00 0x1904 0x03 0x00 0x190c 0x16 0x00 0x1964 0x05 0x00 0x18c0 0x03 0x00 0x1260 0x10 0x00 0x12a4 0x12 0x00 0x128c 0x16 0x00 0x1248 0x09 0x00 0x1244 0x06 0x00 0x1660 0x10 0x00 0x16a4 0x12 0x00 0x168c 0x16 0x00 0x1648 0x09 0x00 0x1644 0x06 0x00 0x1cc8 0x83 0x00 0x1ccc 0x09 0x00 0x1cd0 0xa2 0x00 0x1cd4 0x40 0x00 0x1cc4 0x02 0x00 0x1c80 0xd1 0x00 0x1c84 0x1f 0x00 0x1c88 0x47 0x00 0x1c64 0x1b 0x00 0x1434 0x75 0x00 0x1834 0x75 0x00 0x1dd8 0xcc 0x00 0x1c0c 0x9f 0x00 0x1c10 0x9f 0x00 0x1c14 0xb7 0x00 0x1c18 0x4e 0x00 0x1c1c 0x65 0x00 0x1c20 0x6b 0x00 0x1c24 0x15 0x00 0x1c28 0x0d 0x00 0x1c2c 0x15 0x00 0x1c30 0x0d 0x00 0x1c34 0x15 0x00 0x1c38 0x0d 0x00 0x1c3c 0x15 0x00 0x1c40 0x1d 0x00 0x1c44 0x15 0x00 0x1c48 0x0d 0x00 0x1c4c 0x15 0x00 0x1c50 0x0d 0x00 0x1e0c 0x21 0x00 0x1e10 0x60 0x00 0x1c5c 0x02 0x00 0x1ca0 0x04 0x00 0x1c8c 0x44 0x00 0x1c70 0xe7 0x00 0x1c74 0x03 0x00 0x1c78 0x40 0x00 0x1c7c 0x00 0x00 0x1cb8 0x75 0x00 0x1cb0 0x86 0x00 0x1cbc 0x13 0x00 0x1cac 0x04 0x00 0xffffffff 0xffffffff 0x00>;
			qcom,qmp-phy-reg-offset = <0x1d74 0x1cd8 0x1cdc 0x1c04 0x1c00 0x1c08 0x1a00 0x2a18 0x08 0x04 0x1c 0x00 0x10 0x0c 0x1a0c>;
			clocks = <0x1d 0x7c 0x1d 0x7f 0x20 0x00 0x1d 0x7b 0x1d 0x7e 0x1d 0x80>;
			clock-names = "aux_clk", "pipe_clk", "ref_clk_src", "ref_clk", "com_aux_clk", "cfg_ahb_clk";
			resets = <0x1d 0x04 0x1d 0x06>;
			reset-names = "global_phy_reset", "phy_reset";
			phandle = <0x283>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x1e 0x100f 0x00>;
			qcom,usb-audio-stream-id = <0x0f>;
			qcom,usb-audio-intr-num = <0x02>;
		};

		qcom,vidc@aa00000 {
			compatible = "qcom,msm-vidc", "qcom,atoll-vidc";
			status = "ok";
			sku-index = <0x00>;
			reg = <0xaa00000 0x200000>;
			interrupts = <0x00 0xae 0x04>;
			venus-supply = <0xce>;
			venus-core0-supply = <0x285>;
			clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk";
			clocks = <0x5b 0x06 0x5b 0x03 0x5b 0x05 0x5b 0x02 0x5b 0x01>;
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk";
			qcom,clock-configs = <0x01 0x00 0x00 0x01 0x00>;
			qcom,allowed-clock-rates = <0x8f0d180 0x1017df80 0x1443fd00 0x19de5080>;
			phandle = <0x481>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x01>;
				qcom,bus-slave = <0x254>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "vidc-ar50-ddr";
				qcom,bus-range-kbps = <0x3e8 0x207880>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x1e 0xc00 0x60>;
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x70800000 0x6f800000>;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x1e 0xc21 0x04>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x4b000000 0x25800000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x1e 0xc23 0x00>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x25800000 0x25800000>;
				qcom,secure-context-bank;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x1e 0xc04 0x60>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};
		};

		qcom,msm_npu@9800000 {
			compatible = "qcom,msm-npu";
			status = "ok";
			reg = <0x9900000 0x20000 0x99f0000 0x10000 0x9980000 0x10000 0x17c00000 0x10000 0x1f40000 0x40000 0x780000 0x7000>;
			reg-names = "tcm", "core", "cc", "apss_shared", "tcsr", "qfprom_physical";
			interrupts = <0x00 0x247 0x04 0x00 0x249 0x01 0x00 0x24c 0x01 0x00 0x248 0x04>;
			interrupt-names = "error_irq", "wdg_bite_irq", "ipc_irq", "general_irq";
			iommus = <0x1e 0x1441 0x00 0x1e 0x1442 0x00 0x1e 0x1461 0x00 0x1e 0x1462 0x00 0x1e 0x1481 0x00 0x1e 0x1482 0x00>;
			qcom,npu-dsp-sid-mapped;
			clocks = <0x5d 0x16 0x5d 0x0c 0x5d 0x09 0x5d 0x08 0x5d 0x12 0x5d 0x11 0x5d 0x13 0x5d 0x14 0x5d 0x15 0x5d 0x07 0x5d 0x0b 0x5d 0x06 0x5d 0x17>;
			clock-names = "xo_clk", "npu_core_clk", "cal_hm0_clk", "cal_hm0_cdc_clk", "axi_clk", "ahb_clk", "dma_clk", "rsc_xo_clk", "s2p_clk", "bwmon_clk", "cal_hm0_perf_cnt_clk", "bto_core_clk", "dsp_core_clk_src";
			vdd-supply = <0x55>;
			vdd_cx-supply = <0x21>;
			qcom,proxy-reg-names = "vdd", "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			#cooling-cells = <0x02>;
			mboxes = <0x286 0x04 0x286 0x06>;
			mbox-names = "glink", "smp2p";
			#mbox-cells = <0x01>;
			qcom,npubw-devs = <0xdd 0xde>;
			qcom,npubw-dev-names = "ddr_bw", "dsp_ddr_bw";
			qcom,src-dst-ports = <0x9a 0x200 0x9a 0x26c>;
			phandle = <0x68>;

			qcom,npu-pwrlevels {
				#address-cells = <0x01>;
				#size-cells = <0x00>;
				compatible = "qcom,npu-pwrlevels";
				initial-pwrlevel = <0x04>;

				qcom,npu-pwrlevel@0 {
					reg = <0x00>;
					vreg = <0x01>;
					clk-freq = <0x124f800 0x5f5e100 0xb71b000 0xb71b000 0x8f0d180 0x1c9c380 0xbebc200 0x124f800 0x2faf080 0x124f800 0xb71b000 0x124f800 0x11e1a300>;
				};

				qcom,npu-pwrlevel@1 {
					reg = <0x01>;
					vreg = <0x02>;
					clk-freq = <0x124f800 0xbebc200 0x10059000 0x10059000 0xbebc200 0x23c3460 0x11e1a300 0x124f800 0x2faf080 0x124f800 0x10059000 0x124f800 0x17d78400>;
				};

				qcom,npu-pwrlevel@2 {
					reg = <0x02>;
					vreg = <0x03>;
					clk-freq = <0x124f800 0x13d92d40 0x18085800 0x18085800 0x11e1a300 0x23c3460 0x18054ac0 0x124f800 0x2faf080 0x124f800 0x18085800 0x124f800 0x1dcd6500>;
				};

				qcom,npu-pwrlevel@3 {
					reg = <0x03>;
					vreg = <0x04>;
					clk-freq = <0x124f800 0x1982c300 0x1eb246c0 0x1eb246c0 0x18054ac0 0x47868c0 0x23c34600 0x124f800 0x5f5e100 0x124f800 0x1eb246c0 0x124f800 0x2756cd00>;
				};

				qcom,npu-pwrlevel@4 {
					reg = <0x04>;
					vreg = <0x06>;
					clk-freq = <0x124f800 0x1dcd6500 0x2ca1c800 0x2ca1c800 0x1fc4ef40 0x47868c0 0x2a51bd80 0x124f800 0x5f5e100 0x124f800 0x2ca1c800 0x124f800 0x2faf0800>;
				};
			};
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x00>;
			phandle = <0x289>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x293>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x294>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x01>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x28a>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x02>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x28b>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x295>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x482>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x28f>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x28c>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0x28d>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x483>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x291>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x08>;
			phandle = <0x484>;
		};

		qcom,msm-dai-q6-hdmi_ms {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x6002>;
			phandle = <0x485>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x00>;
			phandle = <0x296>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x28e>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			qcom,msm-pcm-loopback-low-latency;
			phandle = <0x486>;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x487>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x488>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x00>;
				qcom,msm-mi2s-rx-lines = <0x03>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x298>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x01>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x00>;
				phandle = <0x299>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x02>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				phandle = <0x29a>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x03>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x29b>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x04>;
				qcom,msm-mi2s-rx-lines = <0x01>;
				qcom,msm-mi2s-tx-lines = <0x02>;
				phandle = <0x29c>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x06>;
				qcom,msm-mi2s-rx-lines = <0x00>;
				qcom,msm-mi2s-tx-lines = <0x03>;
				phandle = <0x29d>;
			};
		};

		qcom,msm-dai-q6-meta-mi2s-prim {
			compatible = "qcom,msm-dai-q6-meta-mi2s";
			qcom,msm-dai-q6-meta-mi2s-dev-id = <0x1300>;
			qcom,msm-mi2s-num-members = <0x04>;
			qcom,msm-mi2s-member-id = <0x00 0x01 0x02 0x03>;
			qcom,msm-mi2s-rx-lines = <0xff 0x0f 0x03 0x03>;
			phandle = <0x489>;
		};

		qcom,msm-dai-q6-meta-mi2s-sec {
			compatible = "qcom,msm-dai-q6-meta-mi2s";
			qcom,msm-dai-q6-meta-mi2s-dev-id = <0x1302>;
			qcom,msm-mi2s-num-members = <0x04>;
			qcom,msm-mi2s-member-id = <0x00 0x01 0x02 0x03>;
			qcom,msm-mi2s-rx-lines = <0xff 0x0f 0x03 0x03>;
			phandle = <0x48a>;
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x48b>;

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				phandle = <0x2bd>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				phandle = <0x2be>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				phandle = <0x2bf>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				phandle = <0x2c0>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				phandle = <0x2c1>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				phandle = <0x2c2>;
				qcom,msm-dai-is-island-supported = <0x01>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				phandle = <0x2c3>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				phandle = <0x2c4>;
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				phandle = <0x2c5>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				phandle = <0x2c7>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				phandle = <0x2c9>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				phandle = <0x2cb>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				phandle = <0x2cd>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				phandle = <0x2cf>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				phandle = <0x2d1>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				phandle = <0x2d2>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				phandle = <0x2c6>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				phandle = <0x2c8>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				phandle = <0x2ca>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				phandle = <0x2cc>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				phandle = <0x2ce>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				phandle = <0x2d0>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x292>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4000>;
				phandle = <0x48c>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4001>;
				phandle = <0x48d>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4002>;
				phandle = <0x48e>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4003>;
				phandle = <0x48f>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4004>;
				phandle = <0x490>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4005>;
				phandle = <0x491>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4006>;
				phandle = <0x492>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4007>;
				phandle = <0x493>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4008>;
				phandle = <0x494>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4009>;
				phandle = <0x495>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400b>;
				phandle = <0x496>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400a>;
				phandle = <0x497>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400c>;
				phandle = <0x498>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				phandle = <0x2ae>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x2af>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4010>;
				phandle = <0x499>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x00>;
				phandle = <0x2b0>;
			};

			qcom,msm-dai-q6-sb-9-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4012>;
				phandle = <0x49a>;
			};

			qcom,msm-dai-q6-sb-9-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4013>;
				phandle = <0x49b>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x49c>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x49d>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x49e>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x49f>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x2a4>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x2a5>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x2a6>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x2a7>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x2a8>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x2a9>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x2aa>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x2ab>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2002>;
				phandle = <0x2d4>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2003>;
				phandle = <0x2d5>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x2ac>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x2ad>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x290>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			qcom,subsys-name = "apr_adsp";
			phandle = <0x4a0>;

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				qcom,smmu-version = <0x02>;
				qcom,smmu-enabled;
				iommus = <0x1e 0x1001 0x00>;
				qcom,smmu-sid-mask = <0x00 0x0f>;
				phandle = <0x4a1>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				phandle = <0x4a2>;

				vote_lpass_core_hw {
					compatible = "qcom,audio-ref-clk";
					qcom,codec-ext-clk-src = <0x09>;
					#clock-cells = <0x01>;
					phandle = <0x287>;
				};

				vote_lpass_audio_hw {
					compatible = "qcom,audio-ref-clk";
					qcom,codec-ext-clk-src = <0x0b>;
					#clock-cells = <0x01>;
					phandle = <0x288>;
				};

				bolero-cdc {
					compatible = "qcom,bolero-codec";
					clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
					clocks = <0x287 0x00 0x288 0x00>;
					phandle = <0x4a3>;
					qcom,num-macros = <0x03>;

					bolero-clk-rsc-mngr {
						compatible = "qcom,bolero-clk-rsc-mngr";
						qcom,fs-gen-sequence = <0x3000 0x01 0x3004 0x01 0x3080 0x02>;
						qcom,rx_mclk_mode_muxsel = <0x627240d8>;
						qcom,wsa_mclk_mode_muxsel = <0x627220d8>;
						qcom,va_mclk_mode_muxsel = "bz", "";
						clock-names = "tx_core_clk", "tx_npl_clk", "rx_core_clk", "rx_npl_clk", "wsa_core_clk", "wsa_npl_clk", "va_core_clk", "va_npl_clk";
						clocks = <0x50d 0x00 0x50e 0x00 0x50f 0x00 0x510 0x00 0x511 0x00 0x512 0x00 0x513 0x00 0x514 0x00>;
					};

					tx-macro@62620000 {
						phandle = <0x5aa>;
						compatible = "qcom,tx-macro";
						reg = <0x62620000 0x00>;
						clock-names = "tx_core_clk", "tx_npl_clk";
						clocks = <0x50d 0x00 0x50e 0x00>;
						qcom,tx-swr-gpios = <0x515>;
						qcom,tx-dmic-sample-rate = <0x249f00>;

						tx_swr_master {
							phandle = <0x5ab>;
							compatible = "qcom,swr-mstr";
							#address-cells = <0x02>;
							#size-cells = <0x00>;
							clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
							clocks = <0x287 0x00 0x288 0x00>;
							qcom,swr_master_id = <0x03>;
							swrm-io-base = <0x62630000 0x00>;
							qcom,mipi-sdw-block-packing-mode = <0x01>;
							interrupts = <0x00 0x128 0x00 0x00 0x22b 0x00>;
							interrupt-names = "swr_master_irq", "swr_wake_irq";
							qcom,swr-wakeup-required = <0x00>;
							qcom,swr-num-ports = <0x05>;
							qcom,swr-port-mapping = <0x01 0x21 0x0f 0x02 0x12 0x01 0x02 0x13 0x02 0x03 0x14 0x01 0x03 0x15 0x02 0x04 0x16 0x01 0x04 0x17 0x02 0x04 0x18 0x04 0x04 0x19 0x08 0x05 0x1a 0x01 0x05 0x1b 0x02 0x05 0x1c 0x04 0x05 0x1d 0x08>;
							qcom,swr-num-dev = <0x01>;
							qcom,swr-clock-stop-mode0 = <0x01>;
							qcom,swr-mstr-irq-wakeup-capable = <0x01>;

							wcd938x-tx-slave {
								compatible = "qcom,wcd938x-slave";
								reg = <0x0d 0x1170223>;
								phandle = <0x51c>;
							};

							wcd937x-tx-slave {
								status = "disabled";
								compatible = "qcom,wcd937x-slave";
								reg = <0x0a 0x1170223>;
								phandle = <0x520>;
							};
						};
					};

					rx-macro@62600000 {
						phandle = <0x5ac>;
						compatible = "qcom,rx-macro";
						reg = <0x62600000 0x00>;
						clock-names = "rx_core_clk", "rx_npl_clk";
						clocks = <0x50f 0x00 0x510 0x00>;
						qcom,rx-swr-gpios = <0x516>;
						qcom,rx_mclk_mode_muxsel = <0x627240d8>;
						qcom,rx-bcl-pmic-params = [00 00 1e];
						qcom,default-clk-id = <0x00>;

						rx_swr_master {
							phandle = <0x5ad>;
							compatible = "qcom,swr-mstr";
							#address-cells = <0x02>;
							#size-cells = <0x00>;
							clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
							clocks = <0x287 0x00 0x288 0x00>;
							qcom,swr_master_id = <0x02>;
							swrm-io-base = <0x62610000 0x00>;
							interrupts = <0x00 0x129 0x00>;
							interrupt-names = "swr_master_irq";
							qcom,swr-num-ports = <0x05>;
							qcom,swr-port-mapping = <0x01 0x09 0x01 0x01 0x0a 0x02 0x02 0x0d 0x01 0x03 0x0b 0x01 0x03 0x0c 0x02 0x04 0x0e 0x01 0x05 0x0f 0x01 0x05 0x10 0x02>;
							qcom,swr-num-dev = <0x01>;
							qcom,swr-clock-stop-mode0 = <0x01>;

							wcd938x-rx-slave {
								compatible = "qcom,wcd938x-slave";
								reg = <0x0d 0x1170224>;
								phandle = <0x51b>;
							};

							wcd937x-rx-slave {
								status = "disabled";
								compatible = "qcom,wcd937x-slave";
								reg = <0x0a 0x1170224>;
								phandle = <0x51f>;
							};
						};
					};

					wsa-macro@62640000 {
						phandle = <0x5ae>;
						compatible = "qcom,wsa-macro";
						reg = <0x62640000 0x00>;
						clock-names = "wsa_core_clk", "wsa_npl_clk";
						clocks = <0x511 0x00 0x512 0x00>;
						qcom,wsa-swr-gpios = <0x517>;
						qcom,wsa_mclk_mode_muxsel = <0x627220d8>;
						qcom,wsa-bcl-pmic-params = [00 00 1e];
						qcom,default-clk-id = <0x00>;
						status = "disabled";

						wsa_swr_master {
							phandle = <0x5af>;
							compatible = "qcom,swr-mstr";
							#address-cells = <0x02>;
							#size-cells = <0x00>;
							qcom,swr_master_id = <0x01>;
							clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
							clocks = <0x287 0x00 0x288 0x00>;
							swrm-io-base = <0x62650000 0x00>;
							qcom,mipi-sdw-block-packing-mode = <0x00>;
							interrupts = <0x00 0x127 0x00>;
							interrupt-names = "swr_master_irq";
							qcom,swr-num-ports = <0x08>;
							qcom,swr-port-mapping = <0x01 0x01 0x01 0x02 0x03 0x0f 0x03 0x02 0x03 0x04 0x05 0x01 0x05 0x07 0x0f 0x06 0x06 0x03 0x07 0x04 0x03 0x08 0x08 0x03>;
							qcom,swr-num-dev = <0x02>;

							wsa881x@20170211 {
								compatible = "qcom,wsa881x";
								reg = <0x10 0x20170211>;
								qcom,spkr-sd-n-node = <0x518>;
								qcom,bolero-handle = <0x4a3>;
								status = "disabled";
								phandle = <0x525>;
							};

							wsa881x@20170212 {
								compatible = "qcom,wsa881x";
								reg = <0x10 0x20170212>;
								qcom,spkr-sd-n-node = <0x519>;
								qcom,bolero-handle = <0x4a3>;
								status = "disabled";
								phandle = <0x526>;
							};

							wsa881x@21170213 {
								compatible = "qcom,wsa881x";
								reg = <0x10 0x21170213>;
								qcom,spkr-sd-n-node = <0x518>;
								qcom,bolero-handle = <0x4a3>;
								status = "disabled";
								phandle = <0x527>;
							};

							wsa881x@21170214 {
								compatible = "qcom,wsa881x";
								reg = <0x10 0x21170214>;
								qcom,spkr-sd-n-node = <0x519>;
								qcom,bolero-handle = <0x4a3>;
								status = "disabled";
								phandle = <0x528>;
							};
						};
					};

					va-macro@62770000 {
						compatible = "qcom,va-macro";
						reg = <0x62770000 0x00>;
						clock-names = "lpass_audio_hw_vote";
						clocks = <0x288 0x00>;
						qcom,va-clk-mux-select = <0x01>;
						qcom,va-island-mode-muxsel = "bz", "";
						qcom,va-dmic-sample-rate = <0x927c0>;
						qcom,default-clk-id = <0x00>;
						phandle = <0x5b0>;
					};

					wcd938x-codec {
						compatible = "qcom,wcd938x-codec";
						qcom,split-codec = <0x01>;
						qcom,rx_swr_ch_map = <0x00 0x09 0x01 0x00 0x09 0x00 0x0a 0x02 0x00 0x0a 0x01 0x0d 0x01 0x00 0x0d 0x02 0x0b 0x01 0x00 0x0b 0x02 0x0c 0x02 0x00 0x0c 0x03 0x0e 0x01 0x00 0x0e 0x04 0x0f 0x01 0x00 0x0f 0x04 0x10 0x02 0x00 0x10>;
						qcom,tx_swr_ch_map = <0x00 0x12 0x01 0x00 0x12 0x00 0x13 0x02 0x00 0x13 0x01 0x14 0x01 0x00 0x14 0x01 0x15 0x02 0x00 0x15 0x02 0x16 0x01 0x00 0x16 0x02 0x17 0x02 0x00 0x17 0x02 0x11 0x04 0x00 0x18 0x02 0x18 0x04 0x00 0x18 0x02 0x19 0x08 0x00 0x19 0x03 0x1a 0x01 0x00 0x1a 0x03 0x1b 0x02 0x00 0x1b 0x03 0x1c 0x04 0x00 0x1c 0x03 0x1d 0x08 0x00 0x1d>;
						qcom,wcd-rst-gpio-node = <0x51a>;
						qcom,rx-slave = <0x51b>;
						qcom,tx-slave = <0x51c>;
						cdc-vdd-rxtx-supply = <0xd0>;
						qcom,cdc-vdd-rxtx-voltage = <0x1b7740 0x1b7740>;
						qcom,cdc-vdd-rxtx-current = <0x7530>;
						cdc-vddio-supply = <0xd0>;
						qcom,cdc-vddio-voltage = <0x1b7740 0x1b7740>;
						qcom,cdc-vddio-current = <0x7530>;
						cdc-vdd-buck-supply = <0x47a>;
						qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
						qcom,cdc-vdd-buck-current = <0x9eb10>;
						cdc-vdd-mic-bias-supply = <0x129>;
						qcom,cdc-vdd-mic-bias-voltage = <0x325aa0 0x325aa0>;
						qcom,cdc-vdd-mic-bias-current = <0x7530>;
						qcom,cdc-micbias1-mv = <0x708>;
						qcom,cdc-micbias2-mv = <0xaf0>;
						qcom,cdc-micbias3-mv = <0x708>;
						qcom,cdc-micbias4-mv = <0x708>;
						qcom,cdc-static-supplies = "cdc-vdd-rxtx", "cdc-vddio", "cdc-vdd-mic-bias";
						qcom,cdc-on-demand-supplies = "cdc-vdd-buck";
						mbhc-button-thres = <0x51d 0x0d 0x3f 0x51d 0x58 0x8a 0x51d 0x8a 0x8a 0x51d 0xe1 0xe1 0x51d 0x1c2 0x1c2 0x51d 0x1c2 0x26c 0x51d 0x1c2 0x26c 0x51d 0x1c2 0x26c>;
						imp-table = <0x51e 0x00 0x05 0x06 0x51e 0x06 0x17 0x08 0x51e 0x18 0x26 0x07 0x51e 0x27 0x64 0x06 0x51e 0x65 0xa0 0x0a 0x51e 0xa1 0x190 0x0b 0x51e 0x191 0x7d0 0x0b 0x51e 0x7d1 0x7fffffff 0x06>;
						phandle = <0x529>;
					};

					wcd937x-codec {
						status = "disabled";
						compatible = "qcom,wcd937x-codec";
						qcom,split-codec = <0x01>;
						qcom,rx_swr_ch_map = <0x00 0x09 0x01 0x00 0x09 0x00 0x0a 0x02 0x00 0x0a 0x01 0x0d 0x01 0x00 0x0d 0x02 0x0b 0x01 0x00 0x0b 0x02 0x0c 0x02 0x00 0x0c 0x03 0x0e 0x01 0x00 0x0e 0x04 0x0f 0x01 0x00 0x0f 0x04 0x10 0x02 0x00 0x10>;
						qcom,tx_swr_ch_map = <0x00 0x12 0x01 0x00 0x12 0x01 0x13 0x01 0x00 0x14 0x01 0x14 0x02 0x00 0x15 0x02 0x16 0x01 0x00 0x16 0x02 0x17 0x02 0x00 0x17 0x02 0x11 0x04 0x00 0x18 0x03 0x18 0x01 0x00 0x1a 0x03 0x19 0x02 0x00 0x1b 0x03 0x1a 0x04 0x00 0x1c 0x03 0x1b 0x08 0x00 0x1d>;
						qcom,wcd-rst-gpio-node = <0x51a>;
						qcom,rx-slave = <0x51f>;
						qcom,tx-slave = <0x520>;
						cdc-vdd-ldo-rxtx-supply = <0xd0>;
						qcom,cdc-vdd-ldo-rxtx-voltage = <0x1b7740 0x1b7740>;
						qcom,cdc-vdd-ldo-rxtx-current = <0x61a8>;
						cdc-vddpx-1-supply = <0xd0>;
						qcom,cdc-vddpx-1-voltage = <0x1b7740 0x1b7740>;
						qcom,cdc-vddpx-1-current = <0x2710>;
						cdc-vdd-buck-supply = <0x47a>;
						qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
						qcom,cdc-vdd-buck-current = <0x9eb10>;
						cdc-vdd-mic-bias-supply = <0x129>;
						qcom,cdc-vdd-mic-bias-voltage = <0x325aa0 0x325aa0>;
						qcom,cdc-vdd-mic-bias-current = <0x7530>;
						qcom,cdc-micbias1-mv = <0x708>;
						qcom,cdc-micbias2-mv = <0x708>;
						qcom,cdc-micbias3-mv = <0x708>;
						qcom,cdc-static-supplies = "cdc-vdd-ldo-rxtx", "cdc-vddpx-1", "cdc-vdd-mic-bias";
						qcom,cdc-on-demand-supplies = "cdc-vdd-buck";
						phandle = <0x5b1>;
					};

					imp_list {
						#list-imp-cells = <0x03>;
						phandle = <0x51e>;
					};
				};

				sound {
					compatible = "qcom,kona-asoc-snd";
					qcom,mi2s-audio-intf = <0x01>;
					qcom,auxpcm-audio-intf = <0x00>;
					qcom,tdm-audio-intf = <0x00>;
					qcom,wcn-btfm = <0x01>;
					qcom,ext-disp-audio-rx = <0x00>;
					qcom,afe-rxtx-lb = <0x00>;
					clock-names = "lpass_audio_hw_vote";
					clocks = <0x288 0x00>;
					asoc-platform = <0x289 0x28a 0x28b 0x28c 0x28d 0x28e 0x28f 0x290 0x291 0x292 0x293 0x294 0x295 0x557>;
					asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq", "q6audio-adaptation";
					asoc-cpu = <0x296 0x297 0x298 0x299 0x29a 0x29b 0x29c 0x29d 0x29e 0x29f 0x2a0 0x2a1 0x2a2 0x2a3 0x2a4 0x2a5 0x2a6 0x2a7 0x2a8 0x2a9 0x2aa 0x2ab 0x2ac 0x2ad 0x2ae 0x2af 0x2b0 0x2b1 0x2b2 0x2b3 0x2b4 0x2b5 0x2b6 0x2b7 0x2b8 0x2b9 0x2ba 0x2bb 0x2bc 0x2bd 0x2be 0x2bf 0x2c0 0x2c1 0x2c2 0x2c3 0x2c4 0x2c5 0x2c6 0x2c7 0x2c8 0x2c9 0x2ca 0x2cb 0x2cc 0x2cd 0x2ce 0x2cf 0x2d0 0x2d1 0x2d2 0x2d3 0x2d4 0x2d5>;
					asoc-cpu-names = "msm-dai-q6-dp.0", "msm-dai-q6-dp.1", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-mi2s.5", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-auxpcm.6", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929", "msm-dai-q6-tdm.36944", "msm-dai-q6-tdm.36945", "msm-dai-cdc-dma-dev.45056", "msm-dai-cdc-dma-dev.45057", "msm-dai-cdc-dma-dev.45058", "msm-dai-cdc-dma-dev.45059", "msm-dai-cdc-dma-dev.45061", "msm-dai-cdc-dma-dev.45089", "msm-dai-cdc-dma-dev.45091", "msm-dai-cdc-dma-dev.45093", "msm-dai-cdc-dma-dev.45104", "msm-dai-cdc-dma-dev.45105", "msm-dai-cdc-dma-dev.45106", "msm-dai-cdc-dma-dev.45107", "msm-dai-cdc-dma-dev.45108", "msm-dai-cdc-dma-dev.45109", "msm-dai-cdc-dma-dev.45110", "msm-dai-cdc-dma-dev.45111", "msm-dai-cdc-dma-dev.45112", "msm-dai-cdc-dma-dev.45113", "msm-dai-cdc-dma-dev.45114", "msm-dai-cdc-dma-dev.45115", "msm-dai-cdc-dma-dev.45116", "msm-dai-cdc-dma-dev.45118", "msm-dai-q6-dev.24577", "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195";
					fsa4480-i2c-handle;
					phandle = <0x4aa>;
					qcom,model = "atoll-idp-snd-card";
					qcom,msm-mi2s-master = <0x01 0x01 0x01 0x01 0x01 0x01>;
					qcom,audio-routing = "AMIC1", "MIC BIAS1", "MIC BIAS1", "Analog Mic1", "AMIC2", "MIC BIAS2", "MIC BIAS2", "Analog Mic2", "AMIC3", "MIC BIAS3", "MIC BIAS3", "Analog Mic3", "AMIC4", "MIC BIAS3", "MIC BIAS3", "Analog Mic4", "AMIC5", "MIC BIAS4", "MIC BIAS4", "Analog Mic5", "IN1_HPHL", "HPHL_OUT", "IN2_HPHR", "HPHR_OUT", "TX SWR_ADC0", "ADC1_OUTPUT", "TX SWR_ADC1", "ADC2_OUTPUT", "TX SWR_ADC2", "ADC3_OUTPUT", "TX SWR_ADC3", "ADC4_OUTPUT", "RX_TX DEC0_INP", "TX DEC0 MUX", "RX_TX DEC1_INP", "TX DEC1 MUX", "RX_TX DEC2_INP", "TX DEC2 MUX", "RX_TX DEC3_INP", "TX DEC3 MUX", "VA_AIF1 CAP", "VA_SWR_CLK", "VA_AIF2 CAP", "VA_SWR_CLK", "VA_AIF3 CAP", "VA_SWR_CLK", "VA SWR_ADC0", "ADC1_OUTPUT", "VA SWR_ADC1", "ADC2_OUTPUT", "VA SWR_ADC2", "ADC3_OUTPUT", "VA SWR_ADC3", "ADC4_OUTPUT";
					qcom,msm-mbhc-hphl-swh = <0x01>;
					qcom,msm-mbhc-gnd-swh = <0x01>;
					qcom,cdc-dmic01-gpios;
					qcom,cdc-dmic23-gpios;
					qcom,cdc-dmic45-gpios;
					asoc-codec = <0x483 0x4a3>;
					asoc-codec-names = "msm-stub-codec.1", "bolero_codec";
					qcom,wsa-max-devs = <0x00>;
					qcom,wsa-devs = <0x00>;
					qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight", "SpkrLeft", "SpkrRight";
					qcom,codec-max-aux-devs = <0x01>;
					qcom,codec-aux-devs = <0x529>;
					qcom,msm_audio_ssr_devs = <0x4a0 0x4a2 0x52a 0x4a3>;
					qcom,msm-mbhc-hs-mic-max-threshold-mv = <0x270f>;
					qcom,msm-mbhc-hs-mic-min-threshold-mv = <0x280>;
					qcom,quin-mi2s-gpios = <0x558>;
					qcom,fm-lna-gpios = <0x91 0x54 0x00>;
					qcom,msm-mbhc-gnd-det = <0x01>;
				};

				lpi_pinctrl@627C0000 {
					compatible = "qcom,lpi-pinctrl";
					reg = <0x627c0000 0x00>;
					qcom,num-gpios = <0x0f>;
					gpio-controller;
					#gpio-cells = <0x02>;
					qcom,slew-reg = <0x6295a000 0x00>;
					qcom,lpi-offset-tbl = <0x00 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000>;
					qcom,lpi-slew-offset-tbl = <0x00 0x02 0x04 0x08 0x0a 0x0c 0x00 0x00 0x00 0x00 0x10 0x12 0x00 0x00 0x00>;
					clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
					clocks = <0x287 0x00 0x288 0x00>;
					phandle = <0x52a>;

					dmic01_clk_active {
						phandle = <0x52b>;

						mux {
							pins = "gpio6";
							function = "func1";
						};

						config {
							pins = "gpio6";
							drive-strength = <0x08>;
							output-high;
						};
					};

					dmic01_clk_sleep {
						phandle = <0x52d>;

						mux {
							pins = "gpio6";
							function = "func1";
						};

						config {
							pins = "gpio6";
							drive-strength = <0x02>;
							bias-disable;
							output-low;
						};
					};

					dmic01_data_active {
						phandle = <0x52c>;

						mux {
							pins = "gpio7";
							function = "func1";
						};

						config {
							pins = "gpio7";
							drive-strength = <0x08>;
							input-enable;
						};
					};

					dmic01_data_sleep {
						phandle = <0x52e>;

						mux {
							pins = "gpio7";
							function = "func1";
						};

						config {
							pins = "gpio7";
							drive-strength = <0x02>;
							pull-down;
							input-enable;
						};
					};

					dmic23_clk_active {
						phandle = <0x52f>;

						mux {
							pins = "gpio8";
							function = "func1";
						};

						config {
							pins = "gpio8";
							drive-strength = <0x08>;
							output-high;
						};
					};

					dmic23_clk_sleep {
						phandle = <0x531>;

						mux {
							pins = "gpio8";
							function = "func1";
						};

						config {
							pins = "gpio8";
							drive-strength = <0x02>;
							bias-disable;
							output-low;
						};
					};

					dmic23_data_active {
						phandle = <0x530>;

						mux {
							pins = "gpio9";
							function = "func1";
						};

						config {
							pins = "gpio9";
							drive-strength = <0x08>;
							input-enable;
						};
					};

					dmic23_data_sleep {
						phandle = <0x532>;

						mux {
							pins = "gpio9";
							function = "func1";
						};

						config {
							pins = "gpio9";
							drive-strength = <0x02>;
							pull-down;
							input-enable;
						};
					};

					dmic45_clk_active {
						phandle = <0x533>;

						mux {
							pins = "gpio12";
							function = "func1";
						};

						config {
							pins = "gpio12";
							drive-strength = <0x08>;
							output-high;
						};
					};

					dmic45_clk_sleep {
						phandle = <0x535>;

						mux {
							pins = "gpio12";
							function = "func1";
						};

						config {
							pins = "gpio12";
							drive-strength = <0x02>;
							bias-disable;
							output-low;
						};
					};

					dmic45_data_active {
						phandle = <0x534>;

						mux {
							pins = "gpio13";
							function = "func1";
						};

						config {
							pins = "gpio13";
							drive-strength = <0x08>;
							input-enable;
						};
					};

					dmic45_data_sleep {
						phandle = <0x536>;

						mux {
							pins = "gpio13";
							function = "func1";
						};

						config {
							pins = "gpio13";
							drive-strength = <0x02>;
							pull-down;
							input-enable;
						};
					};

					tx_swr_clk_sleep {
						phandle = <0x543>;

						mux {
							pins = "gpio0";
							function = "func1";
						};

						config {
							pins = "gpio0";
							drive-strength = <0x0a>;
							bias-bus-hold;
						};
					};

					tx_swr_clk_active {
						phandle = <0x53f>;

						mux {
							pins = "gpio0";
							function = "func1";
						};

						config {
							pins = "gpio0";
							drive-strength = <0x0a>;
							slew-rate = <0x03>;
							bias-disable;
						};
					};

					tx_swr_data0_sleep {
						phandle = <0x544>;

						mux {
							pins = "gpio1";
							function = "func1";
						};

						config {
							pins = "gpio1";
							drive-strength = <0x0a>;
							bias-bus-hold;
						};
					};

					tx_swr_data0_active {
						phandle = <0x540>;

						mux {
							pins = "gpio1";
							function = "func1";
						};

						config {
							pins = "gpio1";
							drive-strength = <0x0a>;
							slew-rate = <0x03>;
							bias-bus-hold;
						};
					};

					wsa_swr_clk_sleep {
						phandle = <0x539>;

						mux {
							pins = "gpio10";
							function = "func2";
						};

						config {
							pins = "gpio10";
							drive-strength = <0x0a>;
							bias-bus-hold;
						};
					};

					wsa_swr_clk_active {
						phandle = <0x537>;

						mux {
							pins = "gpio10";
							function = "func2";
						};

						config {
							pins = "gpio10";
							drive-strength = <0x0a>;
							slew-rate = <0x03>;
							bias-bus-hold;
						};
					};

					wsa_swr_data_sleep {
						phandle = <0x53a>;

						mux {
							pins = "gpio11";
							function = "func2";
						};

						config {
							pins = "gpio11";
							drive-strength = <0x0a>;
							bias-bus-hold;
						};
					};

					wsa_swr_data_active {
						phandle = <0x538>;

						mux {
							pins = "gpio11";
							function = "func2";
						};

						config {
							pins = "gpio11";
							drive-strength = <0x0a>;
							slew-rate = <0x03>;
							bias-bus-hold;
						};
					};

					tx_swr_data1_sleep {
						phandle = <0x545>;

						mux {
							pins = "gpio2";
							function = "func1";
						};

						config {
							pins = "gpio2";
							drive-strength = <0x0a>;
							bias-bus-hold;
						};
					};

					tx_swr_data1_active {
						phandle = <0x541>;

						mux {
							pins = "gpio2";
							function = "func1";
						};

						config {
							pins = "gpio2";
							drive-strength = <0x0a>;
							slew-rate = <0x03>;
							bias-bus-hold;
						};
					};

					tx_swr_data2_sleep {
						phandle = <0x546>;

						mux {
							pins = "gpio14";
							function = "func1";
						};

						config {
							pins = "gpio14";
							drive-strength = <0x0a>;
							bias-bus-hold;
						};
					};

					tx_swr_data2_active {
						phandle = <0x542>;

						mux {
							pins = "gpio14";
							function = "func1";
						};

						config {
							pins = "gpio14";
							drive-strength = <0x0a>;
							slew-rate = <0x03>;
							bias-bus-hold;
						};
					};

					rx_swr_clk_sleep {
						phandle = <0x53d>;

						mux {
							pins = "gpio3";
							function = "func1";
						};

						config {
							pins = "gpio3";
							drive-strength = <0x0a>;
							bias-bus-hold;
						};
					};

					rx_swr_clk_active {
						phandle = <0x53b>;

						mux {
							pins = "gpio3";
							function = "func1";
						};

						config {
							pins = "gpio3";
							drive-strength = <0x0a>;
							slew-rate = <0x03>;
							bias-disable;
						};
					};

					rx_swr_data_sleep {
						phandle = <0x53e>;

						mux {
							pins = "gpio4", "gpio5";
							function = "func1";
						};

						config {
							pins = "gpio4", "gpio5";
							drive-strength = <0x0a>;
							bias-bus-hold;
						};
					};

					rx_swr_data_active {
						phandle = <0x53c>;

						mux {
							pins = "gpio4", "gpio5";
							function = "func1";
						};

						config {
							pins = "gpio4", "gpio5";
							drive-strength = <0x0a>;
							slew-rate = <0x03>;
							bias-bus-hold;
						};
					};

					lpi_i2s1_sck_active {
						phandle = <0x54d>;

						mux {
							pins = "gpio6";
							function = "func2";
						};

						config {
							pins = "gpio6";
							drive-strength = <0x04>;
							output-high;
						};
					};

					lpi_i2s1_sck_sleep {
						phandle = <0x551>;

						mux {
							pins = "gpio6";
							function = "func2";
						};

						config {
							pins = "gpio6";
							drive-strength = <0x02>;
							bias-disable;
							output-low;
						};
					};

					lpi_i2s1_ws_active {
						phandle = <0x54e>;

						mux {
							pins = "gpio7";
							function = "func2";
						};

						config {
							pins = "gpio7";
							drive-strength = <0x04>;
							output-high;
						};
					};

					lpi_i2s1_ws_sleep {
						phandle = <0x552>;

						mux {
							pins = "gpio7";
							function = "func2";
						};

						config {
							pins = "gpio7";
							drive-strength = <0x02>;
							bias-disable;
							output-low;
						};
					};

					lpi_i2s1_sd0_active {
						phandle = <0x54f>;

						mux {
							pins = "gpio8";
							function = "func2";
						};

						config {
							pins = "gpio8";
							drive-strength = <0x04>;
							output-high;
						};
					};

					lpi_i2s1_sd0_sleep {
						phandle = <0x553>;

						mux {
							pins = "gpio8";
							function = "func2";
						};

						config {
							pins = "gpio8";
							drive-strength = <0x02>;
							bias-disable;
							output-low;
						};
					};

					lpi_i2s1_sd1_active {
						phandle = <0x550>;

						mux {
							pins = "gpio9";
							function = "func2";
						};

						config {
							pins = "gpio9";
							drive-strength = <0x04>;
							output-high;
						};
					};

					lpi_i2s1_sd1_sleep {
						phandle = <0x554>;

						mux {
							pins = "gpio9";
							function = "func2";
						};

						config {
							pins = "gpio9";
							drive-strength = <0x02>;
							bias-disable;
							output-low;
						};
					};
				};

				cdc_dmic01_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x52b 0x52c>;
					pinctrl-1 = <0x52d 0x52e>;
					qcom,lpi-gpios;
					status = "disabled";
					phandle = <0x521>;
				};

				cdc_dmic23_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x52f 0x530>;
					pinctrl-1 = <0x531 0x532>;
					qcom,lpi-gpios;
					status = "disabled";
					phandle = <0x522>;
				};

				cdc_dmic45_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x533 0x534>;
					pinctrl-1 = <0x535 0x536>;
					qcom,lpi-gpios;
					status = "disabled";
					phandle = <0x523>;
				};

				wsa_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x537 0x538>;
					pinctrl-1 = <0x539 0x53a>;
					qcom,lpi-gpios;
					status = "disabled";
					phandle = <0x517>;
				};

				rx_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x53b 0x53c>;
					pinctrl-1 = <0x53d 0x53e>;
					qcom,lpi-gpios;
					phandle = <0x516>;
				};

				tx_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x53f 0x540 0x541 0x542>;
					pinctrl-1 = <0x543 0x544 0x545 0x546>;
					qcom,lpi-gpios;
					qcom,chip-wakeup-reg = <0x1ffb000>;
					qcom,chip-wakeup-maskbit = <0x00>;
					qcom,chip-wakeup-default-val = <0x01>;
					phandle = <0x515>;
				};

				msm_cdc_pinctrl_quin {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x54d 0x54e 0x54f 0x550>;
					pinctrl-1 = <0x551 0x552 0x553 0x554>;
					qcom,lpi-gpios;
					phandle = <0x558>;
				};
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x29e>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x29f>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x2a0>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x2a1>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x2a2>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-sync = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-frame = <0x05 0x04>;
			qcom,msm-cpudai-auxpcm-quant = <0x02 0x02>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x01 0x01>;
			qcom,msm-cpudai-auxpcm-data = <0x00 0x00>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x02>;
			phandle = <0x2a3>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			qcom,dba-bridge-chip = "adv7533";
			phandle = <0x4ab>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x00>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4ac>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2b1>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4ad>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2b2>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4ae>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2b3>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4af>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2b4>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4b0>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2b5>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4b1>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2b6>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4b2>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2b7>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4b3>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2b8>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4b4>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2b9>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4b5>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2ba>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4b6>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2bb>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x01>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x01>;
			qcom,msm-cpudai-tdm-sync-mode = <0x01>;
			qcom,msm-cpudai-tdm-sync-src = <0x01>;
			qcom,msm-cpudai-tdm-data-out = <0x00>;
			qcom,msm-cpudai-tdm-invert-sync = <0x01>;
			qcom,msm-cpudai-tdm-data-delay = <0x01>;
			phandle = <0x4b7>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				qcom,msm-cpudai-tdm-data-align = <0x00>;
				phandle = <0x2bc>;
			};
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5000>;
			phandle = <0x4b8>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5001>;
			phandle = <0x4b9>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5002>;
			phandle = <0x4ba>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5003>;
			phandle = <0x4bb>;
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <0x6001>;
			phandle = <0x2d3>;
		};

		qcom,avtimer@62DF0000 {
			compatible = "qcom,avtimer";
			reg = <0x62df000c 0x04 0x62df0010 0x04>;
			reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
			qcom,clk-div = <0xc0>;
			qcom,clk-mult = <0x0a>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x01>;
			phandle = <0x297>;
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			modem {
				qcom,instance-id = <0x00>;

				modem_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x02>;
					phandle = <0xbf>;
				};

				modem_proc {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x02>;
					phandle = <0xbe>;
				};

				modem_current {
					qcom,qmi-dev-name = "modem_current";
					#cooling-cells = <0x02>;
					phandle = <0x4bc>;
				};

				modem_skin {
					qcom,qmi-dev-name = "modem_skin";
					#cooling-cells = <0x02>;
					phandle = <0x4bd>;
				};

				modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0xb8>;
				};
			};

			adsp {
				qcom,instance-id = <0x01>;

				adsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0xb9>;
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x02>;
					phandle = <0xba>;
				};

				cdsp {
					qcom,qmi-dev-name = "cdsp_sw";
					#cooling-cells = <0x02>;
					phandle = <0xbc>;
				};

				hvx {
					qcom,qmi-dev-name = "cdsp_hw";
					#cooling-cells = <0x02>;
					phandle = <0x4be>;
				};
			};
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,csiphy@ac65000 {
			cell-index = <0x00>;
			compatible = "qcom,csiphy-v1.2.2", "qcom,csiphy";
			reg = <0xac65000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x65000>;
			interrupts = <0x00 0x1dd 0x00>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "refgen", "mipi-csi-vdd1", "mipi-csi-vdd2";
			gdscr-supply = <0x2d7>;
			refgen-supply = <0x281>;
			mipi-csi-vdd1-supply = <0x92>;
			mipi-csi-vdd2-supply = <0x93>;
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x00 0x00 0xdbba0 0x124f80>;
			rgltr-max-voltage = <0x00 0x00 0xe2900 0x124f80>;
			rgltr-load-current = <0x00 0x00 0x13880 0x13880>;
			clocks = <0x5a 0x0d 0x5a 0x4c 0x5a 0x4b 0x5a 0x13 0x5a 0x14 0x5a 0x1d 0x5a 0x16 0x5a 0x15>;
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-rates = <0x00 0x00 0x00 0x00 0x1017df80 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x4bf>;
		};

		qcom,csiphy@ac66000 {
			cell-index = <0x01>;
			compatible = "qcom,csiphy-v1.2.2", "qcom,csiphy";
			reg = <0xac66000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x66000>;
			interrupts = <0x00 0x1de 0x00>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "refgen", "mipi-csi-vdd1", "mipi-csi-vdd2";
			gdscr-supply = <0x2d7>;
			refgen-supply = <0x281>;
			mipi-csi-vdd1-supply = <0x92>;
			mipi-csi-vdd2-supply = <0x93>;
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x00 0x00 0xdbba0 0x124f80>;
			rgltr-max-voltage = <0x00 0x00 0xe2900 0x124f80>;
			rgltr-load-current = <0x00 0x00 0x13880 0x13880>;
			clocks = <0x5a 0x0d 0x5a 0x4c 0x5a 0x4b 0x5a 0x13 0x5a 0x14 0x5a 0x1e 0x5a 0x18 0x5a 0x17>;
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-rates = <0x00 0x00 0x00 0x00 0x1017df80 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x4c0>;
		};

		qcom,csiphy@ac67000 {
			cell-index = <0x02>;
			compatible = "qcom,csiphy-v1.2.2", "qcom,csiphy";
			reg = <0xac67000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x67000>;
			interrupts = <0x00 0x1df 0x00>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "refgen", "mipi-csi-vdd1", "mipi-csi-vdd2";
			gdscr-supply = <0x2d7>;
			refgen-supply = <0x281>;
			mipi-csi-vdd1-supply = <0x92>;
			mipi-csi-vdd2-supply = <0x93>;
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x00 0x00 0xdbba0 0x124f80>;
			rgltr-max-voltage = <0x00 0x00 0xe2900 0x124f80>;
			rgltr-load-current = <0x00 0x00 0x13880 0x13880>;
			clocks = <0x5a 0x0d 0x5a 0x4c 0x5a 0x4b 0x5a 0x13 0x5a 0x14 0x5a 0x1f 0x5a 0x1a 0x5a 0x19>;
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			src-clock-name = "csi2phytimer_clk_src";
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-rates = <0x00 0x00 0x00 0x00 0x11e1a300 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x4c1>;
		};

		qcom,csiphy@ac68000 {
			cell-index = <0x03>;
			compatible = "qcom,csiphy-v1.2.2", "qcom,csiphy";
			reg = <0xac68000 0x1000>;
			reg-names = "csiphy";
			reg-cam-base = <0x68000>;
			interrupts = <0x00 0x1cd 0x00>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "refgen", "mipi-csi-vdd1", "mipi-csi-vdd2";
			gdscr-supply = <0x2d7>;
			refgen-supply = <0x281>;
			mipi-csi-vdd1-supply = <0x92>;
			mipi-csi-vdd2-supply = <0x93>;
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x00 0x00 0xdbba0 0x124f80>;
			rgltr-max-voltage = <0x00 0x00 0xe2900 0x124f80>;
			rgltr-load-current = <0x00 0x00 0x13880 0x13880>;
			clocks = <0x5a 0x0d 0x5a 0x4c 0x5a 0x4b 0x5a 0x13 0x5a 0x14 0x5a 0x20 0x5a 0x1c 0x5a 0x1b>;
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cphy_rx_clk_src", "csiphy3_clk", "csi3phytimer_clk_src", "csi3phytimer_clk";
			src-clock-name = "csi3phytimer_clk_src";
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-rates = <0x00 0x00 0x00 0x00 0x1017df80 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x11e1a300 0x00>;
			status = "ok";
			phandle = <0x4c2>;
		};

		qcom,cci@ac4a000 {
			cell-index = <0x00>;
			compatible = "qcom,cci";
			reg = <0xac4a000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4a000>;
			interrupt-names = "cci";
			interrupts = <0x00 0x1d4 0x00>;
			status = "ok";
			gdscr-supply = <0x2d7>;
			regulator-names = "gdscr";
			clocks = <0x5a 0x0d 0x5a 0x4c 0x5a 0x4b 0x5a 0x13 0x5a 0x0e 0x5a 0x0f>;
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cci_clk", "cci_clk_src";
			src-clock-name = "cci_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x23c3460>;
			pinctrl-names = "cam_default", "cam_suspend";
			pinctrl-0 = <0x2d8 0x2d9>;
			pinctrl-1 = <0x2da 0x2db>;
			gpios = <0x91 0x11 0x00 0x91 0x12 0x00 0x91 0x13 0x00 0x91 0x14 0x00>;
			gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
			gpio-req-tbl-flags = <0x01 0x01 0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			phandle = <0x4c3>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x4c4>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x4c5>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x4c6>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x4c7>;
			};

			qcom,cam-sensor@0 {
				cell-index = <0x00>;
				compatible = "qcom,cam-sensor";
				reg = <0x00>;
				slave-addr = <0x34>;
				csiphy-sd-index = <0x00>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				actuator-src = <0x56e>;
				led-flash-src = <0x56f>;
				eeprom-src = <0x570>;
				ois-src = <0x571>;
				cam_vio-supply = <0x572>;
				cam_vaf-supply = <0x569>;
				cam_vana-supply = <0x573>;
				cam_vdig-supply = <0x574>;
				cam_clk-supply = <0x2d7>;
				regulator-names = "cam_vio", "cam_vaf", "cam_vana", "cam_vdig", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x2ab980 0x2ab980 0xf4240 0x00>;
				rgltr-max-voltage = <0x1b7740 0x2ab980 0x2c4020 0x10c8e0 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x575 0x576 0x577>;
				pinctrl-1 = <0x578 0x579 0x57a>;
				gpios = <0x91 0x0d 0x00 0x91 0x1e 0x00 0x91 0x3f 0x00>;
				gpio-reset = <0x01>;
				gpio-custom1 = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET0", "CAM_VANA0";
				sensor-mode = <0x00>;
				cci-device = <0x00>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x5a 0x41>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x01>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
			};

			qcom,cam-sensor@2 {
				cell-index = <0x02>;
				compatible = "qcom,cam-sensor";
				reg = <0x03>;
				slave-addr = <0x5a>;
				csiphy-sd-index = <0x03>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				eeprom-src = <0x57b>;
				cam_vio-supply = <0x572>;
				cam_clk-supply = <0x2d7>;
				regulator-names = "cam_vio", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x00>;
				rgltr-max-voltage = <0x1b7740 0x00>;
				rgltr-load-current = <0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x57c 0x57d 0x57e 0x57f>;
				pinctrl-1 = <0x580 0x581 0x582 0x583>;
				gpios = <0x91 0x0f 0x00 0x91 0x1d 0x00 0x91 0x41 0x00 0x91 0x42 0x00>;
				gpio-reset = <0x01>;
				gpio-vana = <0x02>;
				gpio-custom1 = <0x03>;
				gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
				gpio-req-tbl-flags = <0x01 0x00 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET3", "CAM_VANA3", "MIPI_SEL";
				sensor-mode = <0x00>;
				cci-device = <0x00>;
				cci-master = <0x01>;
				status = "ok";
				clocks = <0x5a 0x45>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
			};

			qcom,eeprom@0x2D {
				cell-index = <0x02>;
				compatible = "qcom,eeprom";
				reg = <0x2d>;
				slave-addr = <0x5a>;
				csiphy-sd-index = <0x03>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				cam_vio-supply = <0x572>;
				cam_clk-supply = <0x2d7>;
				regulator-names = "cam_vio", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x00>;
				rgltr-max-voltage = <0x1b7740 0x00>;
				rgltr-load-current = <0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x57c 0x57d 0x57e 0x57f>;
				pinctrl-1 = <0x580 0x581 0x582 0x583>;
				gpios = <0x91 0x0f 0x00 0x91 0x1d 0x00 0x91 0x41 0x00 0x91 0x42 0x00>;
				gpio-reset = <0x01>;
				gpio-vana = <0x02>;
				gpio-custom1 = <0x03>;
				gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
				gpio-req-tbl-flags = <0x01 0x00 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET3", "CAM_VANA3", "MIPI_SEL";
				sensor-mode = <0x00>;
				cci-device = <0x00>;
				cci-master = <0x01>;
				status = "ok";
				clocks = <0x5a 0x45>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x124f800>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x57b>;
			};

			qcom,eeprom@37 {
				cell-index = <0x03>;
				compatible = "qcom,eeprom";
				reg = <0x37>;
				slave-addr = <0x6e>;
				i2c-freq-mode = <0x01>;
				csiphy-sd-index = <0x01>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				cam_vio-supply = <0x572>;
				cam_vdig-supply = <0x584>;
				cam_clk-supply = <0x2d7>;
				regulator-names = "cam_vio", "cam_vdig", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x124f80 0x00>;
				rgltr-max-voltage = <0x1b7740 0x124f80 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x585 0x586 0x587>;
				pinctrl-1 = <0x588 0x589 0x58a>;
				gpios = <0x91 0x0e 0x00 0x91 0x2a 0x00 0x91 0x40 0x00>;
				gpio-reset = <0x01>;
				gpio-vana = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK1", "CAM_RESET2", "CAM_VANA2";
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x5a 0x43>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x00>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				phandle = <0x592>;
			};
		};

		qcom,cci@ac4b000 {
			cell-index = <0x01>;
			compatible = "qcom,cci";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			reg = <0xac4b000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x4b000>;
			interrupt-names = "cci";
			interrupts = <0x00 0x1ce 0x00>;
			status = "ok";
			gdscr-supply = <0x2d7>;
			regulator-names = "gdscr";
			clocks = <0x5a 0x0d 0x5a 0x4c 0x5a 0x4b 0x5a 0x13 0x5a 0x10 0x5a 0x11>;
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cci_clk", "cci_clk_src";
			src-clock-name = "cci_clk_src";
			clock-cntl-level = "lowsvs";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x23c3460>;
			pinctrl-names = "cam_default", "cam_suspend";
			pinctrl-0 = <0x2dc>;
			pinctrl-1 = <0x2dd>;
			gpios = <0x91 0x1b 0x00 0x91 0x1c 0x00>;
			gpio-req-tbl-num = <0x00 0x01>;
			gpio-req-tbl-flags = <0x01 0x01>;
			gpio-req-tbl-label = "CCI_I2C_DATA2", "CCI_I2C_CLK2";
			phandle = <0x4c8>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x4c9>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x4ca>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x01>;
				hw-trdhld = <0x06>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x4cb>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0x0f>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x00>;
				hw-trdhld = <0x03>;
				hw-tsp = <0x03>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x4cc>;
			};

			qcom,cam-sensor@1 {
				cell-index = <0x01>;
				compatible = "qcom,cam-sensor";
				reg = <0x01>;
				slave-addr = <0x34>;
				csiphy-sd-index = <0x02>;
				sensor-position-roll = <0x10e>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0x00>;
				eeprom-src = <0x58b>;
				cam_vio-supply = <0x572>;
				cam_vana-supply = <0x58c>;
				cam_vdig-supply = <0x58d>;
				cam_clk-supply = <0x2d7>;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x2ab980 0x100590 0x00>;
				rgltr-max-voltage = <0x1b7740 0x2c4020 0x100590 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x58e 0x58f>;
				pinctrl-1 = <0x590 0x591>;
				gpios = <0x91 0x17 0x00 0x91 0x15 0x00>;
				gpio-reset = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK4", "CAM_RESET1";
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x5a 0x49>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
			};

			qcom,cam-sensor@8 {
				cell-index = <0x08>;
				compatible = "qcom,cam-sensor";
				reg = <0x08>;
				slave-addr = <0x34>;
				csiphy-sd-index = <0x02>;
				sensor-position-roll = <0x10e>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0x00>;
				eeprom-src = <0x58b>;
				cam_vio-supply = <0x572>;
				cam_vana-supply = <0x58c>;
				cam_vdig-supply = <0x58d>;
				cam_clk-supply = <0x2d7>;
				regulator-names = "cam_vio", "cam_vana", "cam_vdig", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x2ab980 0x100590 0x00>;
				rgltr-max-voltage = <0x1b7740 0x2c4020 0x100590 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x58e 0x58f>;
				pinctrl-1 = <0x590 0x591>;
				gpios = <0x91 0x17 0x00 0x91 0x15 0x00>;
				gpio-reset = <0x01>;
				gpio-req-tbl-num = <0x00 0x01>;
				gpio-req-tbl-flags = <0x01 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK4", "CAM_RESET1";
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x5a 0x49>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x02>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
			};

			qcom,cam-sensor@3 {
				cell-index = <0x03>;
				compatible = "qcom,cam-sensor";
				reg = <0x02>;
				slave-addr = <0x6e>;
				csiphy-sd-index = <0x01>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				eeprom-src = <0x592>;
				cam_vio-supply = <0x572>;
				cam_vdig-supply = <0x584>;
				cam_clk-supply = <0x2d7>;
				regulator-names = "cam_vio", "cam_vdig", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x124f80 0x00>;
				rgltr-max-voltage = <0x1b7740 0x124f80 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x585 0x586 0x587>;
				pinctrl-1 = <0x588 0x589 0x58a>;
				gpios = <0x91 0x0e 0x00 0x91 0x2a 0x00 0x91 0x40 0x00>;
				gpio-reset = <0x01>;
				gpio-vana = <0x02>;
				gpio-req-tbl-num = <0x00 0x01 0x02>;
				gpio-req-tbl-flags = <0x01 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK1", "CAM_RESET2", "CAM_VANA2";
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x5a 0x43>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x00>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
			};

			qcom,cam-sensor@4 {
				cell-index = <0x04>;
				compatible = "qcom,cam-sensor";
				reg = <0x04>;
				slave-addr = <0x7e>;
				csiphy-sd-index = <0x03>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				led-flash-src = <0x56f>;
				eeprom-src = <0x593>;
				cam_vio-supply = <0x572>;
				cam_clk-supply = <0x2d7>;
				regulator-names = "cam_vio", "cam_vdig", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x124f80 0x00>;
				rgltr-max-voltage = <0x1b7740 0x124f80 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x594 0x595 0x596 0x57f>;
				pinctrl-1 = <0x597 0x598 0x599 0x583>;
				gpios = <0x91 0x10 0x00 0x91 0x18 0x00 0x91 0x40 0x00 0x91 0x42 0x00>;
				gpio-reset = <0x01>;
				gpio-vana = <0x02>;
				gpio-custom1 = <0x03>;
				gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
				gpio-req-tbl-flags = <0x01 0x00 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK3", "CAM_RESET4", "CAM_VANA4", "MIPI_SEL";
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x5a 0x47>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x00>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				cam_vdig-supply = <0x584>;
				phandle = <0x5cb>;
			};

			qcom,eeprom@0x3F {
				cell-index = <0x04>;
				compatible = "qcom,eeprom";
				reg = <0x3f>;
				slave-addr = <0x7e>;
				i2c-freq-mode = <0x01>;
				csiphy-sd-index = <0x03>;
				sensor-position-roll = <0x5a>;
				sensor-position-pitch = <0x00>;
				sensor-position-yaw = <0xb4>;
				cam_vio-supply = <0x572>;
				cam_clk-supply = <0x2d7>;
				regulator-names = "cam_vio", "cam_vdig", "cam_clk";
				rgltr-cntrl-support;
				rgltr-min-voltage = <0x1b7740 0x124f80 0x00>;
				rgltr-max-voltage = <0x1b7740 0x124f80 0x00>;
				rgltr-load-current = <0x30d40 0x30d40 0x00>;
				gpio-no-mux = <0x00>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x594 0x595 0x596 0x57f>;
				pinctrl-1 = <0x597 0x598 0x599 0x583>;
				gpios = <0x91 0x10 0x00 0x91 0x18 0x00 0x91 0x40 0x00 0x91 0x42 0x00>;
				gpio-reset = <0x01>;
				gpio-vana = <0x02>;
				gpio-custom1 = <0x03>;
				gpio-req-tbl-num = <0x00 0x01 0x02 0x03>;
				gpio-req-tbl-flags = <0x01 0x00 0x00 0x00>;
				gpio-req-tbl-label = "CAMIF_MCLK3", "CAM_RESET4", "CAM_VANA4", "MIPI_SEL";
				sensor-mode = <0x00>;
				cci-device = <0x01>;
				cci-master = <0x00>;
				status = "ok";
				clocks = <0x5a 0x47>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				clock-rates = <0x16e3600>;
				cam,isp = <0x00>;
				cam,cal_memory = <0x00>;
				cam,read_version = <0x00>;
				cam,core_voltage = <0x00>;
				cam,upgrade = <0x00>;
				cam,fw_write = <0x00>;
				cam,fw_dump = <0x00>;
				cam,companion_chip = <0x00>;
				cam,ois = <0x00>;
				cam,dual_open = <0x00>;
				cam,valid = <0x01>;
				cam_vdig-supply = <0x584>;
				phandle = <0x593>;
			};
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1e 0x820 0x00 0x1e 0x840 0x00 0x1e 0x860 0x00>;
				label = "ife";

				iova-mem-map {
					phandle = <0x4cd>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = "\a@", "";
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_lrme {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1e 0xcc0 0x00 0x1e 0xd40 0x00>;
				label = "lrme";

				iova-mem-map {
					phandle = <0x4ce>;

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = "\a@", "";
						iova-region-len = <0x6400000>;
						iova-region-id = <0x01>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0xd800000>;
						iova-region-len = <0xd2800000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1e 0xd80 0x20 0x1e 0xda0 0x20>;
				label = "jpeg";

				iova-mem-map {
					phandle = <0x4cf>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = "\a@", "";
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0x2de>;
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1e 0xce2 0x00 0x1e 0xc80 0x00 0x1e 0xca0 0x00 0x1e 0xd00 0x00 0x1e 0xd20 0x00>;
				label = "icp";

				iova-mem-map {
					phandle = <0x4d0>;

					iova-mem-region-firmware {
						iova-region-name = "firmware";
						iova-region-start = <0x00>;
						iova-region-len = <0x500000>;
						iova-region-id = <0x00>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-name = "shared";
						iova-region-start = "\a@", "";
						iova-region-len = "\t`", "";
						iova-region-id = <0x01>;
						iova-granularity = <0x15>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-name = "secheap";
						iova-region-start = <0x10a00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x04>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						iova-region-len = <0xcf300000>;
						iova-region-id = <0x03>;
						status = "ok";
					};

					iova-mem-qdss-region {
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						iova-region-len = <0x100000>;
						iova-region-id = <0x05>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1e 0xd60 0x00 0x1e 0xd61 0x00>;
				label = "cpas-cdm0";

				iova-mem-map {
					phandle = <0x4d1>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = "\a@", "";
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x03>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};
		};

		qcom,cam-cpas@ac40000 {
			cell-index = <0x00>;
			compatible = "qcom,cam-cpas";
			label = "cpas";
			arch-compat = "cpas_top";
			status = "ok";
			reg-names = "cam_cpas_top", "cam_camnoc";
			reg = <0xac40000 0x1000 0xac42000 0x5000>;
			reg-cam-base = <0x40000 0x42000>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x00 0x1cb 0x00>;
			qcom,cpas-hw-ver = <0x150110>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x2d7>;
			clock-names = "gcc_ahb_clk", "gcc_axi_clk", "soc_ahb_clk", "slow_ahb_clk_src", "cpas_ahb_clk", "camnoc_axi_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x5a 0x4c 0x5a 0x4b 0x5a 0x13 0x5a 0x0d>;
			src-clock-name = "slow_ahb_clk_src";
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00 0x00 0x00 0x00 0x4c4b400 0x00 0x00>;
			clock-cntl-level = "suspend", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x06>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x01 0x24d 0x00 0x00 0x01 0x24d 0x00 0x15d9c 0x01 0x24d 0x00 0x1e848 0x01 0x24d 0x00 0x1e848 0x01 0x24d 0x00 0x3d090 0x01 0x24d 0x00 0x3d090>;
			vdd-corners = <0x01 0x11 0x31 0x41 0x81 0xc1 0x101 0x141 0x151 0x181 0x1a1>;
			vdd-corner-ahb-mapping = "suspend", "suspend", "lowsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "csiphy3", "csid0", "csid1", "csid2", "cci0", "cci1", "ife0", "ife1", "ife2", "ipe0", "ipe1", "cam-cdm-intf0", "cpas-cdm0", "bps0", "icp0", "jpeg-dma0", "jpeg-enc0", "lrmecpas0";
			client-axi-port-names = "cam_hf_1", "cam_hf_1", "cam_hf_1", "cam_hf_1", "cam_hf_1", "cam_hf_2", "cam_hf_2", "cam_sf_1", "cam_sf_1", "cam_hf_1", "cam_hf_2", "cam_hf_2", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1";
			client-bus-camnoc-based;

			qcom,axi-port-list {

				qcom,axi-port1 {
					qcom,axi-port-name = "cam_hf_1";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x88 0x200 0x00 0x00 0x88 0x200 0x00 0x00>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x92 0x30a 0x00 0x00 0x92 0x30a 0x00 0x00>;
					};
				};

				qcom,axi-port2 {
					qcom,axi-port-name = "cam_hf_2";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_2_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x91 0x200 0x00 0x00 0x91 0x200 0x00 0x00>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_2_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x93 0x30a 0x00 0x00 0x93 0x30a 0x00 0x00>;
					};
				};

				qcom,axi-port3 {
					qcom,axi-port-name = "cam_sf_1";

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_sf_1_mnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x89 0x200 0x00 0x00 0x89 0x200 0x00 0x00>;
					};

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_sf_1_camnoc";
						qcom,msm-bus-vector-dyn-vote;
						qcom,msm-bus,num-cases = <0x02>;
						qcom,msm-bus,num-paths = <0x01>;
						qcom,msm-bus,vectors-KBps = <0x94 0x30a 0x00 0x00 0x94 0x30a 0x00 0x00>;
					};
				};
			};
		};

		qcom,cam-icp {
			compatible = "qcom,cam-icp";
			compat-hw-name = "qcom,a5", "qcom,ipe0", "qcom,bps";
			num-a5 = <0x01>;
			num-ipe = <0x01>;
			num-bps = <0x01>;
			icp_pc_en;
			status = "ok";
		};

		qcom,a5@ac00000 {
			cell-index = <0x00>;
			compatible = "qcom,cam-a5";
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-names = "a5_qgic", "a5_sierra", "a5_csr";
			reg-cam-base = <0x00 0x10000 0x18000>;
			interrupts = <0x00 0x1cf 0x00>;
			interrupt-names = "a5";
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x2d7>;
			clock-names = "gcc_cam_ahb_clk", "gcc_cam_axi_clk", "soc_fast_ahb", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "icp_clk", "icp_clk_src";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x5a 0x21 0x5a 0x4c 0x5a 0x13 0x5a 0x0d 0x5a 0x22 0x5a 0x23>;
			clock-rates = <0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0xbebc200 0x00 0x00 0x00 0x00 0x23c34600>;
			clock-cntl-level = "svs", "turbo";
			fw_name = "CAMERA_ICP.elf";
			ubwc-cfg = <0x73 0x1cf>;
			status = "ok";
			phandle = <0x4d2>;
		};

		qcom,ipe0 {
			cell-index = <0x00>;
			compatible = "qcom,cam-ipe";
			reg = <0xac87000 0x3000>;
			reg-names = "ipe0_top";
			reg-cam-base = "", "\bp";
			regulator-names = "ipe0-vdd";
			ipe0-vdd-supply = <0x2df>;
			clock-names = "ipe_0_ahb_clk", "ipe_0_areg_clk", "ipe_0_axi_clk", "ipe_0_clk", "ipe_0_clk_src";
			src-clock-name = "ipe_0_clk_src";
			clocks = <0x5a 0x38 0x5a 0x39 0x5a 0x3a 0x5a 0x3b 0x5a 0x3c>;
			clock-rates = <0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x202fbf00 0x00 0x00 0x00 0x00 0x23c34600>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			status = "ok";
			phandle = <0x4d3>;
		};

		qcom,bps {
			cell-index = <0x00>;
			compatible = "qcom,cam-bps";
			reg = <0xac6f000 0x3000>;
			reg-names = "bps_top";
			reg-cam-base = <0x6f000>;
			regulator-names = "bps-vdd";
			bps-vdd-supply = <0x2e0>;
			clock-names = "bps_ahb_clk", "bps_areg_clk", "bps_axi_clk", "bps_clk", "bps_clk_src";
			src-clock-name = "bps_clk_src";
			clocks = <0x5a 0x08 0x5a 0x09 0x5a 0x0a 0x5a 0x0b 0x5a 0x0c>;
			clock-rates = <0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x00 0x23c34600>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			status = "ok";
			phandle = <0x4d4>;
		};

		qcom,cam-cdm-intf {
			compatible = "qcom,cam-cdm-intf";
			cell-index = <0x00>;
			label = "cam-cdm-intf";
			num-hw-cdm = <0x01>;
			cdm-client-names = "vfe", "jpegdma", "jpegenc", "lrmecdm";
			status = "ok";
		};

		qcom,cpas-cdm0@ac48000 {
			cell-index = <0x00>;
			compatible = "qcom,cam170-cpas-cdm0";
			label = "cpas-cdm";
			reg = <0xac48000 0x1000>;
			reg-names = "cpas-cdm";
			reg-cam-base = <0x48000>;
			interrupts = <0x00 0x1d5 0x00>;
			interrupt-names = "cpas-cdm";
			regulator-names = "camss";
			camss-supply = <0x2d7>;
			clock-names = "gcc_camera_ahb", "gcc_camera_axi", "cam_cc_soc_ahb_clk", "cam_cc_cpas_ahb_clk", "cam_cc_camnoc_axi_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x5a 0x4c 0x5a 0x13 0x5a 0x0d>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00>;
			clock-cntl-level = "svs";
			cdm-client-names = "ife";
			status = "ok";
			phandle = <0x4d5>;
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			arch-compat = "ife";
			status = "ok";
		};

		qcom,csid0@acb3000 {
			cell-index = <0x00>;
			compatible = "qcom,csid170";
			reg-names = "csid";
			reg = <0xacb3000 0x1000>;
			reg-cam-base = "", "\v0";
			interrupt-names = "csid";
			interrupts = <0x00 0x1d0 0x00>;
			regulator-names = "camss", "ife0";
			camss-supply = <0x2d7>;
			ife0-supply = <0x2e1>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_csid_clk", "ife_csid_clk_src", "ife_cphy_rx_clk", "cphy_rx_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x5a 0x4c 0x5a 0x13 0x5a 0x4b 0x5a 0x29 0x5a 0x2a 0x5a 0x28 0x5a 0x14 0x5a 0x26 0x5a 0x27 0x5a 0x0d 0x5a 0x25>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x1017df80 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "ife_csid_clk_src";
			ppi-enable;
			status = "ok";
			phandle = <0x4d6>;
		};

		qcom,vfe0@acaf000 {
			cell-index = <0x00>;
			compatible = "qcom,vfe170";
			reg-names = "ife", "cam_camnoc";
			reg = <0xacaf000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xaf000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x1d1 0x00>;
			regulator-names = "camss", "ife0";
			camss-supply = <0x2d7>;
			ife0-supply = <0x2e1>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x5a 0x4c 0x5a 0x13 0x5a 0x4b 0x5a 0x26 0x5a 0x27 0x5a 0x0d 0x5a 0x25>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "ife_clk_src";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x5a 0x2b>;
			clock-rates-option = <0x23c34600>;
			status = "ok";
			phandle = <0x4d7>;
		};

		qcom,csid1@acba000 {
			cell-index = <0x01>;
			compatible = "qcom,csid170";
			reg-names = "csid";
			reg = <0xacba000 0x1000>;
			reg-cam-base = <0xba000>;
			interrupt-names = "csid";
			interrupts = <0x00 0x1d2 0x00>;
			regulator-names = "camss", "ife1";
			camss-supply = <0x2d7>;
			ife1-supply = <0x2e2>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_csid_clk", "ife_csid_clk_src", "ife_cphy_rx_clk", "cphy_rx_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x5a 0x4c 0x5a 0x13 0x5a 0x4b 0x5a 0x30 0x5a 0x31 0x5a 0x2f 0x5a 0x14 0x5a 0x2d 0x5a 0x2e 0x5a 0x0d 0x5a 0x2c>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x1017df80 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "ife_csid_clk_src";
			ppi-enable;
			status = "ok";
			phandle = <0x4d8>;
		};

		qcom,vfe1@acb6000 {
			cell-index = <0x01>;
			compatible = "qcom,vfe170";
			reg-names = "ife", "cam_camnoc";
			reg = <0xacb6000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xb6000 0x42000>;
			interrupt-names = "ife";
			interrupts = <0x00 0x1d3 0x00>;
			regulator-names = "camss", "ife1";
			camss-supply = <0x2d7>;
			ife1-supply = <0x2e2>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x5a 0x4c 0x5a 0x13 0x5a 0x4b 0x5a 0x2d 0x5a 0x2e 0x5a 0x0d 0x5a 0x2c>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x23c34600 0x00 0x00>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "ife_clk_src";
			clock-names-option = "ife_dsp_clk";
			clocks-option = <0x5a 0x32>;
			clock-rates-option = <0x23c34600>;
			status = "ok";
			phandle = <0x4d9>;
		};

		qcom,csid-lite@acc8000 {
			cell-index = <0x02>;
			compatible = "qcom,csid-lite170";
			reg-names = "csid-lite";
			reg = <0xacc8000 0x1000>;
			reg-cam-base = <0xc8000>;
			interrupt-names = "csid-lite";
			interrupts = <0x00 0x1d9 0x00>;
			regulator-names = "camss";
			camss-supply = <0x2d7>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_csid_clk", "ife_csid_clk_src", "ife_cphy_rx_clk", "cphy_rx_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x5a 0x4c 0x5a 0x13 0x5a 0x4b 0x5a 0x36 0x5a 0x37 0x5a 0x35 0x5a 0x14 0x5a 0x33 0x5a 0x34 0x5a 0x0d>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x1017df80 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x1c9c3800 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "ife_csid_clk_src";
			ppi-enable;
			status = "ok";
			phandle = <0x4da>;
		};

		qcom,vfe-lite@acc4000 {
			cell-index = <0x02>;
			compatible = "qcom,vfe-lite170";
			reg-names = "ife-lite";
			reg = <0xacc4000 0x4000>;
			reg-cam-base = "", "\f@";
			interrupt-names = "ife-lite";
			interrupts = <0x00 0x1d8 0x00>;
			regulator-names = "camss";
			camss-supply = <0x2d7>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x5a 0x4c 0x5a 0x13 0x5a 0x4b 0x5a 0x33 0x5a 0x34 0x5a 0x0d>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x00 0x15752a00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x19bfcc00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "ife_clk_src";
			status = "ok";
			phandle = <0x4db>;
		};

		qcom,cam-jpeg {
			compatible = "qcom,cam-jpeg";
			compat-hw-name = "qcom,jpegenc", "qcom,jpegdma";
			num-jpeg-enc = <0x01>;
			num-jpeg-dma = <0x01>;
			status = "ok";
		};

		qcom,jpegenc@ac4e000 {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_enc";
			reg-names = "jpege_hw";
			reg = <0xac4e000 0x4000>;
			reg-cam-base = <0x4e000>;
			interrupt-names = "jpeg";
			interrupts = <0x00 0x1da 0x00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x2d7>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "jpegenc_clk_src", "jpegenc_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x5a 0x4c 0x5a 0x13 0x5a 0x0d 0x5a 0x3e 0x5a 0x3d>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			src-clock-name = "jpegenc_clk_src";
			clock-cntl-level = "turbo";
			status = "ok";
			phandle = <0x4dc>;
		};

		qcom,jpegdma@ac52000 {
			cell-index = <0x00>;
			compatible = "qcom,cam_jpeg_dma";
			reg-names = "jpegdma_hw";
			reg = <0xac52000 0x4000>;
			reg-cam-base = <0x52000>;
			interrupt-names = "jpegdma";
			interrupts = <0x00 0x1db 0x00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x2d7>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "jpegdma_clk_src", "jpegdma_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x5a 0x4c 0x5a 0x13 0x5a 0x0d 0x5a 0x3e 0x5a 0x3d>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0x23c34600 0x00>;
			src-clock-name = "jpegdma_clk_src";
			clock-cntl-level = "turbo";
			status = "ok";
			phandle = <0x4dd>;
		};

		qcom,ppi0@ace0000 {
			cell-index = <0x00>;
			compatible = "qcom,ppi170";
			reg-names = "ppi";
			reg = <0xace0000 0x200>;
			reg-cam-base = <0xe0000>;
			interrupt-names = "ppi";
			interrupts = <0x00 0xaa 0x00>;
			clocks = <0x5a 0x1d>;
			clock-names = "csiphy0_clk";
			clock-cntl-level = "svs";
			clock-rates = <0x00>;
			status = "ok";
			phandle = <0x4de>;
		};

		qcom,ppi0@ace0200 {
			cell-index = <0x01>;
			compatible = "qcom,ppi170";
			reg-names = "ppi";
			reg = <0xace0200 0x200>;
			reg-cam-base = <0xe0200>;
			interrupt-names = "ppi";
			interrupts = <0x00 0xab 0x00>;
			clocks = <0x5a 0x1e>;
			clock-names = "csiphy1_clk";
			clock-cntl-level = "svs";
			clock-rates = <0x00>;
			status = "ok";
			phandle = <0x4df>;
		};

		qcom,ppi0@ace0400 {
			cell-index = <0x02>;
			compatible = "qcom,ppi170";
			reg-names = "ppi";
			reg = <0xace0400 0x200>;
			reg-cam-base = <0xe0400>;
			interrupt-names = "ppi";
			interrupts = <0x00 0xac 0x00>;
			clocks = <0x5a 0x1f>;
			clock-names = "csiphy2_clk";
			clock-cntl-level = "svs";
			clock-rates = <0x00>;
			status = "ok";
			phandle = <0x4e0>;
		};

		qcom,ppi0@ace0600 {
			cell-index = <0x03>;
			compatible = "qcom,ppi170";
			reg-names = "ppi";
			reg = <0xace0600 0x200>;
			reg-cam-base = <0xe00600>;
			interrupt-names = "ppi";
			interrupts = <0x00 0xad 0x00>;
			clocks = <0x5a 0x20>;
			clock-names = "csiphy3_clk";
			clock-cntl-level = "svs";
			clock-rates = <0x00>;
			status = "ok";
			phandle = <0x4e1>;
		};

		qcom,cam-lrme {
			compatible = "qcom,cam-lrme";
			arch-compat = "lrme";
			status = "ok";
		};

		qcom,lrme@ac6b000 {
			cell-index = <0x00>;
			compatible = "qcom,lrme";
			reg-names = "lrme";
			reg = <0xac6b000 0x1000>;
			reg-cam-base = <0x6b000>;
			interrupt-names = "lrme";
			interrupts = <0x00 0x1dc 0x00>;
			regulator-names = "camss";
			camss-supply = <0x2d7>;
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "lrme_clk_src", "lrme_clk";
			clocks = <0x1d 0x0d 0x1d 0x0e 0x5a 0x4c 0x5a 0x13 0x5a 0x0d 0x5a 0x40 0x5a 0x3f>;
			clock-rates = <0x00 0x00 0x00 0x00 0x00 0xbebc200 0xbebc200 0x00 0x00 0x00 0x00 0x00 0xcdfe600 0xcdfe600 0x00 0x00 0x00 0x00 0x00 0x11e1a300 0x11e1a300 0x00 0x00 0x00 0x00 0x00 0x18148d00 0x18148d00 0x00 0x00 0x00 0x00 0x00 0x18148d00 0x18148d00 0x00 0x00 0x00 0x00 0x00 0x18148d00 0x18148d00>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "nominal_l1", "turbo";
			src-clock-name = "lrme_clk_src";
			status = "ok";
			phandle = <0x4e2>;
		};

		qcom,mdss_dsi_pll@ae94a00 {
			compatible = "qcom,mdss_dsi_pll_10nm";
			label = "MDSS DSI 0 PLL";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0xae94a00 0x1e0 0xae94400 0x800 0xaf03000 0x08 0xae94200 0x100>;
			reg-names = "pll_base", "phy_base", "gdsc_base", "dynamic_pll_base";
			clocks = <0x5c 0x01>;
			clock-names = "iface_clk";
			clock-rate = <0x00>;
			memory-region = <0x2e3>;
			gdsc-supply = <0xe1>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			phandle = <0x2fd>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dp_pll@ae90000 {
			compatible = "qcom,mdss_dp_pll_10nm";
			label = "MDSS DP PLL";
			cell-index = <0x00>;
			#clock-cells = <0x01>;
			reg = <0x88ea000 0x200 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf03000 0x08>;
			reg-names = "pll_base", "phy_base", "ln_tx0_base", "ln_tx1_base", "gdsc_base";
			gdsc-supply = <0xe1>;
			clocks = <0x5c 0x01 0x20 0x00 0x1d 0x7b 0x1d 0x80 0x1d 0x7f>;
			clock-names = "iface_clk", "ref_clk_src", "ref_clk", "cfg_ahb_clk", "pipe_clk";
			clock-rate = <0x00>;
			phandle = <0x2ec>;

			qcom,platform-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,platform-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_mdp@ae00000 {
			compatible = "qcom,sde-kms";
			reg = <0xae00000 0x84208 0xaeb0000 0x2008 0xaeac000 0x214 0xae8f000 0x2c>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys", "sid_phys";
			clocks = <0x1d 0x1b 0x1d 0x1e 0x5c 0x01 0x5c 0x13 0x5c 0x1d 0x5c 0x15 0x5c 0x19>;
			clock-names = "gcc_iface", "gcc_bus", "iface_clk", "core_clk", "vsync_clk", "lut_clk", "rot_clk";
			clock-rate = <0x00 0x00 0x00 0x11e1a300 0x124f800 0xbebc200 0xbebc200>;
			clock-max-rate = <0x00 0x00 0x00 0x1b6b0b00 0x124f800 0x1b6b0b00 0x1b6b0b00>;
			interrupts = <0x00 0x53 0x04>;
			interrupt-controller;
			#interrupt-cells = <0x01>;
			iommus = <0x1e 0x800 0x02>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			#power-domain-cells = <0x00>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x494>;
			qcom,sde-ctl-off = <0x2000 0x2200 0x2400>;
			qcom,sde-ctl-size = <0x1dc>;
			qcom,sde-ctl-display-pref = "primary", "none", "none";
			qcom,sde-mixer-off = <0x45000 0x46000>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-display-pref = "primary", "none";
			qcom,sde-mixer-cwb-pref = "none", "cwb";
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-off = <0x55000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x06>;
			qcom,sde-wb-id = <0x02>;
			qcom,sde-wb-clk-ctrl = <0x3b8 0x18>;
			qcom,sde-intf-off = <0x6b000 0x6b800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-type = "dp", "dsi";
			qcom,sde-pp-off = <0x71000 0x71800>;
			qcom,sde-pp-slave = <0x00 0x00>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-merge-3d-id = <0x00 0x00>;
			qcom,sde-merge-3d-off = "", "\b@";
			qcom,sde-merge-3d-size = <0x100>;
			qcom,sde-te2-off = <0x2000 0x2000>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-dither-off = <0x30e0 0x30e0>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-sspp-type = "vig", "dma", "dma", "dma";
			qcom,sde-sspp-off = <0x5000 0x25000 0x27000 0x29000>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-xin-id = <0x00 0x01 0x05 0x09>;
			qcom,sde-sspp-excl-rect = <0x01 0x01 0x01 0x01>;
			qcom,sde-sspp-smart-dma-priority = <0x04 0x01 0x02 0x03>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-mixer-pair-mask = <0x02 0x01>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-max-per-pipe-bw-kbps = <0x27ac40 0x27ac40 0x27ac40 0x27ac40>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x27ac40 0x27ac40 0x27ac40 0x27ac40>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x00 0x2b4 0x08 0x2ac 0x08 0x2c4 0x08>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-qseed-type = "qseedv3lite";
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-sspp-linewidth = <0x870>;
			qcom,sde-vig-sspp-linewidth = <0x1000>;
			qcom,sde-wb-linewidth = <0x780>;
			qcom,sde-mixer-blendstages = <0x07>;
			qcom,sde-highest-bank-bit = <0x01>;
			qcom,sde-ubwc-version = <0x200>;
			qcom,sde-ubwc-bw-calc-version = <0x01>;
			qcom,sde-ubwc-static = <0x1e>;
			qcom,sde-panic-per-pipe;
			qcom,sde-smart-panel-align-mode = <0x0c>;
			qcom,sde-has-cdp;
			qcom,sde-has-src-split;
			qcom,sde-pipe-order-version = <0x01>;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-max-bw-low-kbps = <0x3b8260>;
			qcom,sde-max-bw-high-kbps = <0x53ec60>;
			qcom,sde-min-core-ib-kbps = <0x249f00>;
			qcom,sde-min-llcc-ib-kbps = "", "\f5";
			qcom,sde-min-dram-ib-kbps = "", "\f5";
			qcom,sde-dram-channels = <0x02>;
			qcom,sde-num-nrt-paths = <0x00>;
			qcom,sde-vbif-off = <0x00>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vbif-id = <0x00>;
			qcom,sde-vbif-memtype-0 = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-memtype-1 = <0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-rt-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x06>;
			qcom,sde-vbif-qos-nrt-remap = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,sde-vbif-qos-cwb-remap = <0x03 0x03 0x04 0x04 0x05 0x05 0x06 0x03>;
			qcom,sde-vbif-qos-lutdma-remap = <0x03 0x03 0x03 0x03 0x04 0x04 0x04 0x04>;
			qcom,sde-danger-lut = <0xff 0xffff 0x00 0x00 0xffff>;
			qcom,sde-safe-lut-linear = <0x00 0xfff0>;
			qcom,sde-safe-lut-macrotile = <0x00 0xff00>;
			qcom,sde-safe-lut-macrotile-qseed = <0x00 0xff00>;
			qcom,sde-safe-lut-nrt = <0x00 0xffff>;
			qcom,sde-safe-lut-cwb = <0x00 0x3ff>;
			qcom,sde-qos-lut-linear = <0x00 0x112222 0x22335777>;
			qcom,sde-qos-lut-macrotile = <0x00 0x112233 0x44556677>;
			qcom,sde-qos-lut-macrotile-qseed = <0x00 0x112233 0x66777777>;
			qcom,sde-qos-lut-nrt = <0x00 0x00 0x00>;
			qcom,sde-qos-lut-cwb = <0x00 0x66666541 0x00>;
			qcom,sde-cdp-setting = <0x01 0x01 0x01 0x00>;
			qcom,sde-qos-cpu-mask = <0x03>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-reg-dma-off = <0x00>;
			qcom,sde-reg-dma-version = <0x10002>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-xin-id = <0x07>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-secure-sid-mask = <0x801>;
			connectors = <0x50a 0x50b 0x2e6 0x2e7>;
			#cooling-cells = <0x02>;
			phandle = <0x2eb>;

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
				qcom,sde-vig-gamut = <0x1d00 0x60000>;
				qcom,sde-vig-igc = <0x1d00 0x60000>;
				qcom,sde-vig-inverse-pma;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-igc = <0x400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x200>;
				};

				dgm@1 {
					qcom,sde-dma-igc = <0x1400 0x50000>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x1200>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x00 0x30001>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-gamut = <0x1000 0x40002>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0x1e 0x801 0x00>;
				phandle = <0x4e3>;
			};

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x00 0x00 0x16 0x200 0x00 0x61a800 0x16 0x200 0x00 0x61a800>;
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x04>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00 0x01 0x24e 0x00 0x249f0 0x01 0x24e 0x00 0x493e0>;
			};

			qcom,sde-limits {

				qcom,sde-linewidth-limits {
					qcom,sde-limit-name = "sspp_linewidth_usecases";
					qcom,sde-limit-cases = "vig", "dma", "scale";
					qcom,sde-limit-ids = <0x01 0x02 0x04>;
					qcom,sde-limit-values = <0x01 0x1000 0x05 0xa00 0x02 0x870>;
				};

				qcom,sde-bw-limits {
					qcom,sde-limit-name = "sde_bwlimit_usecases";
					qcom,sde-limit-cases = "per_vig_pipe", "per_dma_pipe", "total_max_bw", "camera_concurrency", "cwb_concurrency";
					qcom,sde-limit-ids = <0x01 0x02 0x04 0x08 0x10>;
					qcom,sde-limit-values = <0x01 0x27ac40 0x11 0x27ac40 0x09 0x27ac40 0x19 0x27ac40 0x02 0x27ac40 0x12 0x27ac40 0x0a 0x27ac40 0x1a 0x27ac40 0x04 0x588040 0x14 0x53ec60 0x0c 0x432380 0x1c 0x3b8260>;
				};
			};

			qcom,mdss_dsi_rm69299_visionox_amoled_video {
				qcom,mdss-dsi-panel-name = "rm69299 amoled fhd+ video mode dsi visionox panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,dsi-supported-dfps-list = <0x3c 0x37 0x30>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,dsi-dyn-clk-enable;
				qcom,dsi-dyn-clk-list = <0x38ae2bc0 0x37bc55b0 0x37f8cb38 0x383540b8 0x3871b640>;
				qcom,mdss-dsi-t-clk-post = <0x0e>;
				qcom,mdss-dsi-t-clk-pre = <0x31>;
				qcom,panel-supply-entries = <0x4f9>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,platform-te-gpio = <0x91 0x0a 0x00>;
				qcom,platform-reset-gpio = <0x2e9 0x03 0x00>;
				phandle = <0x4fb>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x8c8>;
						qcom,mdss-dsi-h-front-porch = <0x1a>;
						qcom,mdss-dsi-h-back-porch = <0x24>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x38>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 fe 00 39 01 00 00 00 00 02 c2 08 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 51 ff 05 01 00 00 96 00 02 11 00 05 01 00 00 32 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 96 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = <0x200808 0x24230808 0x5020400>;
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_rm69299_visionox_amoled_cmd {
				qcom,mdss-dsi-panel-name = "rm69299 amoled fhd+ cmd mode dsi visionox panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-h-sync-pulse = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,ulps-enabled;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,dsi-dyn-clk-enable;
				qcom,dsi-dyn-clk-list = <0x3da58d80 0x3c9e86e0 0x3ce04888 0x3d220a30 0x3d63cbd8>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,mdss-dsi-t-clk-post = <0x0e>;
				qcom,mdss-dsi-t-clk-pre = <0x31>;
				qcom,panel-supply-entries = <0x4f9>;
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,platform-te-gpio = <0x91 0x0a 0x00>;
				qcom,platform-reset-gpio = <0x2e9 0x03 0x00>;
				phandle = <0x4fc>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x8c8>;
						qcom,mdss-dsi-h-front-porch = <0x1a>;
						qcom,mdss-dsi-h-back-porch = <0x24>;
						qcom,mdss-dsi-h-pulse-width = <0x02>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x04>;
						qcom,mdss-dsi-v-front-porch = <0x38>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 fe 00 39 01 00 00 00 00 02 c2 08 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 02 51 ff 05 01 00 00 96 00 02 11 00 05 01 00 00 32 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 96 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = <0x200808 0x24230808 0x5020400>;
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sim_video {
				qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-t-clk-post = <0x0d>;
				qcom,mdss-dsi-t-clk-pre = <0x2d>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x00 0x00 0x00 0x01 0x00>;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,panel-supply-entries = <0x4fa>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,platform-reset-gpio = <0x2e9 0x03 0x00>;
				phandle = <0x4fd>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-panel-width = <0x280>;
						qcom,mdss-dsi-panel-height = <0x1e0>;
						qcom,mdss-dsi-h-front-porch = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x08>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x06>;
						qcom,mdss-dsi-v-front-porch = <0x06>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x00 0x00 0x00>;
						qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,cmd-to-video-mode-post-switch-commands = [32 01 00 00 00 00 02 00 00];
						qcom,cmd-to-video-mode-post-switch-commands-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = <0x1c0707 0x23210707 0x5020400>;
						qcom,display-topology = <0x01 0x00 0x01 0x02 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						qcom,mdss-dsi-cmd-mode;
						qcom,mdss-dsi-panel-width = <0x280>;
						qcom,mdss-dsi-panel-height = <0x1e0>;
						qcom,mdss-dsi-h-front-porch = <0x08>;
						qcom,mdss-dsi-h-back-porch = <0x08>;
						qcom,mdss-dsi-h-pulse-width = <0x08>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x06>;
						qcom,mdss-dsi-v-front-porch = <0x06>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x00 0x00 0x00>;
						qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,video-to-cmd-mode-post-switch-commands = [32 01 00 00 00 00 02 00 00];
						qcom,video-to-cmd-mode-post-switch-commands-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-phy-timings = <0x1c0707 0x23210707 0x5020400>;
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_sim_cmd {
				qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-t-clk-post = <0x0c>;
				qcom,mdss-dsi-t-clk-pre = <0x29>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,panel-ack-disabled;
				qcom,ulps-enabled;
				phandle = <0x4fe>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x64>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = <0x1a0606 0x22200707 0x4020400>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x2d0 0x28 0x2d0 0x28 0x2d0 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};

					timing@1 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-back-porch = <0x1cc>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x2e4>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = <0x1a0606 0x22200707 0x4020400>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x21c 0x28 0x21c 0x28 0x21c 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};

					timing@2 {
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x348>;
						qcom,mdss-dsi-h-pulse-width = <0x28>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x64>;
						qcom,mdss-dsi-v-front-porch = <0x564>;
						qcom,mdss-dsi-v-pulse-width = <0x28>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-on-command = <0x29010000 0x2b0 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x28>;
						qcom,mdss-dsc-slice-width = <0x168>;
						qcom,mdss-dsc-slice-per-pkt = <0x01>;
						qcom,mdss-dsc-bit-per-component = <0x08>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = <0x1a0606 0x22200707 0x4020400>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01>;
						qcom,default-topology-index = <0x01>;
						qcom,panel-roi-alignment = <0x168 0x28 0x168 0x28 0x168 0x28>;
						qcom,partial-update-enabled = "single_roi";
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_375_cmd {
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC 3.75:1 dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x0a 0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-t-clk-post = <0x0d>;
				qcom,mdss-dsi-t-clk-pre = <0x2d>;
				qcom,ulps-enabled;
				phandle = <0x4ff>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x08>;
						qcom,mdss-dsi-v-front-porch = <0x0a>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x02 0xfb011501 0x00 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x02 0x5401501 0x00 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x02 0xc731501 0x00 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x02 0x13001501 0x00 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x02 0x5b011501 0x00 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x02 0x5f011501 0x00 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x02 0xfb011501 0x00 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x02 0x3011501 0x00 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x02 0x7101501 0x00 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x02 0xb131501 0x00 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x02 0xf171501 0x00 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x02 0x13011501 0x00 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x02 0x17101501 0x00 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x02 0x1b131501 0x00 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x02 0x1f171501 0x00 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x02 0x23401501 0x00 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x02 0x27401501 0x00 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x02 0xde071501 0x00 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x02 0xe2071501 0x00 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x02 0x4c111501 0x00 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x02 0x50101501 0x00 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x02 0x56001501 0x00 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x02 0x5b431501 0x00 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x02 0x63221501 0x00 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x02 0x72021501 0x00 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x02 0x7d601501 0x00 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x02 0xb4001501 0x00 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x02 0x80001501 0x00 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x02 0x8a001501 0x00 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x02 0x98101501 0x00 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x00 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x00 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x02 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = <0x1a0606 0x22200707 0x4020400>;
						qcom,display-topology = <0x01 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};

					timing@1 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-h-front-porch = <0x00>;
						qcom,mdss-dsi-h-back-porch = <0x00>;
						qcom,mdss-dsi-h-pulse-width = <0x00>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x00>;
						qcom,mdss-dsi-v-front-porch = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x00>;
						qcom,mdss-dsi-h-left-border = <0x00>;
						qcom,mdss-dsi-h-right-border = <0x00>;
						qcom,mdss-dsi-v-top-border = <0x00>;
						qcom,mdss-dsi-v-bottom-border = <0x00>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = <0x15010000 0x2bb 0x10150100 0x02 0xb0030501 0x7800 0x1111501 0x00 0x251ff15 0x1000000 0x25324 0x15010000 0x2ff 0x23150100 0x02 0x8051501 0x00 0x2469015 0x1000000 0x2ff10 0x15010000 0x2ff 0xf0150100 0x02 0x92011501 0x00 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-sync-pulse = <0x00>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-width = <0x21c>;
						qcom,mdss-dsc-slice-per-pkt = <0x02>;
						qcom,mdss-dsc-bit-per-component = <0x0a>;
						qcom,mdss-dsc-bit-per-pixel = <0x08>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-phy-timings = <0x150505 0x201f0505 0x3020400>;
						qcom,display-topology = <0x01 0x01 0x01 0x02 0x02 0x01 0x02 0x01 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			qcom,mdss_dsi_nt36672c_video {
				qcom,mdss-dsi-panel-name = "nt36672c fhd plus video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-reset-sequence = <0x01 0x14 0x00 0x14 0x01 0x14>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-t-clk-post = <0x00>;
				qcom,mdss-dsi-t-clk-pre = <0x00>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-read-length = <0x01>;
				qcom,dsi-supported-dfps-list = <0x3c 0x5a 0x32>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,dsi-dyn-clk-enable;
				qcom,dsi-dyn-clk-skip-timing-update;
				qcom,dsi-dyn-clk-list = <0x3eb54a94 0x3e726713 0x3e2f838b 0x3deca00a 0x3da9bc89>;
				qcom,dsi-dyn-clk-type = "constant-fps-adjust-hfp";
				qcom,panel-supply-entries = <0x4fa>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,platform-te-gpio = <0x91 0x0a 0x00>;
				qcom,platform-reset-gpio = <0x2e9 0x03 0x00>;
				qcom,platform-bklight-en-gpio = <0x2e9 0x0a 0x00>;
				qcom,platform-en-gpio = <0x2e9 0x04 0x00>;
				phandle = <0x500>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-h-front-porch = <0xca>;
						qcom,mdss-dsi-h-back-porch = <0x38>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-back-porch = <0x0a>;
						qcom,mdss-dsi-v-front-porch = <0x50b>;
						qcom,mdss-dsi-v-pulse-width = <0x0a>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 ff 10 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 b0 00 29 01 00 00 00 00 02 c0 00 29 01 00 00 00 00 03 c2 1b a0 29 01 00 00 00 00 02 ff 25 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 18 20 15 01 00 00 00 00 02 ff 2a 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 27 80 15 01 00 00 00 00 02 28 fd 29 01 00 00 00 00 02 ff f0 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 5a 00 29 01 00 00 00 00 02 a0 08 29 01 00 00 00 00 02 ff d0 29 01 00 00 00 00 02 fb 01 29 01 00 00 00 00 02 09 ad 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 ff 23 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 00 15 01 00 00 00 00 02 11 01 15 01 00 00 00 00 02 12 95 15 01 00 00 00 00 02 15 68 15 01 00 00 00 00 02 16 0b 15 01 00 00 00 00 02 6f 00 15 01 00 00 00 00 02 70 00 15 01 00 00 00 00 02 71 00 15 01 00 00 00 00 02 a0 11 15 01 00 00 00 00 02 ff f0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 d2 52 29 01 00 00 00 00 02 ff 10 29 01 00 00 00 00 02 35 00 05 01 00 00 78 00 02 11 00 05 01 00 00 14 00 02 29 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-phy-timings = <0x230909 0x26240909 0x9060204>;
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
					};
				};
			};

			ss_dsi_panel_S6E3FC3_AMS646YD04_FHD {
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_S6E3FC3_AMS646YD04_FHD";
				label = "ss_dsi_panel_S6E3FC3_AMS646YD04_FHD";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x01>;
				qcom,mdss-dsi-bl-max-level = <0x1e6>;
				qcom,mdss-brightness-max-level = <0x1e6>;
				qcom,mdss-brightness-default-level = <0xff>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-te-pin-select = <0x01>;
				qcom,mdss-dsi-te-dcs-command = <0x01>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-t-clk-pre = <0x3e>;
				qcom,mdss-dsi-t-clk-post = <0x10>;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-pan-physical-width-dimension = <0x43>;
				qcom,mdss-pan-physical-height-dimension = <0x96>;
				qcom,mdss-dsi-reset-sequence = <0x00 0x0a 0x01 0x0a>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-t-clk-pre-extend;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				qcom,ulps-enabled;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				samsung,panel-vendor = "SDC";
				samsung,disp-model = "AMS646YD01";
				samsung,support_gamma_mode2;
				samsung,skip_read_on_pre;
				samsung,elvss_interpolation_temperature = <0xfffffff0>;
				samsung,support_lpm;
				samsung,support_gpara;
				samsung,pointing_gpara;
				samsung,two_byte_gpara;
				samsung,rsc_4_frame_idle;
				samsung,support_factory_panel_swap;
				samsung,support-optical-fingerprint;
				samsung,delayed-display-on = <0x01>;
				samsung,support_vrr_based_bl;
				samsung,esd-irq-trigger1 = "falling";
				ss,self_display = <0x55f>;
				samsung,level0_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 9f a5 a5];
				samsung,level0_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 9f 5a 5a];
				samsung,level1_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a];
				samsung,level1_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 a5 a5];
				samsung,level2_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 fc 5a 5a];
				samsung,level2_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 fc a5 a5];
				samsung,brightness_tx_cmds_revA = <0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100 0x39010000 0x100>;
				samsung,display_on_tx_cmds_revA = [29 00 00 00 00 00 03 9f a5 a5 05 00 00 00 00 00 02 29 00 29 01 00 00 00 00 03 9f 5a 5a];
				samsung,display_off_tx_cmds_revA = [05 01 00 00 00 00 02 28 00];
				samsung,reg_read_pos_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 00 00];
				samsung,mtp_write_sysfs_tx_cmds_revA = <0x29000000 0x3d00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
				samsung,panel_ltps_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 2a f2 00 05 0e 58 50 00 0c 00 04 30 b8 30 b8 0c 04 bc 26 e8 0c 00 04 10 00 10 26 a8 10 00 10 10 34 10 00 40 30 c8 00 c8 00 00 ce 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,smooth_dimming_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 91 63 29 00 00 00 00 00 02 63 20 29 01 00 00 11 00 02 53 20 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,gamma_mode2_normal_tx_cmds_revG = <0x29000000 0x4b0 0x916329 0x00 0x26360 0x29000000 0x4b0 0x2036329 0x00 0x363f1 0x7290000 0x02 0x53202900 0x00 0x35103ff 0x29000000 0x2b5 0x14290000 0x04 0xb0020363 0x29000000 0x363 0xf0002900 0x00 0x4b00076 0x63290000 0x04 0x63000000>;
				samsung,gamma_mode2_normal_tx_cmds_revE = <0x29000000 0x391 0x2012900 0x00 0x2532029 0x00 0x35103 0xff290000 0x02 0xb5142900 0x00 0x4b00076 0x63290000 0x04 0x63000000>;
				samsung,gamma_mode2_normal_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 02 90 29 00 00 00 00 00 02 90 1c 29 00 00 00 00 00 02 53 20 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 02 b5 14 29 00 00 00 00 00 04 b0 00 76 63 29 00 00 00 00 00 04 63 00 00 00];
				samsung,gamma_mode2_hbm_tx_cmds_revG = <0x29000000 0x4b0 0x916329 0x00 0x26320 0x29000000 0x4b0 0x2036329 0x00 0x363f1 0x290000 0x02 0x53e02900 0x00 0x35103ff 0x29000000 0x2b5 0x14290000 0x04 0xb0020363 0x29000000 0x363 0xf0072900 0x00 0x4b00076 0x63290000 0x04 0x63000000>;
				samsung,gamma_mode2_hbm_tx_cmds_revE = <0x29000000 0x391 0x2002900 0x00 0x253e029 0x00 0x35103 0xff290000 0x02 0xb5142900 0x00 0x4b00076 0x63290000 0x04 0x63000000>;
				samsung,gamma_mode2_hbm_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 02 90 29 00 00 00 00 00 02 90 14 29 00 00 00 00 00 02 53 e0 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 02 b5 14 29 00 00 00 00 00 04 b0 00 76 63 29 00 00 00 00 00 04 63 00 00 00];
				samsung,vrr_tx_cmds_revD = [29 00 00 00 00 00 03 60 00 04 29 00 00 00 00 00 04 b0 00 08 f2 29 00 00 00 00 00 02 f2 b4 29 00 00 00 00 00 04 b0 00 2c 6a 29 00 00 00 00 00 02 6a c0 29 00 00 00 00 00 04 b0 00 28 68 29 00 00 00 00 00 02 68 02 29 00 00 00 00 00 02 f7 0f];
				samsung,vrr_tx_cmds_revA = [29 00 00 00 00 00 03 60 00 00 29 00 00 00 00 00 02 f7 0f];
				samsung,acl_on_tx_cmds_revA = [29 00 00 00 00 00 04 b0 03 b3 65 29 00 00 00 00 00 14 65 55 00 b0 51 66 98 15 55 55 55 08 f1 c6 48 40 00 20 10 09 29 00 00 00 00 00 02 55 03];
				samsung,acl_off_tx_cmds_revA = [29 01 00 00 00 00 02 55 00];
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00 00];
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00 00];
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00 00];
				samsung,module_info_rx_cmds_revA = [06 01 00 00 00 00 01 a1 0b 00 00];
				samsung,octa_id_rx_cmds_revA = [06 01 00 00 00 00 01 a1 04 00 0b];
				samsung,cell_id_rx_cmds_revA = [06 01 00 00 00 00 01 92 10 00 02];
				samsung,ddi_id_rx_cmds_revA = [06 01 00 00 00 00 01 d6 05 00 00];
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00 00];
				samsung,candela_map_table_revA = <0x00 0x00 0x00 0x02 0x02 0x01 0x01 0x01 0x03 0x02 0x02 0x02 0x02 0x04 0x03 0x03 0x03 0x03 0x05 0x03 0x04 0x04 0x04 0x07 0x04 0x05 0x05 0x05 0x08 0x05 0x06 0x06 0x06 0x0a 0x05 0x07 0x07 0x07 0x0c 0x06 0x08 0x08 0x08 0x0d 0x07 0x09 0x09 0x09 0x0f 0x07 0x0a 0x0a 0x0a 0x11 0x08 0x0b 0x0b 0x0b 0x13 0x09 0x0c 0x0c 0x0c 0x15 0x0a 0x0d 0x0d 0x0d 0x18 0x0b 0x0e 0x0e 0x0e 0x1a 0x0c 0x0f 0x0f 0x0f 0x1c 0x0d 0x10 0x10 0x10 0x1e 0x0d 0x11 0x11 0x11 0x20 0x0e 0x12 0x12 0x12 0x23 0x0f 0x13 0x13 0x13 0x25 0x10 0x14 0x14 0x14 0x28 0x11 0x15 0x15 0x15 0x2a 0x12 0x16 0x16 0x16 0x2d 0x13 0x17 0x17 0x17 0x2f 0x14 0x18 0x18 0x18 0x32 0x15 0x19 0x19 0x19 0x34 0x16 0x1a 0x1a 0x1a 0x37 0x17 0x1b 0x1b 0x1b 0x3a 0x19 0x1c 0x1c 0x1c 0x3c 0x1a 0x1d 0x1d 0x1d 0x3f 0x1b 0x1e 0x1e 0x1e 0x42 0x1c 0x1f 0x1f 0x1f 0x45 0x1d 0x20 0x20 0x20 0x47 0x1e 0x21 0x21 0x21 0x4a 0x1f 0x22 0x22 0x22 0x4d 0x20 0x23 0x23 0x23 0x50 0x22 0x24 0x24 0x24 0x53 0x23 0x25 0x25 0x25 0x56 0x24 0x26 0x26 0x26 0x59 0x25 0x27 0x27 0x27 0x5c 0x26 0x28 0x28 0x28 0x5f 0x28 0x29 0x29 0x29 0x62 0x29 0x2a 0x2a 0x2a 0x65 0x2a 0x2b 0x2b 0x2b 0x68 0x2b 0x2c 0x2c 0x2c 0x6b 0x2d 0x2d 0x2d 0x2d 0x6e 0x2e 0x2e 0x2e 0x2e 0x71 0x2f 0x2f 0x2f 0x2f 0x74 0x30 0x30 0x30 0x30 0x77 0x32 0x31 0x31 0x31 0x7b 0x33 0x32 0x32 0x32 0x7e 0x34 0x33 0x33 0x33 0x81 0x36 0x34 0x34 0x34 0x84 0x37 0x35 0x35 0x35 0x88 0x38 0x36 0x36 0x36 0x8b 0x3a 0x37 0x37 0x37 0x8e 0x3b 0x38 0x38 0x38 0x92 0x3c 0x39 0x39 0x39 0x95 0x3e 0x3a 0x3a 0x3a 0x98 0x3f 0x3b 0x3b 0x3b 0x9c 0x40 0x3c 0x3c 0x3c 0x9f 0x42 0x3d 0x3d 0x3d 0xa2 0x43 0x3e 0x3e 0x3e 0xa6 0x44 0x3f 0x3f 0x3f 0xa9 0x46 0x40 0x40 0x40 0xad 0x47 0x41 0x41 0x41 0xb0 0x49 0x42 0x42 0x42 0xb4 0x4a 0x43 0x43 0x43 0xb7 0x4c 0x44 0x44 0x44 0xbb 0x4d 0x45 0x45 0x45 0xbe 0x4e 0x46 0x46 0x46 0xc2 0x50 0x47 0x47 0x47 0xc5 0x51 0x48 0x48 0x48 0xc9 0x53 0x49 0x49 0x49 0xcd 0x54 0x4a 0x4a 0x4a 0xd0 0x56 0x4b 0x4b 0x4b 0xd4 0x57 0x4c 0x4c 0x4c 0xd7 0x59 0x4d 0x4d 0x4d 0xdb 0x5a 0x4e 0x4e 0x4e 0xdf 0x5c 0x4f 0x4f 0x4f 0xe3 0x5d 0x50 0x50 0x50 0xe6 0x5f 0x51 0x51 0x51 0xea 0x60 0x52 0x52 0x52 0xee 0x62 0x53 0x53 0x53 0xf1 0x63 0x54 0x54 0x54 0xf5 0x65 0x55 0x55 0x55 0xf9 0x66 0x56 0x56 0x56 0xfd 0x68 0x57 0x57 0x57 0x101 0x69 0x58 0x58 0x58 0x104 0x6b 0x59 0x59 0x59 0x108 0x6c 0x5a 0x5a 0x5a 0x10c 0x6e 0x5b 0x5b 0x5b 0x110 0x70 0x5c 0x5c 0x5c 0x114 0x71 0x5d 0x5d 0x5d 0x118 0x73 0x5e 0x5e 0x5e 0x11b 0x74 0x5f 0x5f 0x5f 0x11f 0x76 0x60 0x60 0x60 0x123 0x77 0x61 0x61 0x61 0x127 0x79 0x62 0x62 0x62 0x12b 0x7b 0x63 0x63 0x63 0x12f 0x7c 0x64 0x64 0x64 0x133 0x7e 0x65 0x65 0x65 0x137 0x7f 0x66 0x66 0x66 0x13b 0x81 0x67 0x67 0x67 0x13f 0x83 0x68 0x68 0x68 0x143 0x84 0x69 0x69 0x69 0x147 0x86 0x6a 0x6a 0x6a 0x14b 0x88 0x6b 0x6b 0x6b 0x14f 0x89 0x6c 0x6c 0x6c 0x153 0x8b 0x6d 0x6d 0x6d 0x157 0x8c 0x6e 0x6e 0x6e 0x15b 0x8e 0x6f 0x6f 0x6f 0x15f 0x90 0x70 0x70 0x70 0x163 0x91 0x71 0x71 0x71 0x168 0x93 0x72 0x72 0x72 0x16c 0x95 0x73 0x73 0x73 0x170 0x96 0x74 0x74 0x74 0x174 0x98 0x75 0x75 0x75 0x178 0x9a 0x76 0x76 0x76 0x17c 0x9c 0x77 0x77 0x77 0x180 0x9d 0x78 0x78 0x78 0x185 0x9f 0x79 0x79 0x79 0x189 0xa1 0x7a 0x7a 0x7a 0x18d 0xa2 0x7b 0x7b 0x7b 0x191 0xa4 0x7c 0x7c 0x7c 0x195 0xa6 0x7d 0x7d 0x7d 0x19a 0xa7 0x7e 0x7e 0x7e 0x19e 0xa9 0x7f 0x7f 0x7f 0x1a2 0xab 0x80 0x80 0x80 0x1a6 0xad 0x81 0x81 0x81 0x1ab 0xae 0x82 0x82 0x82 0x1af 0xb0 0x83 0x83 0x83 0x1b3 0xb2 0x84 0x84 0x84 0x1b8 0xb4 0x85 0x85 0x85 0x1bc 0xb5 0x86 0x86 0x86 0x1c0 0xb7 0x87 0x87 0x87 0x1c5 0xb9 0x88 0x88 0x88 0x1c9 0xbb 0x89 0x89 0x89 0x1cd 0xbc 0x8a 0x8a 0x8a 0x1d1 0xbe 0x8b 0x8b 0x8b 0x1d6 0xc0 0x8c 0x8c 0x8c 0x1da 0xc2 0x8d 0x8d 0x8d 0x1de 0xc3 0x8e 0x8e 0x8e 0x1e3 0xc5 0x8f 0x8f 0x8f 0x1e7 0xc7 0x90 0x90 0x90 0x1eb 0xc9 0x91 0x91 0x91 0x1f0 0xcb 0x92 0x92 0x92 0x1f4 0xcc 0x93 0x93 0x93 0x1f8 0xce 0x94 0x94 0x94 0x1fd 0xd0 0x95 0x95 0x95 0x201 0xd2 0x96 0x96 0x96 0x206 0xd4 0x97 0x97 0x97 0x20a 0xd6 0x98 0x98 0x98 0x20e 0xd7 0x99 0x99 0x99 0x213 0xd9 0x9a 0x9a 0x9a 0x217 0xdb 0x9b 0x9b 0x9b 0x21c 0xdd 0x9c 0x9c 0x9c 0x220 0xdf 0x9d 0x9d 0x9d 0x225 0xe1 0x9e 0x9e 0x9e 0x229 0xe2 0x9f 0x9f 0x9f 0x22e 0xe4 0xa0 0xa0 0xa0 0x232 0xe6 0xa1 0xa1 0xa1 0x237 0xe8 0xa2 0xa2 0xa2 0x23b 0xea 0xa3 0xa3 0xa3 0x240 0xec 0xa4 0xa4 0xa4 0x244 0xed 0xa5 0xa5 0xa5 0x249 0xef 0xa6 0xa6 0xa6 0x24d 0xf1 0xa7 0xa7 0xa7 0x252 0xf3 0xa8 0xa8 0xa8 0x256 0xf5 0xa9 0xa9 0xa9 0x25b 0xf7 0xaa 0xaa 0xaa 0x260 0xf9 0xab 0xab 0xab 0x264 0xfb 0xac 0xac 0xac 0x269 0xfd 0xad 0xad 0xad 0x26d 0xfe 0xae 0xae 0xae 0x272 0x100 0xaf 0xaf 0xaf 0x277 0x102 0xb0 0xb0 0xb0 0x27b 0x104 0xb1 0xb1 0xb1 0x280 0x106 0xb2 0xb2 0xb2 0x284 0x108 0xb3 0xb3 0xb3 0x289 0x10a 0xb4 0xb4 0xb4 0x28e 0x10c 0xb5 0xb5 0xb5 0x292 0x10e 0xb6 0xb6 0xb6 0x297 0x110 0xb7 0xb7 0xb7 0x29c 0x112 0xb8 0xb8 0xb8 0x2a0 0x113 0xb9 0xb9 0xb9 0x2a5 0x115 0xba 0xba 0xba 0x2aa 0x117 0xbb 0xbb 0xbb 0x2ae 0x119 0xbc 0xbc 0xbc 0x2b3 0x11b 0xbd 0xbd 0xbd 0x2b8 0x11d 0xbe 0xbe 0xbe 0x2bd 0x11f 0xbf 0xbf 0xbf 0x2c1 0x121 0xc0 0xc0 0xc0 0x2c6 0x123 0xc1 0xc1 0xc1 0x2cb 0x125 0xc2 0xc2 0xc2 0x2d0 0x127 0xc3 0xc3 0xc3 0x2d4 0x129 0xc4 0xc4 0xc4 0x2d9 0x12b 0xc5 0xc5 0xc5 0x2de 0x12d 0xc6 0xc6 0xc6 0x2e3 0x12f 0xc7 0xc7 0xc7 0x2e8 0x131 0xc8 0xc8 0xc8 0x2ec 0x133 0xc9 0xc9 0xc9 0x2f1 0x135 0xca 0xca 0xca 0x2f6 0x137 0xcb 0xcb 0xcb 0x2fb 0x139 0xcc 0xcc 0xcc 0x300 0x13b 0xcd 0xcd 0xcd 0x304 0x13d 0xce 0xce 0xce 0x309 0x13f 0xcf 0xcf 0xcf 0x30e 0x141 0xd0 0xd0 0xd0 0x313 0x143 0xd1 0xd1 0xd1 0x318 0x145 0xd2 0xd2 0xd2 0x31d 0x147 0xd3 0xd3 0xd3 0x322 0x149 0xd4 0xd4 0xd4 0x327 0x14b 0xd5 0xd5 0xd5 0x32b 0x14d 0xd6 0xd6 0xd6 0x330 0x14f 0xd7 0xd7 0xd7 0x335 0x151 0xd8 0xd8 0xd8 0x33a 0x153 0xd9 0xd9 0xd9 0x33f 0x155 0xda 0xda 0xda 0x344 0x157 0xdb 0xdb 0xdb 0x349 0x159 0xdc 0xdc 0xdc 0x34e 0x15b 0xdd 0xdd 0xdd 0x353 0x15d 0xde 0xde 0xde 0x358 0x15f 0xdf 0xdf 0xdf 0x35d 0x161 0xe0 0xe0 0xe0 0x362 0x163 0xe1 0xe1 0xe1 0x367 0x165 0xe2 0xe2 0xe2 0x36c 0x167 0xe3 0xe3 0xe3 0x371 0x169 0xe4 0xe4 0xe4 0x376 0x16b 0xe5 0xe5 0xe5 0x37b 0x16d 0xe6 0xe6 0xe6 0x380 0x170 0xe7 0xe7 0xe7 0x385 0x172 0xe8 0xe8 0xe8 0x38a 0x174 0xe9 0xe9 0xe9 0x38f 0x176 0xea 0xea 0xea 0x394 0x178 0xeb 0xeb 0xeb 0x399 0x17a 0xec 0xec 0xec 0x39e 0x17c 0xed 0xed 0xed 0x3a3 0x17e 0xee 0xee 0xee 0x3a8 0x180 0xef 0xef 0xef 0x3ad 0x182 0xf0 0xf0 0xf0 0x3b2 0x184 0xf1 0xf1 0xf1 0x3b7 0x186 0xf2 0xf2 0xf2 0x3bc 0x189 0xf3 0xf3 0xf3 0x3c1 0x18b 0xf4 0xf4 0xf4 0x3c7 0x18d 0xf5 0xf5 0xf5 0x3cc 0x18f 0xf6 0xf6 0xf6 0x3d1 0x191 0xf7 0xf7 0xf7 0x3d6 0x193 0xf8 0xf8 0xf8 0x3db 0x195 0xf9 0xf9 0xf9 0x3e0 0x197 0xfa 0xfa 0xfa 0x3e5 0x199 0xfb 0xfb 0xfb 0x3ea 0x19b 0xfc 0xfc 0xfc 0x3f0 0x19e 0xfd 0xfd 0xfd 0x3f5 0x1a0 0xfe 0xfe 0xfe 0x3fa 0x1a2 0xff 0xff 0xff 0x3ff 0x1a4>;
				samsung,hbm_candela_map_table_revG = <0x00 0x100 0x100 0x00 0x1a9 0x01 0x101 0x101 0x02 0x1aa 0x02 0x102 0x102 0x04 0x1ac 0x03 0x103 0x103 0x06 0x1ae 0x04 0x104 0x104 0x08 0x1b0 0x05 0x105 0x105 0x0a 0x1b1 0x06 0x106 0x106 0x0c 0x1b3 0x07 0x107 0x107 0x0e 0x1b4 0x08 0x108 0x108 0x10 0x1b6 0x09 0x109 0x109 0x12 0x1b8 0x0a 0x10a 0x10a 0x14 0x1b9 0x0b 0x10b 0x10b 0x16 0x1bb 0x0c 0x10c 0x10c 0x18 0x1bc 0x0d 0x10d 0x10d 0x1a 0x1be 0x0e 0x10e 0x10e 0x1c 0x1c0 0x0f 0x10f 0x10f 0x1e 0x1c2 0x10 0x110 0x110 0x20 0x1c3 0x11 0x111 0x111 0x22 0x1c5 0x12 0x112 0x112 0x24 0x1c6 0x13 0x113 0x113 0x25 0x1c8 0x14 0x114 0x114 0x26 0x1ca 0x15 0x115 0x115 0x27 0x1cb 0x16 0x116 0x116 0x28 0x1cd 0x17 0x117 0x117 0x29 0x1ce 0x18 0x118 0x118 0x2a 0x1d0 0x19 0x119 0x119 0x2b 0x1d2 0x1a 0x11a 0x11a 0x2c 0x1d4 0x1b 0x11b 0x11b 0x2d 0x1d5 0x1c 0x11c 0x11c 0x2e 0x1d7 0x1d 0x11d 0x11d 0x2f 0x1d8 0x1e 0x11e 0x11e 0x30 0x1da 0x1f 0x11f 0x11f 0x31 0x1dc 0x20 0x120 0x120 0x32 0x1dd 0x21 0x121 0x121 0x33 0x1df 0x22 0x122 0x122 0x34 0x1e0 0x23 0x123 0x123 0x35 0x1e2 0x24 0x124 0x124 0x36 0x1e4 0x25 0x125 0x125 0x37 0x1e5 0x26 0x126 0x126 0x38 0x1e7 0x27 0x127 0x127 0x39 0x1e8 0x28 0x128 0x128 0x3a 0x1ea 0x29 0x129 0x129 0x3b 0x1ec 0x2a 0x12a 0x12a 0x3c 0x1ee 0x2b 0x12b 0x12b 0x3d 0x1ef 0x2c 0x12c 0x12c 0x3e 0x1f1 0x2d 0x12d 0x12d 0x3f 0x1f2 0x2e 0x12e 0x12e 0x40 0x1f4 0x2f 0x12f 0x12f 0x41 0x1f6 0x30 0x130 0x130 0x42 0x1f7 0x31 0x131 0x131 0x43 0x1f9 0x32 0x132 0x132 0x44 0x1fa 0x33 0x133 0x133 0x45 0x1fc 0x34 0x134 0x134 0x46 0x1fe 0x35 0x135 0x135 0x47 0x200 0x36 0x136 0x136 0x48 0x201 0x37 0x137 0x137 0x49 0x203 0x38 0x138 0x138 0x4a 0x204 0x39 0x139 0x139 0x4b 0x206 0x3a 0x13a 0x13a 0x4c 0x208 0x3b 0x13b 0x13b 0x4d 0x209 0x3c 0x13c 0x13c 0x4e 0x20b 0x3d 0x13d 0x13d 0x4f 0x20c 0x3e 0x13e 0x13e 0x50 0x20e 0x3f 0x13f 0x13f 0x51 0x210 0x40 0x140 0x140 0x52 0x211 0x41 0x141 0x141 0x53 0x213 0x42 0x142 0x142 0x54 0x215 0x43 0x143 0x143 0x55 0x216 0x44 0x144 0x144 0x56 0x218 0x45 0x145 0x145 0x57 0x21a 0x46 0x146 0x146 0x58 0x21b 0x47 0x147 0x147 0x59 0x21d 0x48 0x148 0x148 0x5a 0x21e 0x49 0x149 0x149 0x5b 0x220 0x4a 0x14a 0x14a 0x5c 0x222 0x4b 0x14b 0x14b 0x5d 0x223 0x4c 0x14c 0x14c 0x5f 0x225 0x4d 0x14d 0x14d 0x61 0x226 0x4e 0x14e 0x14e 0x63 0x228 0x4f 0x14f 0x14f 0x65 0x22a 0x50 0x150 0x150 0x67 0x22b 0x51 0x151 0x151 0x69 0x22d 0x52 0x152 0x152 0x6b 0x22f 0x53 0x153 0x153 0x6d 0x230 0x54 0x154 0x154 0x6f 0x232 0x55 0x155 0x155 0x71 0x234 0x56 0x156 0x156 0x73 0x235 0x57 0x157 0x157 0x75 0x237 0x58 0x158 0x158 0x77 0x238 0x59 0x159 0x159 0x79 0x23a 0x5a 0x15a 0x15a 0x7b 0x23c 0x5b 0x15b 0x15b 0x7d 0x23d 0x5c 0x15c 0x15c 0x7f 0x23f 0x5d 0x15d 0x15d 0x81 0x241 0x5e 0x15e 0x15e 0x83 0x242 0x5f 0x15f 0x15f 0x85 0x244 0x60 0x160 0x160 0x87 0x246 0x61 0x161 0x161 0x89 0x247 0x62 0x162 0x162 0x8b 0x249 0x63 0x163 0x163 0x8d 0x24a 0x64 0x164 0x164 0x8f 0x24c 0x65 0x165 0x165 0x91 0x24e 0x66 0x166 0x166 0x93 0x24f 0x67 0x167 0x167 0x95 0x251 0x68 0x168 0x168 0x97 0x253 0x69 0x169 0x169 0x9a 0x254 0x6a 0x16a 0x16a 0x9d 0x256 0x6b 0x16b 0x16b 0xa0 0x257 0x6c 0x16c 0x16c 0xa3 0x259 0x6d 0x16d 0x16d 0xa6 0x25b 0x6e 0x16e 0x16e 0xa8 0x25c 0x6f 0x16f 0x16f 0xab 0x25e 0x70 0x170 0x170 0xae 0x260 0x71 0x171 0x171 0xb1 0x261 0x72 0x172 0x172 0xb4 0x263 0x73 0x173 0x173 0xb7 0x264 0x74 0x174 0x174 0xba 0x266 0x75 0x175 0x175 0xbd 0x268 0x76 0x176 0x176 0xc0 0x269 0x77 0x177 0x177 0xc3 0x26b 0x78 0x178 0x178 0xc6 0x26d 0x79 0x179 0x179 0xc9 0x26e 0x7a 0x17a 0x17a 0xcc 0x270 0x7b 0x17b 0x17b 0xcf 0x272 0x7c 0x17c 0x17c 0xd2 0x273 0x7d 0x17d 0x17d 0xd5 0x275 0x7e 0x17e 0x17e 0xd8 0x276 0x7f 0x17f 0x17f 0xdb 0x278 0x80 0x180 0x180 0xde 0x27a 0x81 0x181 0x181 0xe1 0x27b 0x82 0x182 0x182 0xe4 0x27d 0x83 0x183 0x183 0xe7 0x27f 0x84 0x184 0x184 0xea 0x280 0x85 0x185 0x185 0xed 0x282 0x86 0x186 0x186 0xf0 0x283 0x87 0x187 0x187 0xf3 0x285 0x88 0x188 0x188 0xf6 0x287 0x89 0x189 0x189 0xf9 0x288 0x8a 0x18a 0x18a 0xfc 0x28a 0x8b 0x18b 0x18b 0xff 0x28c 0x8c 0x18c 0x18c 0x102 0x28d 0x8d 0x18d 0x18d 0x105 0x28f 0x8e 0x18e 0x18e 0x108 0x291 0x8f 0x18f 0x18f 0x10b 0x292 0x90 0x190 0x190 0x10e 0x294 0x91 0x191 0x191 0x111 0x295 0x92 0x192 0x192 0x114 0x297 0x93 0x193 0x193 0x117 0x299 0x94 0x194 0x194 0x11a 0x29a 0x95 0x195 0x195 0x11d 0x29c 0x96 0x196 0x196 0x120 0x29e 0x97 0x197 0x197 0x123 0x29f 0x98 0x198 0x198 0x126 0x2a1 0x99 0x199 0x199 0x129 0x2a3 0x9a 0x19a 0x19a 0x12c 0x2a4 0x9b 0x19b 0x19b 0x12f 0x2a6 0x9c 0x19c 0x19c 0x132 0x2a7 0x9d 0x19d 0x19d 0x135 0x2a9 0x9e 0x19e 0x19e 0x138 0x2ab 0x9f 0x19f 0x19f 0x13b 0x2ac 0xa0 0x1a0 0x1a0 0x13e 0x2ae 0xa1 0x1a1 0x1a1 0x141 0x2af 0xa2 0x1a2 0x1a2 0x144 0x2b1 0xa3 0x1a3 0x1a3 0x147 0x2b3 0xa4 0x1a4 0x1a4 0x14a 0x2b4 0xa5 0x1a5 0x1a5 0x14d 0x2b6 0xa6 0x1a6 0x1a6 0x150 0x2b8 0xa7 0x1a7 0x1a7 0x153 0x2b9 0xa8 0x1a8 0x1a8 0x156 0x2bb 0xa9 0x1a9 0x1a9 0x159 0x2bd 0xaa 0x1aa 0x1aa 0x15c 0x2be 0xab 0x1ab 0x1ab 0x15f 0x2c0 0xac 0x1ac 0x1ac 0x162 0x2c1 0xad 0x1ad 0x1ad 0x165 0x2c3 0xae 0x1ae 0x1ae 0x168 0x2c5 0xaf 0x1af 0x1af 0x16b 0x2c6 0xb0 0x1b0 0x1b0 0x16e 0x2c8 0xb1 0x1b1 0x1b1 0x171 0x2c9 0xb2 0x1b2 0x1b2 0x174 0x2cb 0xb3 0x1b3 0x1b3 0x177 0x2cd 0xb4 0x1b4 0x1b4 0x17a 0x2cf 0xb5 0x1b5 0x1b5 0x17d 0x2d0 0xb6 0x1b6 0x1b6 0x180 0x2d2 0xb7 0x1b7 0x1b7 0x183 0x2d3 0xb8 0x1b8 0x1b8 0x186 0x2d5 0xb9 0x1b9 0x1b9 0x189 0x2d7 0xba 0x1ba 0x1ba 0x18c 0x2d8 0xbb 0x1bb 0x1bb 0x18f 0x2da 0xbc 0x1bc 0x1bc 0x192 0x2db 0xbd 0x1bd 0x1bd 0x195 0x2dd 0xbe 0x1be 0x1be 0x198 0x2df 0xbf 0x1bf 0x1bf 0x19b 0x2e1 0xc0 0x1c0 0x1c0 0x19e 0x2e2 0xc1 0x1c1 0x1c1 0x1a1 0x2e4 0xc2 0x1c2 0x1c2 0x1a4 0x2e5 0xc3 0x1c3 0x1c3 0x1a7 0x2e7 0xc4 0x1c4 0x1c4 0x1aa 0x2e9 0xc5 0x1c5 0x1c5 0x1ad 0x2ea 0xc6 0x1c6 0x1c6 0x1b0 0x2ec 0xc7 0x1c7 0x1c7 0x1b3 0x2ed 0xc8 0x1c8 0x1c8 0x1b6 0x2ef 0xc9 0x1c9 0x1c9 0x1b9 0x2f1 0xca 0x1ca 0x1ca 0x1bc 0x2f2 0xcb 0x1cb 0x1cb 0x1bf 0x2f4 0xcc 0x1cc 0x1cc 0x1c2 0x2f5 0xcd 0x1cd 0x1cd 0x1c5 0x2f7 0xce 0x1ce 0x1ce 0x1c8 0x2f9 0xcf 0x1cf 0x1cf 0x1cb 0x2fb 0xd0 0x1d0 0x1d0 0x1ce 0x2fc 0xd1 0x1d1 0x1d1 0x1d1 0x2fe 0xd2 0x1d2 0x1d2 0x1d4 0x2ff 0xd3 0x1d3 0x1d3 0x1d7 0x301 0xd4 0x1d4 0x1d4 0x1da 0x303 0xd5 0x1d5 0x1d5 0x1dd 0x304 0xd6 0x1d6 0x1d6 0x1e0 0x306 0xd7 0x1d7 0x1d7 0x1e3 0x307 0xd8 0x1d8 0x1d8 0x1e6 0x309 0xd9 0x1d9 0x1d9 0x1e9 0x30b 0xda 0x1da 0x1da 0x1ec 0x30d 0xdb 0x1db 0x1db 0x1ef 0x30e 0xdc 0x1dc 0x1dc 0x1f2 0x310 0xdd 0x1dd 0x1dd 0x1f5 0x311 0xde 0x1de 0x1de 0x1f8 0x313 0xdf 0x1df 0x1df 0x1fb 0x315 0xe0 0x1e0 0x1e0 0x1fe 0x316 0xe1 0x1e1 0x1e1 0x201 0x318 0xe2 0x1e2 0x1e2 0x204 0x319 0xe3 0x1e3 0x1e3 0x207 0x31b 0xe4 0x1e4 0x1e4 0x20a 0x31d 0xe5 0x1e5 0x1e5 0x20d 0x31f 0xe6 0x1e6 0x1e6 0x210 0x320>;
				samsung,hbm_candela_map_table_revA = <0x00 0x100 0x100 0x00 0x1a9 0x01 0x101 0x101 0x03 0x1aa 0x02 0x102 0x102 0x06 0x1ac 0x03 0x103 0x103 0x09 0x1ae 0x04 0x104 0x104 0x0c 0x1b0 0x05 0x105 0x105 0x0f 0x1b1 0x06 0x106 0x106 0x12 0x1b3 0x07 0x107 0x107 0x15 0x1b4 0x08 0x108 0x108 0x18 0x1b6 0x09 0x109 0x109 0x1b 0x1b8 0x0a 0x10a 0x10a 0x1e 0x1b9 0x0b 0x10b 0x10b 0x21 0x1bb 0x0c 0x10c 0x10c 0x24 0x1bc 0x0d 0x10d 0x10d 0x27 0x1be 0x0e 0x10e 0x10e 0x2a 0x1c0 0x0f 0x10f 0x10f 0x2d 0x1c2 0x10 0x110 0x110 0x30 0x1c3 0x11 0x111 0x111 0x33 0x1c5 0x12 0x112 0x112 0x36 0x1c6 0x13 0x113 0x113 0x39 0x1c8 0x14 0x114 0x114 0x3c 0x1ca 0x15 0x115 0x115 0x3f 0x1cb 0x16 0x116 0x116 0x42 0x1cd 0x17 0x117 0x117 0x45 0x1ce 0x18 0x118 0x118 0x48 0x1d0 0x19 0x119 0x119 0x4b 0x1d2 0x1a 0x11a 0x11a 0x4e 0x1d4 0x1b 0x11b 0x11b 0x51 0x1d5 0x1c 0x11c 0x11c 0x54 0x1d7 0x1d 0x11d 0x11d 0x56 0x1d8 0x1e 0x11e 0x11e 0x58 0x1da 0x1f 0x11f 0x11f 0x5a 0x1dc 0x20 0x120 0x120 0x5c 0x1dd 0x21 0x121 0x121 0x5e 0x1df 0x22 0x122 0x122 0x60 0x1e0 0x23 0x123 0x123 0x62 0x1e2 0x24 0x124 0x124 0x64 0x1e4 0x25 0x125 0x125 0x66 0x1e5 0x26 0x126 0x126 0x68 0x1e7 0x27 0x127 0x127 0x6a 0x1e8 0x28 0x128 0x128 0x6c 0x1ea 0x29 0x129 0x129 0x6e 0x1ec 0x2a 0x12a 0x12a 0x70 0x1ee 0x2b 0x12b 0x12b 0x72 0x1ef 0x2c 0x12c 0x12c 0x74 0x1f1 0x2d 0x12d 0x12d 0x76 0x1f2 0x2e 0x12e 0x12e 0x78 0x1f4 0x2f 0x12f 0x12f 0x7a 0x1f6 0x30 0x130 0x130 0x7c 0x1f7 0x31 0x131 0x131 0x7e 0x1f9 0x32 0x132 0x132 0x80 0x1fa 0x33 0x133 0x133 0x82 0x1fc 0x34 0x134 0x134 0x84 0x1fe 0x35 0x135 0x135 0x86 0x200 0x36 0x136 0x136 0x88 0x201 0x37 0x137 0x137 0x8a 0x203 0x38 0x138 0x138 0x8c 0x204 0x39 0x139 0x139 0x8e 0x206 0x3a 0x13a 0x13a 0x90 0x208 0x3b 0x13b 0x13b 0x92 0x209 0x3c 0x13c 0x13c 0x94 0x20b 0x3d 0x13d 0x13d 0x96 0x20c 0x3e 0x13e 0x13e 0x98 0x20e 0x3f 0x13f 0x13f 0x9a 0x210 0x40 0x140 0x140 0x9c 0x211 0x41 0x141 0x141 0x9e 0x213 0x42 0x142 0x142 0xa0 0x215 0x43 0x143 0x143 0xa2 0x216 0x44 0x144 0x144 0xa4 0x218 0x45 0x145 0x145 0xa6 0x21a 0x46 0x146 0x146 0xa8 0x21b 0x47 0x147 0x147 0xaa 0x21d 0x48 0x148 0x148 0xac 0x21e 0x49 0x149 0x149 0xae 0x220 0x4a 0x14a 0x14a 0xb0 0x222 0x4b 0x14b 0x14b 0xb2 0x223 0x4c 0x14c 0x14c 0xb6 0x225 0x4d 0x14d 0x14d 0xba 0x226 0x4e 0x14e 0x14e 0xbe 0x228 0x4f 0x14f 0x14f 0xc2 0x22a 0x50 0x150 0x150 0xc6 0x22b 0x51 0x151 0x151 0xcb 0x22d 0x52 0x152 0x152 0xd0 0x22f 0x53 0x153 0x153 0xd5 0x230 0x54 0x154 0x154 0xda 0x232 0x55 0x155 0x155 0xdf 0x234 0x56 0x156 0x156 0xe4 0x235 0x57 0x157 0x157 0xe9 0x237 0x58 0x158 0x158 0xee 0x238 0x59 0x159 0x159 0xf3 0x23a 0x5a 0x15a 0x15a 0xf8 0x23c 0x5b 0x15b 0x15b 0xfd 0x23d 0x5c 0x15c 0x15c 0x102 0x23f 0x5d 0x15d 0x15d 0x107 0x241 0x5e 0x15e 0x15e 0x10c 0x242 0x5f 0x15f 0x15f 0x111 0x244 0x60 0x160 0x160 0x116 0x246 0x61 0x161 0x161 0x11b 0x247 0x62 0x162 0x162 0x120 0x249 0x63 0x163 0x163 0x125 0x24a 0x64 0x164 0x164 0x12a 0x24c 0x65 0x165 0x165 0x12f 0x24e 0x66 0x166 0x166 0x134 0x24f 0x67 0x167 0x167 0x139 0x251 0x68 0x168 0x168 0x13e 0x253 0x69 0x169 0x169 0x143 0x254 0x6a 0x16a 0x16a 0x148 0x256 0x6b 0x16b 0x16b 0x14d 0x257 0x6c 0x16c 0x16c 0x152 0x259 0x6d 0x16d 0x16d 0x157 0x25b 0x6e 0x16e 0x16e 0x15c 0x25c 0x6f 0x16f 0x16f 0x161 0x25e 0x70 0x170 0x170 0x166 0x260 0x71 0x171 0x171 0x16b 0x261 0x72 0x172 0x172 0x170 0x263 0x73 0x173 0x173 0x175 0x264 0x74 0x174 0x174 0x17a 0x266 0x75 0x175 0x175 0x17f 0x268 0x76 0x176 0x176 0x184 0x269 0x77 0x177 0x177 0x189 0x26b 0x78 0x178 0x178 0x18e 0x26d 0x79 0x179 0x179 0x193 0x26e 0x7a 0x17a 0x17a 0x198 0x270 0x7b 0x17b 0x17b 0x19d 0x272 0x7c 0x17c 0x17c 0x1a2 0x273 0x7d 0x17d 0x17d 0x1a7 0x275 0x7e 0x17e 0x17e 0x1ac 0x276 0x7f 0x17f 0x17f 0x1b1 0x278 0x80 0x180 0x180 0x1b6 0x27a 0x81 0x181 0x181 0x1bb 0x27b 0x82 0x182 0x182 0x1c0 0x27d 0x83 0x183 0x183 0x1c5 0x27f 0x84 0x184 0x184 0x1ca 0x280 0x85 0x185 0x185 0x1cf 0x282 0x86 0x186 0x186 0x1d4 0x283 0x87 0x187 0x187 0x1d9 0x285 0x88 0x188 0x188 0x1de 0x287 0x89 0x189 0x189 0x1e3 0x288 0x8a 0x18a 0x18a 0x1e8 0x28a 0x8b 0x18b 0x18b 0x1ed 0x28c 0x8c 0x18c 0x18c 0x1f2 0x28d 0x8d 0x18d 0x18d 0x1f7 0x28f 0x8e 0x18e 0x18e 0x1fc 0x291 0x8f 0x18f 0x18f 0x201 0x292 0x90 0x190 0x190 0x206 0x294 0x91 0x191 0x191 0x20b 0x295 0x92 0x192 0x192 0x210 0x297 0x93 0x193 0x193 0x215 0x299 0x94 0x194 0x194 0x21a 0x29a 0x95 0x195 0x195 0x21f 0x29c 0x96 0x196 0x196 0x224 0x29e 0x97 0x197 0x197 0x229 0x29f 0x98 0x198 0x198 0x22e 0x2a1 0x99 0x199 0x199 0x233 0x2a3 0x9a 0x19a 0x19a 0x238 0x2a4 0x9b 0x19b 0x19b 0x23d 0x2a6 0x9c 0x19c 0x19c 0x242 0x2a7 0x9d 0x19d 0x19d 0x247 0x2a9 0x9e 0x19e 0x19e 0x24d 0x2ab 0x9f 0x19f 0x19f 0x253 0x2ac 0xa0 0x1a0 0x1a0 0x259 0x2ae 0xa1 0x1a1 0x1a1 0x25f 0x2af 0xa2 0x1a2 0x1a2 0x265 0x2b1 0xa3 0x1a3 0x1a3 0x26b 0x2b3 0xa4 0x1a4 0x1a4 0x271 0x2b4 0xa5 0x1a5 0x1a5 0x277 0x2b6 0xa6 0x1a6 0x1a6 0x27d 0x2b8 0xa7 0x1a7 0x1a7 0x283 0x2b9 0xa8 0x1a8 0x1a8 0x289 0x2bb 0xa9 0x1a9 0x1a9 0x28f 0x2bd 0xaa 0x1aa 0x1aa 0x295 0x2be 0xab 0x1ab 0x1ab 0x29b 0x2c0 0xac 0x1ac 0x1ac 0x2a1 0x2c1 0xad 0x1ad 0x1ad 0x2a7 0x2c3 0xae 0x1ae 0x1ae 0x2ad 0x2c5 0xaf 0x1af 0x1af 0x2b3 0x2c6 0xb0 0x1b0 0x1b0 0x2b9 0x2c8 0xb1 0x1b1 0x1b1 0x2bf 0x2c9 0xb2 0x1b2 0x1b2 0x2c5 0x2cb 0xb3 0x1b3 0x1b3 0x2cb 0x2cd 0xb4 0x1b4 0x1b4 0x2d1 0x2cf 0xb5 0x1b5 0x1b5 0x2d7 0x2d0 0xb6 0x1b6 0x1b6 0x2dd 0x2d2 0xb7 0x1b7 0x1b7 0x2e3 0x2d3 0xb8 0x1b8 0x1b8 0x2e9 0x2d5 0xb9 0x1b9 0x1b9 0x2ef 0x2d7 0xba 0x1ba 0x1ba 0x2f5 0x2d8 0xbb 0x1bb 0x1bb 0x2fb 0x2da 0xbc 0x1bc 0x1bc 0x301 0x2db 0xbd 0x1bd 0x1bd 0x307 0x2dd 0xbe 0x1be 0x1be 0x30d 0x2df 0xbf 0x1bf 0x1bf 0x313 0x2e1 0xc0 0x1c0 0x1c0 0x319 0x2e2 0xc1 0x1c1 0x1c1 0x31f 0x2e4 0xc2 0x1c2 0x1c2 0x325 0x2e5 0xc3 0x1c3 0x1c3 0x32b 0x2e7 0xc4 0x1c4 0x1c4 0x331 0x2e9 0xc5 0x1c5 0x1c5 0x337 0x2ea 0xc6 0x1c6 0x1c6 0x33d 0x2ec 0xc7 0x1c7 0x1c7 0x343 0x2ed 0xc8 0x1c8 0x1c8 0x349 0x2ef 0xc9 0x1c9 0x1c9 0x34f 0x2f1 0xca 0x1ca 0x1ca 0x355 0x2f2 0xcb 0x1cb 0x1cb 0x35b 0x2f4 0xcc 0x1cc 0x1cc 0x361 0x2f5 0xcd 0x1cd 0x1cd 0x367 0x2f7 0xce 0x1ce 0x1ce 0x36d 0x2f9 0xcf 0x1cf 0x1cf 0x373 0x2fb 0xd0 0x1d0 0x1d0 0x379 0x2fc 0xd1 0x1d1 0x1d1 0x37f 0x2fe 0xd2 0x1d2 0x1d2 0x385 0x2ff 0xd3 0x1d3 0x1d3 0x38b 0x301 0xd4 0x1d4 0x1d4 0x391 0x303 0xd5 0x1d5 0x1d5 0x397 0x304 0xd6 0x1d6 0x1d6 0x39d 0x306 0xd7 0x1d7 0x1d7 0x3a3 0x307 0xd8 0x1d8 0x1d8 0x3a9 0x309 0xd9 0x1d9 0x1d9 0x3af 0x30b 0xda 0x1da 0x1da 0x3b5 0x30d 0xdb 0x1db 0x1db 0x3bb 0x30e 0xdc 0x1dc 0x1dc 0x3c1 0x310 0xdd 0x1dd 0x1dd 0x3c7 0x311 0xde 0x1de 0x1de 0x3cd 0x313 0xdf 0x1df 0x1df 0x3d3 0x315 0xe0 0x1e0 0x1e0 0x3d9 0x316 0xe1 0x1e1 0x1e1 0x3df 0x318 0xe2 0x1e2 0x1e2 0x3e5 0x319 0xe3 0x1e3 0x1e3 0x3eb 0x31b 0xe4 0x1e4 0x1e4 0x3f1 0x31d 0xe5 0x1e5 0x1e5 0x3f7 0x31f 0xe6 0x1e6 0x1e6 0x3ff 0x320>;
				samsung,aod_candela_map_table_revA = <0x00 0x00 0x0b 0x1b 0x02 0x01 0x0c 0x1f 0x1a 0x0a 0x02 0x20 0x36 0x19 0x1e 0x03 0x37 0xff 0x18 0x3c>;
				samsung,support_dynamic_mipi_clk;
				samsung,ffc_tx_cmds_revD = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 04 b0 00 2a c5 29 00 00 00 00 00 05 c5 0d 10 80 45 29 00 00 00 00 00 04 b0 00 2e c5 29 00 00 00 00 00 03 c5 36 41 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,dyn_mipi_clk_ffc_cmds_revD = <0x29000000 0x4b0 0x2ac529 0x00 0x5c50d 0x10804529 0x00 0x4b000 0x2ec52900 0x00 0x3c53641 0x29000000 0x4b0 0x2ac529 0x00 0x5c50d 0x10804529 0x00 0x4b000 0x2ec52900 0x00 0x3c535a8 0x29000000 0x4b0 0x2ac529 0x00 0x5c50d 0x10804529 0x00 0x4b000 0x2ec52900 0x00 0x3c53741>;
				samsung,ffc_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 04 b0 00 2a c5 29 00 00 00 00 00 05 c5 0d 10 80 45 29 00 00 00 00 00 04 b0 00 3e c5 29 00 00 00 00 00 03 c5 32 b1 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,dyn_mipi_clk_ffc_cmds_revA = <0x29000000 0x4b0 0x2ac529 0x00 0x5c50d 0x10804529 0x00 0x4b000 0x3ec52900 0x00 0x3c532b1 0x29000000 0x4b0 0x2ac529 0x00 0x5c50d 0x10804529 0x00 0x4b000 0x3ec52900 0x00 0x3c53222 0x29000000 0x4b0 0x2ac529 0x00 0x5c50d 0x10804529 0x00 0x4b000 0x3ec52900 0x00 0x3c533a0>;
				samsung,dynamic_mipi_clk_timing_table = <0x65fbc9c0 0x671db480 0x6422c400>;
				samsung,dynamic_mipi_clk_sel_table = <0x01 0x01 0x00 0x00 0x00 0x01 0x02 0x00 0x00 0x02 0x01 0x03 0x00 0x00 0x02 0x01 0x04 0x00 0x00 0x01 0x02 0x0b 0x2942 0x29a2 0x00 0x02 0x0b 0x29a3 0x29e8 0x01 0x02 0x0b 0x29e9 0x2a56 0x00 0x02 0x0c 0x25be 0x26d2 0x00 0x02 0x0d 0x48a 0x54d 0x00 0x02 0x0d 0x54e 0x593 0x01 0x02 0x0d 0x594 0x5e9 0x00 0x02 0x0e 0x601 0x661 0x00 0x02 0x0e 0x662 0x6a7 0x01 0x02 0x0e 0x6a8 0x6ca 0x00 0x02 0x0f 0x1105 0x116a 0x00 0x02 0x11 0x8bd 0x8e6 0x00 0x02 0x11 0x8e7 0x92c 0x01 0x02 0x11 0x92d 0xa03 0x00 0x02 0x12 0xb79 0xb86 0x01 0x02 0x12 0xb87 0xb98 0x02 0x02 0x12 0xb99 0xc10 0x00 0x03 0x5b 0x00 0xd9 0x00 0x03 0x5b 0xda 0x165 0x01 0x03 0x5b 0x166 0x257 0x00 0x03 0x5c 0x258 0x26a 0x01 0x03 0x5c 0x26b 0x4a7 0x00 0x03 0x5c 0x4a8 0x4af 0x01 0x03 0x5d 0x4b0 0x64f 0x00 0x03 0x5d 0x650 0x6db 0x01 0x03 0x5d 0x6dc 0x79d 0x00 0x03 0x5e 0x79e 0x877 0x00 0x03 0x5e 0x878 0x903 0x01 0x03 0x5e 0x904 0x95f 0x00 0x03 0x5f 0x960 0xa59 0x00 0x03 0x61 0xabe 0xb29 0x00 0x03 0x61 0xb2a 0xbb5 0x01 0x03 0x61 0xbb6 0xd79 0x00 0x03 0x62 0xd7a 0xdac 0x01 0x03 0x62 0xdad 0xdd1 0x02 0x03 0x62 0xdd2 0xed7 0x00 0x03 0x66 0x1392 0x143b 0x00 0x03 0x67 0x143c 0x149f 0x00 0x03 0x68 0x14a0 0x1503 0x00 0x03 0x6b 0x1662 0x16d9 0x00 0x03 0x6c 0x16da 0x16f2 0x02 0x03 0x6c 0x16f3 0x176f 0x00 0x03 0x6d 0x1770 0x1805 0x00 0x03 0x6e 0x1806 0x1808 0x02 0x03 0x6e 0x1809 0x1931 0x00 0x03 0x6f 0x1932 0x1984 0x01 0x03 0x6f 0x1985 0x19c7 0x00 0x03 0x73 0x1f68 0x1f7a 0x01 0x03 0x73 0x1f7b 0x21b7 0x00 0x03 0x73 0x21b8 0x21f1 0x01 0x03 0x74 0x21f2 0x2214 0x02 0x03 0x74 0x2215 0x234f 0x00 0x03 0x76 0x23fa 0x24ba 0x00 0x03 0x76 0x24bb 0x2511 0x01 0x03 0x76 0x2512 0x2546 0x02 0x03 0x76 0x2547 0x25bb 0x00 0x03 0x77 0x25bc 0x25d9 0x02 0x03 0x77 0x25da 0x2629 0x00 0x03 0x78 0x262a 0x268a 0x01 0x03 0x78 0x268b 0x268d 0x00 0x03 0x7a 0x26c0 0x283d 0x00 0x03 0x7a 0x283e 0x2877 0x01 0x03 0x7c 0x8d68 0x8dfd 0x00 0x03 0x80 0x9376 0x9398 0x01 0x03 0x80 0x9399 0x9569 0x00 0x03 0x81 0x956a 0x96e4 0x00 0x03 0x81 0x96e5 0x96f9 0x01 0x03 0x82 0x96fa 0x98c2 0x00 0x03 0x82 0x98c3 0x994e 0x01 0x03 0x82 0x994f 0x9ae1 0x00 0x03 0x83 0x9ae2 0x9b20 0x01 0x03 0x83 0x9b21 0x9d5c 0x00 0x03 0x83 0x9d5d 0x9de8 0x01 0x03 0x83 0x9de9 0xa025 0x00 0x03 0x83 0xa026 0xa0b1 0x01 0x03 0x83 0xa0b2 0xa275 0x00 0x03 0x84 0xa276 0xa30c 0x00 0x03 0x84 0xa30d 0xa398 0x01 0x03 0x84 0xa399 0xa5d4 0x00 0x03 0x84 0xa5d5 0xa660 0x01 0x03 0x84 0xa661 0xa89d 0x00 0x03 0x84 0xa89e 0xa929 0x01 0x03 0x84 0xa92a 0xaa45 0x00 0x03 0x8a 0xd7c8 0xd813 0x00 0x03 0x8a 0xd814 0xd89f 0x01 0x03 0x8a 0xd8a0 0xdadc 0x00 0x03 0x8a 0xdadd 0xdb68 0x01 0x03 0x8a 0xdb69 0xdda3 0x00 0x03 0x9c 0x10384 0x1045d 0x00 0x03 0x9c 0x1045e 0x104e9 0x01 0x03 0x9c 0x104ea 0x10707 0x00 0x03 0xa1 0x10bea 0x10c9a 0x00 0x03 0xa1 0x10c9b 0x10ce1 0x01 0x03 0xa1 0x10ce2 0x10d26 0x02 0x03 0xa1 0x10d27 0x10d47 0x00 0x04 0x33 0x00 0x00 0x00 0x04 0x34 0x00 0x00 0x00 0x04 0x35 0x00 0x00 0x01 0x04 0x36 0x00 0x00 0x00 0x04 0x37 0x00 0x00 0x02 0x04 0x38 0x00 0x00 0x01 0x05 0x3d 0x00 0x00 0x02 0x05 0x3e 0x00 0x00 0x00 0x05 0x47 0x00 0x00 0x02>;
				samsung,fd_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 0a b5 29 00 00 00 00 00 03 b5 40 40 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,fd_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 0a b5 29 00 00 00 00 00 03 b5 80 40 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,self_grid_on_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 bf 01 00 29 01 00 00 11 00 03 f0 a5 a5];
				samsung,self_grid_off_revA = [29 01 00 00 11 00 03 f0 5a 5a 29 00 00 00 00 00 03 bf 00 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_on_tx_cmds_revG = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 4c f4 29 00 00 00 00 00 02 f4 28 29 00 00 00 00 00 03 91 01 01 29 00 00 00 00 00 02 53 27 29 00 00 00 00 00 04 b0 01 88 cb 29 00 00 00 00 00 08 cb 40 0a 00 00 00 00 40 29 00 00 00 00 00 04 b0 01 c0 cb 29 00 00 00 00 00 08 cb 38 00 00 00 18 03 38 29 00 00 00 00 00 04 b0 00 10 f2 29 00 00 00 00 00 03 f2 24 a4 29 01 00 00 00 00 02 f7 0f 29 01 00 00 11 00 03 f0 a5 a5];
				samsung,lpm_on_tx_cmds_revA = <0x29000000 0x3f0 0x5a5a2900 0x00 0x4b0004c 0xf4290000 0x02 0xf4282900 0x00 0x3910101 0x29010000 0x253 0x26290000 0x02 0xf70f2901 0x1100 0x3f0a5a5>;
				samsung,lpm_off_tx_cmds_revG = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 07 b5 29 00 00 00 00 00 04 b5 00 00 00 29 00 00 00 00 00 04 b0 01 88 cb 29 00 00 00 00 00 08 cb 45 0a 00 00 00 00 45 29 00 00 00 00 00 04 b0 01 c0 cb 29 00 00 00 00 00 08 cb 3d 00 00 00 18 03 3d 29 00 00 00 00 00 04 b0 00 10 f2 29 00 00 00 00 00 03 f2 26 f0 29 00 00 00 00 00 03 91 02 01 29 00 00 00 00 00 02 53 20 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 07 b5 29 00 00 00 00 00 04 b5 00 00 00 29 00 00 00 00 00 03 91 02 01 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 24];
				samsung,lpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 25];
				samsung,lpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 26];
				samsung,lpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 27];
				samsung,lpm_brightnes_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 53 26 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,display-type = "primary";
				qcom,dsi-display-active;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,dsi-panel = <0x507>;
				qcom,platform-reset-gpio = <0x91 0x08 0x00>;
				qcom,platform-te-gpio = <0x91 0x0a 0x00>;
				samsung,ub-con-det = <0x32e 0x05 0x00>;
				samsung,esd-irq-gpio1 = <0x2e9 0x03 0x00>;
				phandle = <0x507>;

				qcom,mdss-dsi-display-timings {

					fhd90 {
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-h-pulse-width = <0x54>;
						qcom,mdss-dsi-h-back-porch = <0x58>;
						qcom,mdss-dsi-h-front-porch = <0x50>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x0f>;
						qcom,mdss-dsi-panel-framerate = <0x5a>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-mdp-transfer-time-us = <0x2847>;
						qcom,mdss-dsi-panel-clockrate = <0x65fbc9c0>;
						qcom,mdss-dsi-panel-phy-timings = <0x360f0e 0x2d2a0f0f 0xd020400>;
						qcom,mdss-dsi-t-clk-pre = <0x2f>;
						qcom,mdss-dsi-t-clk-post = <0x12>;
						qcom,mdss-dsi-on-command = [05 01 00 00 0a 00 02 11 00 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 2a f2 00 05 0e 58 54 01 0c 00 b4 26 e4 2f b0 0c 09 74 26 e4 0c 00 04 10 00 10 26 a8 10 00 10 10 34 10 00 40 30 c8 00 c8 00 00 ce 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 05 2a 00 00 04 37 29 00 00 00 00 00 05 2b 00 00 09 5f 29 00 00 00 00 00 0a c2 1b 41 b0 0e 00 3c 5a 00 00 29 00 00 00 00 00 02 e5 15 29 00 00 00 00 00 04 ed 44 4c 20 29 00 00 00 00 00 04 b0 00 04 f2 29 00 00 00 00 00 02 f2 54 29 00 00 00 00 00 03 cc 5c 51 29 00 00 00 00 00 04 b0 00 27 f2 29 01 00 00 11 00 02 f2 00 29 00 00 00 00 00 04 b0 01 b4 65 29 00 00 00 00 00 21 65 0c 94 0c 5a 0c 30 0b b8 0b 46 0a f6 09 ea 09 08 08 1a 07 12 06 2a 05 12 03 82 02 08 02 08 00 18 29 00 00 00 00 00 04 b0 00 2a 6a 29 00 00 00 00 00 04 6a 07 00 c0 29 01 00 00 11 00 02 f7 0f 29 00 00 00 00 00 03 60 00 00 29 00 00 00 00 00 04 b0 00 08 f2 29 00 00 00 00 00 02 f2 04 29 00 00 00 00 00 04 b0 00 2c 6a 29 00 00 00 00 00 02 6a 80 29 00 00 00 00 00 04 b0 00 28 68 29 00 00 00 00 00 02 68 22 29 00 00 00 00 00 04 b0 00 92 63 29 00 00 00 00 00 02 63 04 29 00 00 00 00 00 02 f7 0f 29 01 00 00 6e 00 03 f0 a5 a5];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,panel-roi-alignment = <0x168 0x78 0x168 0x78 0x168 0x78>;
					};

					fhd60 {
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x960>;
						qcom,mdss-dsi-h-pulse-width = <0x54>;
						qcom,mdss-dsi-h-back-porch = <0x58>;
						qcom,mdss-dsi-h-front-porch = <0x50>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x02>;
						qcom,mdss-dsi-v-back-porch = <0x02>;
						qcom,mdss-dsi-v-front-porch = <0x10>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-mdp-transfer-time-us = <0x3dfa>;
						qcom,mdss-dsi-panel-clockrate = <0x65fbc9c0>;
						qcom,mdss-dsi-panel-phy-timings = <0x360f0e 0x2d2a0f0f 0xd020400>;
						qcom,mdss-dsi-t-clk-pre = <0x2f>;
						qcom,mdss-dsi-t-clk-post = <0x12>;
						qcom,mdss-dsi-on-command = [05 01 00 00 0a 00 02 11 00 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 2a f2 00 05 0e 58 54 01 0c 00 b4 26 e4 2f b0 0c 09 74 26 e4 0c 00 04 10 00 10 26 a8 10 00 10 10 34 10 00 40 30 c8 00 c8 00 00 ce 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 05 2a 00 00 04 37 29 00 00 00 00 00 05 2b 00 00 09 5f 29 00 00 00 00 00 0a c2 1b 41 b0 0e 00 3c 5a 00 00 29 00 00 00 00 00 02 e5 15 29 00 00 00 00 00 04 ed 44 4c 20 29 00 00 00 00 00 04 b0 00 04 f2 29 00 00 00 00 00 02 f2 54 29 00 00 00 00 00 03 cc 5c 51 29 00 00 00 00 00 04 b0 00 27 f2 29 01 00 00 11 00 02 f2 00 29 00 00 00 00 00 04 b0 01 b4 65 29 00 00 00 00 00 21 65 0c 94 0c 5a 0c 30 0b b8 0b 46 0a f6 09 ea 09 08 08 1a 07 12 06 2a 05 12 03 82 02 08 02 08 00 18 29 00 00 00 00 00 04 b0 00 2a 6a 29 00 00 00 00 00 04 6a 07 00 c0 29 01 00 00 11 00 02 f7 0f 29 00 00 00 00 00 03 60 00 00 29 00 00 00 00 00 04 b0 00 08 f2 29 00 00 00 00 00 02 f2 04 29 00 00 00 00 00 04 b0 00 2c 6a 29 00 00 00 00 00 02 6a 80 29 00 00 00 00 00 04 b0 00 28 68 29 00 00 00 00 00 02 68 22 29 00 00 00 00 00 04 b0 00 92 63 29 00 00 00 00 00 02 63 04 29 00 00 00 00 00 02 f7 0f 29 01 00 00 6e 00 03 f0 a5 a5];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,panel-roi-alignment = <0x168 0x78 0x168 0x78 0x168 0x78>;
					};
				};

				qcom,panel-supply-entries {
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					qcom,panel-supply-entry@0 {
						reg = <0x00>;
						qcom,supply-name = "vci";
						qcom,supply-min-voltage = <0x2dc6c0>;
						qcom,supply-max-voltage = <0x2dc6c0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-pre-off-sleep = <0x00>;
					};

					qcom,panel-supply-entry@1 {
						reg = <0x01>;
						qcom,supply-name = "vddi";
						qcom,supply-min-voltage = <0x1b7740>;
						qcom,supply-max-voltage = <0x1b7740>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-disable-load = <0x64>;
						qcom,supply-pre-on-sleep = <0x00>;
						qcom,supply-post-on-sleep = <0x00>;
						qcom,supply-pre-off-sleep = <0x00>;
					};
				};
			};

			ss_dsi_panel_PBA_BOOTING_FHD {
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_PBA_BOOTING_FHD";
				label = "ss_dsi_panel_PBA_BOOTING_FHD";
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x00>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bl-min-level = <0x00>;
				qcom,mdss-dsi-bl-max-level = <0x639c>;
				qcom,mdss-brightness-max-level = <0x639c>;
				qcom,mdss-dsi-interleave-mode = <0x00>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-virtual-channel-id = <0x00>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-stream = <0x00>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-pan-physical-width-dimension = <0x3c>;
				qcom,mdss-pan-physical-height-dimension = <0x6a>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-reset-sequence = <0x00 0x0a 0x01 0x0a>;
				qcom,adjust-timer-wakeup-ms = <0x01>;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-tx-eot-append;
				samsung,candela_map_table_revA = <0x00 0x00 0x02 0x05 0x01 0x02 0x02 0x06 0x02 0x03 0x03 0x07 0x03 0x04 0x04 0x08 0x04 0x05 0x05 0x09 0x05 0x06 0x06 0x0a 0x06 0x07 0x07 0x0b 0x07 0x08 0x08 0x0c 0x08 0x09 0x09 0x0d 0x09 0x0a 0x0a 0x0e 0x0a 0x0b 0x0b 0x0f 0x0b 0x0c 0x0c 0x10 0x0c 0x0d 0x0d 0x11 0x0d 0x0e 0x0e 0x13 0x0e 0x0f 0x0f 0x14 0x0f 0x10 0x10 0x15 0x10 0x11 0x11 0x16 0x11 0x12 0x12 0x18 0x12 0x13 0x13 0x19 0x13 0x14 0x14 0x1b 0x14 0x15 0x15 0x1d 0x15 0x16 0x16 0x1e 0x16 0x17 0x18 0x20 0x17 0x19 0x1a 0x22 0x18 0x1b 0x1c 0x25 0x19 0x1d 0x1d 0x27 0x1a 0x1e 0x20 0x29 0x1b 0x21 0x22 0x2c 0x1c 0x23 0x24 0x2f 0x1d 0x25 0x26 0x32 0x1e 0x27 0x28 0x35 0x1f 0x29 0x2b 0x38 0x20 0x2c 0x2e 0x3c 0x21 0x2f 0x31 0x40 0x22 0x32 0x34 0x44 0x23 0x35 0x38 0x48 0x24 0x39 0x3b 0x4d 0x25 0x3c 0x3f 0x52 0x26 0x40 0x43 0x57 0x27 0x44 0x47 0x5d 0x28 0x48 0x4c 0x62 0x29 0x4d 0x50 0x69 0x2a 0x51 0x56 0x6f 0x2b 0x57 0x5b 0x77 0x2c 0x5c 0x61 0x7e 0x2d 0x62 0x68 0x86 0x2e 0x69 0x6e 0x8f 0x2f 0x6f 0x76 0x98 0x30 0x77 0x7d 0xa2 0x31 0x7e 0x85 0xac 0x32 0x86 0x8e 0xb7 0x33 0x8f 0x96 0xc3 0x34 0x97 0xa0 0xcf 0x35 0xa1 0xaa 0xdc 0x36 0xab 0xb5 0xea 0x37 0xb6 0xc1 0xf9 0x38 0xc2 0xcd 0x109 0x39 0xce 0xda 0x11a 0x3a 0xdb 0xe6 0x12c 0x3b 0xe7 0xf2 0x13c 0x3c 0xf3 0xfe 0x14d 0x3d 0xff 0xff 0x168>;
				qcom,display-type = "primary";
				qcom,dsi-display-active;
				qcom,dsi-ctrl-num = <0x00>;
				qcom,dsi-phy-num = <0x00>;
				qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
				qcom,dsi-panel = <0x508>;
				qcom,platform-reset-gpio = <0x91 0x08 0x00>;
				phandle = <0x508>;

				qcom,mdss-dsi-display-timings {

					fhd@0 {
						qcom,display-topology = <0x01 0x00 0x01>;
						qcom,default-topology-index = <0x00>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-h-pulse-width = <0x0c>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-front-porch = <0xa4>;
						qcom,mdss-dsi-h-sync-skew = <0x00>;
						qcom,mdss-dsi-v-pulse-width = <0x04>;
						qcom,mdss-dsi-v-back-porch = <0x03>;
						qcom,mdss-dsi-v-front-porch = <0x09>;
						qcom,mdss-dsi-panel-clockrate = <0x35866480>;
						qcom,mdss-dsi-panel-phy-timings = <0x1e0808 0x24220808 0x8020400>;
						qcom,mdss-dsi-on-command = [39 01 00 00 78 00 02 11 00];
						qcom,mdss-dsi-off-command = <0x5010000 0x24000128 0x5010000 0x78000110>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
					};
				};
			};
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x00>;
			compatible = "qcom,sde-rsc";
			reg = <0xaf20000 0x3c50 0xaf30000 0x3fd4>;
			reg-names = "drv", "wrapper";
			qcom,sde-rsc-version = <0x03>;
			qcom,sde-dram-channels = <0x02>;
			mboxes = <0x134 0x00>;
			mbox-names = "disp_rsc";
			vdd-supply = <0xe1>;
			clocks = <0x5c 0x1c 0x5c 0x16 0x5c 0x1b>;
			clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
			phandle = <0x2e7>;

			qcom,sde-data-bus {
				qcom,msm-bus,name = "disp_rsc_mnoc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x4e23 0x5023 0x00 0x00 0x4e23 0x5023 0x00 0x61a800 0x4e23 0x5023 0x00 0x61a800>;
			};

			qcom,sde-llcc-bus {
				qcom,msm-bus,name = "disp_rsc_llcc";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x4e21 0x5021 0x00 0x00 0x4e21 0x5021 0x00 0x61a800 0x4e21 0x5021 0x00 0x61a800>;
			};

			qcom,sde-ebi-bus {
				qcom,msm-bus,name = "disp_rsc_ebi";
				qcom,msm-bus,active-only;
				qcom,msm-bus,num-cases = <0x03>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x4e20 0x5020 0x00 0x00 0x4e20 0x5020 0x00 0x61a800 0x4e20 0x5020 0x00 0x61a800>;
			};
		};

		qcom,mdss_rotator@aea8800 {
			compatible = "qcom,sde_rotator";
			reg = <0xae00000 0xac000 0xaeb8000 0x3000>;
			reg-names = "mdp_phys", "rot_vbif_phys";
			#list-cells = <0x01>;
			qcom,mdss-rot-mode = <0x01>;
			qcom,mdss-highest-bank-bit = <0x01>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x03>;
			qcom,msm-bus,num-paths = <0x01>;
			qcom,msm-bus,vectors-KBps = <0x19 0x200 0x00 0x00 0x19 0x200 0x00 0x61a800 0x19 0x200 0x00 0x61a800>;
			rot-vdd-supply = <0xe1>;
			qcom,supply-names = "rot-vdd";
			clocks = <0x1d 0x1b 0x5c 0x01 0x5c 0x19>;
			clock-names = "gcc_iface", "iface_clk", "rot_clk";
			interrupt-parent = <0x2eb>;
			interrupts = <0x02 0x00>;
			power-domains = <0x2eb>;
			qcom,mdss-rot-vbif-qos-setting = <0x03 0x03 0x03 0x03 0x03 0x03 0x03 0x03>;
			qcom,mdss-rot-vbif-memtype = <0x03 0x03>;
			qcom,mdss-rot-cdp-setting = <0x01 0x01>;
			qcom,mdss-rot-qos-lut = <0x00 0x00 0x00 0x00>;
			qcom,mdss-rot-danger-lut = <0x00 0x00>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-sbuf-headroom = <0x14>;
			phandle = <0x4e4>;

			qcom,rot-reg-bus {
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x02>;
				qcom,msm-bus,num-paths = <0x01>;
				qcom,msm-bus,vectors-KBps = <0x01 0x24e 0x00 0x00 0x01 0x24e 0x00 0x12c00>;
				phandle = <0x4e5>;
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				iommus = <0x1e 0xc1c 0x00>;
				phandle = <0x4e6>;
			};

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_sde_rot_sec";
				iommus = <0x1e 0xc1d 0x00>;
				phandle = <0x4e7>;
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			compatible = "qcom,dsi-ctrl-hw-v2.4";
			label = "dsi-ctrl-0";
			cell-index = <0x00>;
			reg = <0xae94000 0x400 0xaf08000 0x04>;
			reg-names = "dsi_ctrl", "disp_cc_base";
			interrupt-parent = <0x2eb>;
			interrupts = <0x04 0x00>;
			vdda-1p2-supply = <0x93>;
			refgen-supply = <0x281>;
			clocks = <0x5c 0x03 0x5c 0x04 0x5c 0x06 0x5c 0x17 0x5c 0x18 0x5c 0x11>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			phandle = <0x2fb>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94400 {
			compatible = "qcom,dsi-phy-v3.0";
			label = "dsi-phy-0";
			cell-index = <0x00>;
			reg = <0xae94400 0x7c0 0xae94200 0x100>;
			reg-names = "dsi_phy", "dyn_refresh_base";
			vdda-0p9-supply = <0x28>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-lane-config = <0x00 0x00 0x00 0x00 0x80>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,panel-allow-phy-poweroff;
			phandle = <0x2fc>;

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0x100>;
					qcom,supply-max-voltage = <0x1a0>;
					qcom,supply-off-min-voltage = <0x10>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,dp_display@ae90000 {
			status = "ok";
			cell-index = <0x00>;
			compatible = "qcom,dp-display";
			vdda-1p2-supply = <0x93>;
			vdda-0p9-supply = <0x92>;
			reg = <0xae90000 0x200 0xae90200 0x200 0xae90400 0xc00 0xae91000 0x400 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf02000 0x2d0 0x780000 0x6228 0x88ea030 0x10 0x88e8000 0x20 0xaee1000 0x2a 0xae91400 0x400>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_mmss_cc", "qfprom_physical", "dp_pll", "usb3_dp_com", "hdcp_physical", "dp_p1";
			interrupt-parent = <0x2eb>;
			interrupts = <0x0c 0x00>;
			qcom,aux-cfg0-settings = " ";
			qcom,aux-cfg1-settings = <0x2413231d>;
			qcom,aux-cfg2-settings = [28 24];
			qcom,aux-cfg3-settings = ",";
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 bb];
			qcom,aux-cfg9-settings = [44 03];
			qcom,max-pclk-frequency-khz = <0x5265c>;
			qcom,max-hdisplay = <0xa00>;
			qcom,max-vdisplay = <0x640>;
			qcom,no-mst-encoder;
			clocks = <0x5c 0x07 0x1d 0x7f 0x20 0x00 0x1d 0x7b 0x1d 0x7f 0x5c 0x0b 0x5c 0x0e 0x5c 0x10 0x2ec 0x05 0x5c 0x0f>;
			clock-names = "core_aux_clk", "core_usb_pipe_clk", "core_usb_ref_clk_src", "core_usb_ref_clk", "core_usb_pipe_clk", "link_clk", "link_iface_clk", "pixel_clk_rcg", "pixel_parent", "strm0_pixel_clk";
			qcom,dp-usbpd-detection = <0x2ed>;
			qcom,ext-disp = <0x509>;
			qcom,usbplug-cc-gpio = <0x91 0x68 0x00>;
			pinctrl-name = "mdss_dp_active", "mdss_dp_sleep";
			pinctrl-0 = <0x2ef>;
			pinctrl-1 = <0x2f0>;
			qcom,dp-aux-switch = <0x2d6>;
			phandle = <0x2e6>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,phy-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-max-voltage = <0xe2900>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-disable-load = <0x00>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				qcom,core-supply-entry@0 {
					reg = <0x00>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x00>;
					qcom,supply-max-voltage = <0x00>;
					qcom,supply-enable-load = <0x00>;
					qcom,supply-disable-load = <0x00>;
				};
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x2f1 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x2f2 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x2f3 0x00>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x2f4 0x00 0x00>;
			interrupt-names = "rdbg-smp2p-in";
		};

		dsi_panel_pwr_supply {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x5a3>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1d0d80>;
				qcom,supply-enable-load = <0x7d00>;
				qcom,supply-disable-load = <0x50>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "lab";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
			};

			qcom,panel-supply-entry@2 {
				reg = <0x02>;
				qcom,supply-name = "ibb";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
				qcom,supply-post-on-sleep = <0x14>;
			};
		};

		dsi_panel_pwr_supply_no_labibb {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x4fa>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1d0d80>;
				qcom,supply-enable-load = <0x7d00>;
				qcom,supply-disable-load = <0x50>;
			};
		};

		dsi_panel_pwr_supply_labibb_amoled {
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x4f9>;

			qcom,panel-supply-entry@0 {
				reg = <0x00>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1d0d80>;
				qcom,supply-enable-load = <0x7d00>;
				qcom,supply-disable-load = <0x50>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x01>;
				qcom,supply-name = "vdda-3p3";
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-max-voltage = <0x2dc6c0>;
				qcom,supply-enable-load = <0x3390>;
				qcom,supply-disable-load = <0x50>;
			};
		};

		qcom,dsi-display@0 {
			label = "dsi_rm69299_visionox_amoled_vid_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0", "src_byte_clk0", "src_pixel_clk0", "shadow_byte_clk0", "shadow_pixel_clk0";
			qcom,dsi-panel = <0x4fb>;
			qcom,dsi-display-active;
			phandle = <0x5a4>;
		};

		qcom,dsi-display@1 {
			label = "dsi_rm69299_visionox_amoled_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
			qcom,dsi-panel = <0x4fc>;
			phandle = <0x5a5>;
		};

		qcom,dsi-display@2 {
			label = "dsi_sim_vid_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
			qcom,dsi-panel = <0x4fd>;
			phandle = <0x5a6>;
		};

		qcom,dsi-display@3 {
			label = "dsi_sim_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
			qcom,dsi-panel = <0x4fe>;
			phandle = <0x5a7>;
		};

		qcom,dsi-display@4 {
			label = "dsi_sim_dsc_375_cmd_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
			qcom,dsi-panel = <0x4ff>;
			phandle = <0x5a8>;
		};

		qcom,dsi-display@5 {
			label = "dsi_nt36672c_video_display";
			qcom,display-type = "primary";
			qcom,dsi-ctrl-num = <0x00>;
			qcom,dsi-phy-num = <0x00>;
			qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0", "cphy_byte_clk0", "cphy_pixel_clk0", "shadow_cphybyte_clk0", "shadow_cphypixel_clk0";
			qcom,dsi-panel = <0x500>;
			phandle = <0x5a9>;
		};

		qcom,dsi-display {
			compatible = "qcom,dsi-display";
			qcom,dsi-ctrl = <0x2fb>;
			qcom,dsi-phy = <0x2fc>;
			clocks = <0x2fd 0x06 0x2fd 0x09 0x2fd 0x03 0x2fd 0x08 0x2fd 0x0a 0x2fd 0x0d 0x2fd 0x11 0x2fd 0x15 0x2fd 0x16 0x2fd 0x19>;
			clock-names = "mux_byte_clk0", "mux_pixel_clk0", "src_byte_clk0", "src_pixel_clk0", "cphy_byte_clk0", "cphy_pixel_clk0", "shadow_byte_clk0", "shadow_pixel_clk0", "shadow_cphybyte_clk0", "shadow_cphypixel_clk0";
			pinctrl-names = "panel_active", "panel_suspend";
			pinctrl-0 = <0x501 0x502 0x503 0x504>;
			pinctrl-1 = <0x505 0x506 0x503 0x504>;
			qcom,platform-te-gpio = <0x91 0x0a 0x00>;
			qcom,platform-reset-gpio = <0x2e9 0x03 0x00>;
			qcom,panel-te-source = <0x00>;
			vddio-supply = <0x301>;
			vdda-3p3-supply = <0x302>;
			lab-supply = <0x303>;
			ibb-supply = <0x304>;
			qcom,dsi-display-list = <0x507 0x508>;
			phandle = <0x50b>;
			vci-supply = <0x302>;
			vddi-supply = <0x301>;
		};

		qcom,wb-display@0 {
			compatible = "qcom,wb-display";
			cell-index = <0x00>;
			label = "wb_display";
			phandle = <0x50a>;
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x509>;

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				phandle = <0x524>;
			};
		};

		qcom,battery-data {
			qcom,batt-id-range-pct = <0x0f>;
			phandle = <0x50c>;

			qcom,alium_860_89032_0000_3600mAh {
				qcom,max-voltage-uv = <0x426030>;
				qcom,fg-cc-cv-threshold-uv = <0x423920>;
				qcom,fastchg-current-ma = <0x1518>;
				qcom,batt-id-kohm = <0x6b>;
				qcom,battery-beta = <0x109a>;
				qcom,battery-therm-kohm = <0x64>;
				qcom,battery-type = "Alium_860_89032_0000_3600mAh_Jun15th2018";
				qcom,qg-batt-profile-ver = <0x64>;
				qcom,jeita-fcc-ranges = <0x00 0x32 0x2625a0 0x33 0x190 0x5265c0 0x191 0x1c2 0x2625a0>;
				qcom,jeita-fv-ranges = <0x00 0x32 0x40d990 0x33 0x190 0x426030 0x191 0x1c2 0x40d990>;
				qcom,step-chg-ranges = <0x36ee80 0x39fbc0 0x5265c0 0x39fbc1 0x419ce0 0x36ee80 0x419ce1 0x426030 0x2625a0>;
				qcom,ocv-based-step-chg;
				qcom,jeita-soft-thresholds = <0x5314 0x25e3>;
				qcom,jeita-hard-thresholds = <0x58cd 0x20b8>;
				qcom,jeita-soft-hys-thresholds = <0x4f5e 0x2943>;
				qcom,jeita-soft-fcc-ua = <0x2625a0 0x2625a0>;
				qcom,jeita-soft-fv-uv = <0x40d990 0x40d990>;

				qcom,fcc1-temp-lut {
					qcom,lut-col-legend = <0x00 0x0a 0x19 0x28 0x32>;
					qcom,lut-data = <0xd62 0xdbf 0xdfd 0xe1d 0xe2e>;
				};

				qcom,fcc2-temp-lut {
					qcom,lut-col-legend = <0xfffffff6 0x00 0x0a 0x19 0x28 0x32>;
					qcom,lut-data = <0xdda 0xdf8 0xe02 0xe04 0xdff 0xdff>;
				};

				qcom,pc-temp-v1-lut {
					qcom,lut-col-legend = <0x00 0x0a 0x19 0x28 0x32>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x00>;
					qcom,lut-data = <0xa846 0xa903 0xa965 0xa982 0xa987 0xa757 0xa82c 0xa88b 0xa8b2 0xa8bc 0xa671 0xa747 0xa7a8 0xa7d4 0xa7e5 0xa598 0xa65f 0xa6c5 0xa6f2 0xa707 0xa4ca 0xa582 0xa5e5 0xa611 0xa627 0xa3ff 0xa4af 0xa508 0xa531 0xa546 0xa330 0xa3e1 0xa430 0xa452 0xa465 0xa25d 0xa311 0xa35c 0xa377 0xa387 0xa1a0 0xa23e 0xa287 0xa29e 0xa2ad 0xa10a 0xa17a 0xa1b1 0xa1c4 0xa1d2 0xa07e 0xa0e5 0xa0f6 0xa0f5 0xa0fc 0x9fa9 0xa061 0xa067 0xa048 0xa036 0x9e4b 0x9f9a 0x9fd6 0x9fae 0x9f81 0x9cdb 0x9e3d 0x9ee8 0x9ee6 0x9ebf 0x9bed 0x9cd1 0x9d85 0x9dc6 0x9dd7 0x9b4d 0x9bf5 0x9c67 0x9cb4 0x9cf4 0x9ad6 0x9b65 0x9bd6 0x9c18 0x9c4a 0x9a75 0x9af5 0x9b63 0x9baa 0x9bc5 0x9a1f 0x9a9b 0x9ade 0x9b13 0x9b23 0x99c4 0x9a41 0x9a3f 0x9a2d 0x9a41 0x9962 0x99c6 0x998a 0x9943 0x9959 0x98fd 0x992a 0x98b8 0x9892 0x98a0 0x9894 0x9882 0x97f4 0x9800 0x9807 0x982b 0x97c6 0x976f 0x9780 0x9781 0x97cb 0x9713 0x970f 0x970c 0x970c 0x9775 0x9697 0x96b5 0x96a2 0x96a2 0x9724 0x963e 0x965a 0x9642 0x963e 0x96db 0x95fa 0x9603 0x95e9 0x95e1 0x9698 0x95c7 0x95b7 0x9598 0x958b 0x965b 0x959d 0x9571 0x954e 0x953b 0x9627 0x9575 0x9533 0x950c 0x94f4 0x95f8 0x9550 0x94fe 0x94d1 0x94b3 0x95cc 0x952e 0x94cf 0x949b 0x947a 0x95a2 0x9511 0x94a4 0x9465 0x9440 0x9579 0x94f7 0x947f 0x9432 0x9407 0x954f 0x94d6 0x9458 0x93fe 0x93cc 0x9525 0x94b2 0x942f 0x93c6 0x938b 0x94f0 0x9484 0x9402 0x938b 0x9345 0x94a6 0x943e 0x93bf 0x9343 0x92f7 0x944c 0x93da 0x935f 0x92ed 0x92a2 0x93e6 0x936c 0x92f1 0x9288 0x923f 0x936b 0x92f1 0x9276 0x920e 0x91c6 0x92e1 0x926f 0x91f1 0x9188 0x9141 0x9248 0x91ea 0x9165 0x90ff 0x90bc 0x91cf 0x9176 0x9100 0x909b 0x905b 0x9179 0x9129 0x90c1 0x9060 0x9022 0x9159 0x910e 0x90ab 0x904f 0x9011 0x913e 0x90f9 0x909a 0x903f 0x9001 0x911a 0x90de 0x907f 0x9020 0x8fdd 0x90ac 0x9070 0x8ff7 0x8f74 0x8f1a 0x8f68 0x8f1c 0x8e9e 0x8e14 0x8db6 0x8d9d 0x8d55 0x8cd8 0x8c4c 0x8beb 0x8b59 0x8b10 0x8a94 0x8a02 0x899f 0x8849 0x87fb 0x877d 0x86e5 0x867d 0x836c 0x8325 0x82aa 0x8209 0x8197 0x7530 0x7530 0x7530 0x7530 0x7530>;
				};

				qcom,pc-temp-v2-lut {
					qcom,lut-col-legend = <0xfffffff6 0x00 0x0a 0x19 0x28 0x32>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x00>;
					qcom,lut-data = <0xa98d 0xa97e 0xa974 0xa960 0xa92e 0xa910 0xa7fb 0xa83a 0xa854 0xa856 0xa82f 0xa819 0xa6a3 0xa712 0xa747 0xa757 0xa738 0xa728 0xa594 0xa609 0xa64d 0xa665 0xa64a 0xa63c 0xa4c7 0xa51d 0xa566 0xa581 0xa565 0xa558 0xa3f4 0xa43e 0xa489 0xa4a2 0xa484 0xa478 0xa2af 0xa364 0xa3b3 0xa3c8 0xa3a5 0xa397 0xa162 0xa292 0xa2e4 0xa2f3 0xa2ca 0xa2b9 0xa11a 0xa1c1 0xa210 0xa21b 0xa1ef 0xa1de 0xa14f 0xa0ea 0xa131 0xa139 0xa110 0xa103 0xa17a 0xa03c 0xa071 0xa077 0xa047 0xa035 0xa046 0x9fd6 0x9ff5 0x9ff5 0x9fb3 0x9f87 0x9d6d 0x9f7f 0x9f85 0x9f81 0x9f2b 0x9ee2 0x9b88 0x9eab 0x9ea9 0x9ead 0x9e5e 0x9e1a 0x9a81 0x9c78 0x9cde 0x9d1e 0x9d16 0x9d22 0x99b8 0x9a96 0x9b46 0x9bd5 0x9bfe 0x9c3f 0x9913 0x99e8 0x9a78 0x9b4d 0x9b70 0x9b9c 0x9887 0x9977 0x99df 0x9aeb 0x9b04 0x9b0e 0x97f7 0x98f2 0x9948 0x9a53 0x9a64 0x9a58 0x975c 0x9856 0x98b5 0x9965 0x9971 0x9967 0x96c8 0x97b8 0x9827 0x987f 0x9885 0x9883 0x9649 0x9720 0x9799 0x97d3 0x97d8 0x97d6 0x95d8 0x968d 0x9711 0x9743 0x9748 0x9745 0x957d 0x9608 0x9697 0x96c6 0x96cb 0x96c8 0x9533 0x9591 0x9629 0x9658 0x965c 0x9658 0x94f4 0x952a 0x95c3 0x95f3 0x95f6 0x95f1 0x94bc 0x94d6 0x9565 0x9595 0x9598 0x9592 0x948a 0x9491 0x950e 0x953e 0x9540 0x9538 0x9458 0x9459 0x94bd 0x94f0 0x94ef 0x94e6 0x9429 0x942b 0x9471 0x94aa 0x94a5 0x949b 0x93fa 0x9403 0x942c 0x9467 0x9461 0x9456 0x93cb 0x93dc 0x93ed 0x9426 0x9422 0x9418 0x939a 0x93b7 0x93b6 0x93e7 0x93e7 0x93dd 0x9366 0x9390 0x9384 0x93a6 0x93a1 0x9392 0x9330 0x9367 0x935a 0x9364 0x9348 0x932b 0x92f5 0x933c 0x9330 0x9322 0x92ea 0x92bd 0x92b6 0x9309 0x9301 0x92e2 0x9296 0x925d 0x9274 0x92ce 0x92cf 0x92a2 0x9248 0x9208 0x922d 0x9289 0x9294 0x925e 0x91fe 0x91bc 0x91e4 0x9235 0x924a 0x9214 0x91b6 0x9173 0x919a 0x91d4 0x91f2 0x91c0 0x9166 0x9124 0x9151 0x916d 0x918d 0x9158 0x9101 0x90c0 0x910a 0x9104 0x9119 0x90da 0x9085 0x9045 0x90be 0x90a5 0x90a4 0x9064 0x9011 0x8fd4 0x9066 0x9055 0x9058 0x9026 0x8fde 0x8fa3 0x8ff1 0x9009 0x9027 0x900b 0x8fc1 0x8f87 0x8fa0 0x8fd7 0x9010 0x8ff6 0x8fb0 0x8f76 0x8f3a 0x8f9b 0x8ff2 0x8fd7 0x8f94 0x8f5b 0x8e9d 0x8f3c 0x8fa7 0x8f84 0x8f3f 0x8efc 0x8dbc 0x8e73 0x8ecd 0x8e86 0x8e46 0x8df2 0x8c72 0x8d0b 0x8d41 0x8ce7 0x8ca5 0x8c4f 0x8a95 0x8b0d 0x8b2a 0x8ad3 0x8a9a 0x8a45 0x87f8 0x8865 0x887d 0x881c 0x87ec 0x879d 0x841a 0x8496 0x84d3 0x8488 0x847e 0x8426 0x7eca 0x7f24 0x801b 0x8028 0x7f97 0x7ef0 0x6fcb 0x6e6e 0x6d71 0x6d74 0x6d50 0x6d1a>;
				};

				qcom,pc-temp-z1-lut {
					qcom,lut-col-legend = <0x00 0x0a 0x19 0x28 0x32>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x00>;
					qcom,lut-data = <0x38d1 0x33b6 0x2f09 0x2da0 0x2d49 0x38bb 0x337f 0x2f0d 0x2d9e 0x2d52 0x38c3 0x3376 0x2f0b 0x2da5 0x2d5c 0x38c7 0x337e 0x2f07 0x2da7 0x2d60 0x38d3 0x3382 0x2f03 0x2da8 0x2d62 0x38eb 0x337d 0x2f01 0x2da8 0x2d64 0x38ff 0x336c 0x2f02 0x2da9 0x2d67 0x38f6 0x335e 0x2f03 0x2dac 0x2d6a 0x38d7 0x335d 0x2f05 0x2dae 0x2d6d 0x38b6 0x3362 0x2f09 0x2db1 0x2d6f 0x3896 0x3360 0x2f0d 0x2db5 0x2d72 0x3874 0x334e 0x2f0f 0x2db8 0x2d77 0x3843 0x333c 0x2f0f 0x2dbb 0x2d7b 0x3810 0x332e 0x2f0b 0x2dbb 0x2d7c 0x37ee 0x3328 0x2f04 0x2db9 0x2d7c 0x37d3 0x3329 0x2f01 0x2db7 0x2d7c 0x37b6 0x3329 0x2f04 0x2dbb 0x2d7f 0x3792 0x332c 0x2f0a 0x2dc2 0x2d85 0x3772 0x3337 0x2f14 0x2dc9 0x2d8b 0x3765 0x3349 0x2f21 0x2dce 0x2d8f 0x3763 0x335e 0x2f2c 0x2dd3 0x2d93 0x376a 0x3374 0x2f35 0x2dd8 0x2d98 0x3773 0x3384 0x2f3d 0x2ddd 0x2d9c 0x377f 0x338b 0x2f45 0x2de1 0x2da1 0x3787 0x3391 0x2f4d 0x2de7 0x2da6 0x378c 0x339a 0x2f54 0x2dec 0x2daa 0x378f 0x33a6 0x2f5b 0x2df0 0x2daf 0x3794 0x33ad 0x2f62 0x2df4 0x2db3 0x379f 0x33b2 0x2f69 0x2df8 0x2db7 0x37af 0x33ba 0x2f6f 0x2dfc 0x2dbb 0x37c7 0x33c2 0x2f75 0x2e00 0x2dbf 0x37de 0x33c9 0x2f7a 0x2e04 0x2dc4 0x37e6 0x33d1 0x2f80 0x2e08 0x2dc8 0x37ea 0x33de 0x2f86 0x2e0d 0x2dcd 0x37f0 0x33f1 0x2f8e 0x2e12 0x2dd1 0x3807 0x3403 0x2f95 0x2e17 0x2dd5 0x383b 0x3415 0x2f9d 0x2e1a 0x2dd8 0x386b 0x3422 0x2fa5 0x2e1c 0x2dda 0x3891 0x3427 0x2faa 0x2e1f 0x2ddc 0x38b0 0x3429 0x2fad 0x2e21 0x2ddd 0x38b2 0x342d 0x2fb1 0x2e23 0x2dde 0x3888 0x3439 0x2fb9 0x2e25 0x2de0 0x3873 0x3448 0x2fbf 0x2e27 0x2de1 0x386e 0x3457 0x2fc0 0x2e28 0x2de2 0x3861 0x3449 0x2fc4 0x2e29 0x2de2 0x386f 0x3454 0x2fc7 0x2e2b 0x2de2 0x3869 0x3454 0x2fc8 0x2e2b 0x2de1 0x3868 0x345b 0x2fc9 0x2e2b 0x2de2 0x385f 0x3457 0x2fcf 0x2e2c 0x2de3 0x387c 0x3452 0x2fd1 0x2e30 0x2de6 0x3886 0x346f 0x2fdb 0x2e36 0x2deb 0x38aa 0x3476 0x2ff3 0x2e3f 0x2df0 0x3895 0x349e 0x3007 0x2e4a 0x2dfa 0x38d0 0x34c8 0x3032 0x2e5c 0x2e06 0x38d0 0x34c8 0x3032 0x2e5c 0x2e06 0x38d0 0x34c8 0x3032 0x2e5c 0x2e06>;
				};

				qcom,pc-temp-z2-lut {
					qcom,lut-col-legend = <0x00 0x0a 0x19 0x28 0x32>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x00>;
					qcom,lut-data = <0x2bb8 0x2632 0x2811 0x296b 0x2a9e 0x280d 0x2a3d 0x2824 0x28fa 0x293e 0x25fe 0x2926 0x282f 0x28bc 0x28c4 0x2606 0x274d 0x282a 0x28ad 0x28ac 0x2620 0x26d2 0x281d 0x2898 0x28a6 0x262f 0x26c3 0x2815 0x288c 0x28a4 0x2631 0x26b5 0x2811 0x2887 0x28a8 0x262c 0x26aa 0x2812 0x2882 0x28ac 0x2625 0x26a2 0x2816 0x2880 0x28ac 0x261b 0x269c 0x2819 0x2884 0x28b5 0x2612 0x2698 0x2813 0x2887 0x28cc 0x2616 0x2696 0x27f3 0x288e 0x28d4 0x2626 0x2699 0x27d7 0x28ae 0x28d3 0x262c 0x26a7 0x27e8 0x28bd 0x28d4 0x2618 0x26b3 0x2814 0x289f 0x28d2 0x25f5 0x26b6 0x282a 0x2883 0x28c7 0x25e5 0x26ba 0x2827 0x288f 0x28d1 0x25e1 0x26c3 0x281d 0x28b2 0x290a 0x25dd 0x26dd 0x2837 0x28e1 0x2937 0x25d6 0x26fd 0x2894 0x2931 0x293f 0x25c9 0x271e 0x28ce 0x296a 0x293f 0x25be 0x2742 0x28b3 0x2939 0x2923 0x25b7 0x2760 0x2883 0x28bd 0x28ee 0x25b1 0x2775 0x2863 0x288b 0x28cc 0x259f 0x2784 0x284c 0x289e 0x28b4 0x2574 0x278c 0x283f 0x28b6 0x28a5 0x2552 0x2793 0x283c 0x28a9 0x28a6 0x2544 0x2797 0x283d 0x2890 0x28af 0x250b 0x2796 0x2845 0x2888 0x28ba 0x24d2 0x2793 0x2859 0x2888 0x28cd 0x24c0 0x2792 0x286f 0x288c 0x28e8 0x24b3 0x2793 0x2885 0x289f 0x290a 0x24aa 0x2795 0x289c 0x28c5 0x2934 0x24a2 0x2799 0x28b4 0x28ea 0x2962 0x249c 0x27a2 0x28ce 0x290a 0x299b 0x2498 0x27aa 0x28df 0x2925 0x29c7 0x249e 0x27b2 0x28e4 0x293c 0x29d8 0x24a4 0x27b7 0x28e7 0x2954 0x29e2 0x24ad 0x27bb 0x28ef 0x2961 0x29ed 0x24b6 0x27c0 0x28fb 0x2964 0x29f9 0x24b5 0x27c2 0x2901 0x2965 0x2a01 0x24a8 0x27b9 0x28fa 0x2971 0x2a03 0x24a4 0x279c 0x28f3 0x2981 0x2a07 0x24aa 0x26ec 0x28f1 0x2987 0x2a1d 0x246c 0x26c6 0x28d6 0x2992 0x2a3b 0x2459 0x26cc 0x28c6 0x29ad 0x2a38 0x2447 0x26dc 0x28df 0x29c9 0x2a6a 0x2449 0x26cd 0x293d 0x29ca 0x2a89 0x243a 0x26ed 0x297e 0x2a06 0x2aa5 0x243e 0x26c3 0x2925 0x29d7 0x2a55 0x2464 0x269c 0x28de 0x298a 0x29c5 0x246e 0x264f 0x28b9 0x2971 0x29af 0x2445 0x25fc 0x289b 0x2927 0x295f 0x241d 0x258f 0x282d 0x28da 0x2904 0x241d 0x258f 0x282d 0x28da 0x2904 0x241d 0x258f 0x282d 0x28da 0x2904>;
				};

				qcom,pc-temp-z3-lut {
					qcom,lut-col-legend = <0x00 0x0a 0x19 0x28 0x32>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x00>;
					qcom,lut-data = <0x4c45 0x4be7 0x4bad 0x4bb7 0x4b9b 0x4d48 0x4c26 0x4bd0 0x4baa 0x4b96 0x4dd0 0x4c76 0x4bee 0x4bac 0x4b97 0x4de1 0x4cc3 0x4bfa 0x4bb4 0x4b9c 0x4dce 0x4cd9 0x4bff 0x4bb6 0x4b9f 0x4db7 0x4cdc 0x4c00 0x4bb7 0x4ba2 0x4dac 0x4cdd 0x4bfe 0x4bb5 0x4ba2 0x4da7 0x4cdd 0x4bfb 0x4bb0 0x4b9f 0x4da5 0x4ce0 0x4bf8 0x4bac 0x4b9b 0x4da2 0x4ce2 0x4bf6 0x4bac 0x4b99 0x4da0 0x4cd4 0x4bf0 0x4bac 0x4b98 0x4da5 0x4cac 0x4bdf 0x4ba7 0x4b98 0x4db6 0x4c9a 0x4bc8 0x4b9b 0x4b95 0x4dc5 0x4cb6 0x4bce 0x4b96 0x4b91 0x4db4 0x4cd7 0x4bef 0x4ba3 0x4b93 0x4d83 0x4cd1 0x4c01 0x4bb3 0x4b97 0x4d54 0x4cac 0x4bec 0x4bad 0x4b94 0x4d30 0x4c8a 0x4bd0 0x4b9c 0x4b8a 0x4d0e 0x4c6f 0x4bcf 0x4b98 0x4b87 0x4cf1 0x4c5e 0x4be1 0x4ba6 0x4b8e 0x4cd8 0x4c62 0x4bee 0x4bb3 0x4b97 0x4cc6 0x4c75 0x4bef 0x4bb3 0x4b9d 0x4cbc 0x4c87 0x4bef 0x4bae 0x4ba1 0x4cb4 0x4c93 0x4bed 0x4bad 0x4ba2 0x4cac 0x4c9c 0x4bea 0x4bb4 0x4ba0 0x4ca3 0x4c9d 0x4be9 0x4bba 0x4b9e 0x4c97 0x4c9b 0x4bef 0x4bb7 0x4b9c 0x4c8c 0x4c97 0x4bf5 0x4bb2 0x4b9a 0x4c7f 0x4c91 0x4bf6 0x4bae 0x4b98 0x4c6f 0x4c8a 0x4bf4 0x4ba9 0x4b96 0x4c5d 0x4c84 0x4bf2 0x4ba5 0x4b94 0x4c4a 0x4c7f 0x4bef 0x4ba2 0x4b91 0x4c3a 0x4c7a 0x4bea 0x4ba0 0x4b8e 0x4c2b 0x4c73 0x4be7 0x4b9f 0x4b8a 0x4c1e 0x4c6b 0x4be5 0x4b9e 0x4b86 0x4c17 0x4c65 0x4be2 0x4b9e 0x4b84 0x4c1b 0x4c5f 0x4bde 0x4b9e 0x4b84 0x4c23 0x4c5a 0x4bda 0x4b9d 0x4b86 0x4c39 0x4c56 0x4bd7 0x4b9c 0x4b86 0x4c4f 0x4c53 0x4bd6 0x4b97 0x4b83 0x4c46 0x4c4f 0x4bd4 0x4b93 0x4b81 0x4c28 0x4c4a 0x4bd2 0x4b93 0x4b82 0x4c1b 0x4c3f 0x4bd0 0x4b93 0x4b82 0x4c19 0x4bfb 0x4bcc 0x4b93 0x4b83 0x4bac 0x4bb3 0x4bb6 0x4b90 0x4b7f 0x4b91 0x4b94 0x4ba0 0x4b89 0x4b78 0x4b89 0x4b8c 0x4b9e 0x4b80 0x4b70 0x4b8b 0x4b87 0x4b8e 0x4b7e 0x4b70 0x4b74 0x4b76 0x4b83 0x4b7c 0x4b6d 0x4b78 0x4b75 0x4b98 0x4b87 0x4b7c 0x4bab 0x4b91 0x4b9b 0x4b8b 0x4b83 0x4bda 0x4b96 0x4b9d 0x4b8e 0x4b84 0x4bf2 0x4b94 0x4b99 0x4b92 0x4b87 0x4c08 0x4ba0 0x4b9f 0x4b95 0x4b8c 0x4c08 0x4ba0 0x4b9f 0x4b95 0x4b8c 0x4c08 0x4ba0 0x4b9f 0x4b95 0x4b8c>;
				};

				qcom,pc-temp-z4-lut {
					qcom,lut-col-legend = <0x00 0x0a 0x19 0x28 0x32>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x00>;
					qcom,lut-data = <0x4001 0x3c8d 0x3a72 0x3978 0x397b 0x40ed 0x3c83 0x3a6f 0x39c6 0x39b9 0x40da 0x3c60 0x3a4a 0x39d2 0x39c2 0x4086 0x3c0a 0x3a21 0x39c0 0x39b5 0x4000 0x3ba1 0x39fb 0x39a7 0x399e 0x3f71 0x3b4a 0x39dc 0x3990 0x3986 0x3ef7 0x3b02 0x39c2 0x3981 0x3976 0x3e89 0x3acb 0x39ac 0x3976 0x396c 0x3e16 0x3aa0 0x39a0 0x3970 0x3966 0x3d82 0x3a79 0x399a 0x396d 0x3961 0x3cf4 0x3a50 0x3998 0x396a 0x395d 0x3cc5 0x3a2f 0x3998 0x3965 0x3959 0x3cdb 0x3a29 0x3999 0x395f 0x3951 0x3cf0 0x3a35 0x399d 0x3961 0x394e 0x3cc2 0x3a3c 0x39a2 0x3970 0x395b 0x3c4c 0x3a29 0x39a0 0x397b 0x3968 0x3beb 0x39fe 0x398c 0x396b 0x395e 0x3bb2 0x39dd 0x3979 0x394d 0x3947 0x3b8d 0x39c9 0x3978 0x394f 0x3946 0x3b7e 0x39bd 0x3982 0x3988 0x3974 0x3b75 0x39bc 0x3996 0x39ba 0x39a6 0x3b71 0x39bf 0x39ca 0x39be 0x39ab 0x3b75 0x39c9 0x39fe 0x39b9 0x399f 0x3b7b 0x39fa 0x39fe 0x39ae 0x3991 0x3b80 0x3a38 0x39df 0x3993 0x3982 0x3b85 0x3a46 0x39bf 0x397d 0x3975 0x3b8c 0x3a43 0x39a7 0x3973 0x396c 0x3b92 0x3a3e 0x3994 0x396e 0x3965 0x3b9e 0x3a2f 0x3989 0x3969 0x395f 0x3bab 0x3a18 0x3982 0x3965 0x395a 0x3bb3 0x3a05 0x397d 0x3962 0x3955 0x3bba 0x39f5 0x397b 0x395e 0x3951 0x3bbe 0x39e5 0x397a 0x395a 0x394e 0x3bbc 0x39d6 0x3979 0x395a 0x394d 0x3bb5 0x39c8 0x3979 0x395c 0x3950 0x3ba1 0x39ba 0x3978 0x395e 0x3955 0x3b72 0x39ac 0x3976 0x3961 0x395b 0x3b43 0x39a1 0x3973 0x3963 0x3961 0x3afc 0x399e 0x3970 0x3963 0x3963 0x3abc 0x399c 0x396d 0x3963 0x3960 0x3ab4 0x3999 0x396a 0x3962 0x395d 0x3abb 0x3994 0x3967 0x3960 0x395c 0x3ab9 0x3995 0x3962 0x395d 0x395b 0x3aa3 0x39d0 0x395a 0x3959 0x3958 0x3abd 0x39eb 0x3957 0x394b 0x394c 0x3ac6 0x39f6 0x3953 0x3935 0x3934 0x3acb 0x39f8 0x394d 0x3931 0x392d 0x3ac3 0x39fa 0x3959 0x3929 0x3920 0x3ad0 0x3a03 0x3961 0x3925 0x391e 0x3ac0 0x39ff 0x394e 0x392e 0x392c 0x3a9b 0x39f7 0x3956 0x3935 0x3930 0x3a8e 0x39fe 0x3959 0x3936 0x3935 0x3a94 0x3a0e 0x3963 0x3937 0x3936 0x3aa9 0x3a1d 0x3967 0x393a 0x3936 0x3aa9 0x3a1d 0x3967 0x393a 0x3936 0x3aa9 0x3a1d 0x3967 0x393a 0x3936>;
				};

				qcom,pc-temp-z5-lut {
					qcom,lut-col-legend = <0x00 0x0a 0x19 0x28 0x32>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x00>;
					qcom,lut-data = <0x2b3c 0x2daa 0x3498 0x4a8d 0x45cc 0x2ef0 0x3052 0x39fb 0x4721 0x484e 0x3117 0x343d 0x3f9f 0x4802 0x4a61 0x31df 0x385f 0x430e 0x4b83 0x4d9f 0x326a 0x3a69 0x44ec 0x4e02 0x5124 0x32f3 0x3bab 0x4673 0x5049 0x55e1 0x33c6 0x3ce5 0x4810 0x514c 0x5936 0x34d0 0x3e95 0x49be 0x511b 0x5a23 0x35db 0x4119 0x4b35 0x5160 0x5a1d 0x36fa 0x4312 0x4c4c 0x5327 0x5b6b 0x3859 0x42b6 0x4bad 0x5424 0x5e2c 0x3a2d 0x3f5c 0x45e6 0x5167 0x6138 0x3c44 0x3ed3 0x3ee4 0x49ed 0x6100 0x3d63 0x47a6 0x4250 0x472f 0x5e7d 0x3d9a 0x506d 0x5049 0x50b3 0x5f98 0x3db5 0x5016 0x57f1 0x5c40 0x639a 0x3dda 0x4c6d 0x532f 0x5d14 0x64bc 0x3dd6 0x4a75 0x4bb9 0x59b9 0x646c 0x3d86 0x49e6 0x55e6 0x5b90 0x6454 0x3cdc 0x49b6 0x76e4 0x6b24 0x646b 0x3bcd 0x5034 0x875d 0x7705 0x6492 0x3ad1 0x649b 0x78a4 0x6a60 0x5e9c 0x3a04 0x7968 0x6282 0x5014 0x511e 0x3939 0x8c1a 0x56c4 0x4873 0x4bc7 0x3846 0x9a39 0x4fd8 0x5026 0x4d8e 0x3716 0x9aa6 0x4dfb 0x5780 0x5074 0x35e9 0x91df 0x53c1 0x5aa0 0x53ba 0x34ed 0x87db 0x5d83 0x5d20 0x57f1 0x33ea 0x7eb5 0x65eb 0x5e8b 0x5cc6 0x32dd 0x764e 0x6eb9 0x601d 0x628a 0x31ca 0x720c 0x75c6 0x61b9 0x67fc 0x30bf 0x6fd5 0x79eb 0x63f1 0x6c9c 0x2ffa 0x6e15 0x7d26 0x6810 0x7085 0x2f5e 0x6c28 0x8068 0x6dc5 0x7165 0x2ed6 0x6a83 0x83d1 0x7653 0x6fdc 0x2e78 0x6a47 0x8529 0x7b5b 0x6e81 0x2ea9 0x6b32 0x8003 0x7adf 0x6f61 0x2f11 0x6ca0 0x7890 0x796f 0x710e 0x303e 0x6e9b 0x7749 0x7672 0x709c 0x317f 0x7119 0x77a9 0x6cad 0x6a94 0x3162 0x71bd 0x77df 0x65cc 0x65f5 0x300b 0x6c45 0x7771 0x66c4 0x66af 0x2fb0 0x60cd 0x7669 0x680b 0x6789 0x3015 0x4018 0x70b0 0x6813 0x6600 0x2ca4 0x3328 0x596b 0x6764 0x62b7 0x2bbe 0x3022 0x477d 0x6688 0x6215 0x2b68 0x2f70 0x4725 0x57da 0x5967 0x2b6c 0x2f09 0x3dd8 0x58e5 0x64be 0x2ab7 0x2db9 0x398d 0x5bd2 0x6460 0x2ae0 0x2ded 0x457f 0x6bcd 0x75c0 0x2cb0 0x2ff3 0x438f 0x6311 0x7110 0x2d80 0x2fa5 0x439f 0x6129 0x668d 0x2d89 0x2ebe 0x3ec3 0x61e3 0x62ca 0x2d50 0x2e6c 0x3eb4 0x5b72 0x6005 0x2d50 0x2e6c 0x3eb4 0x5b72 0x6005 0x2d50 0x2e6c 0x3eb4 0x5b72 0x6005>;
				};

				qcom,pc-temp-z6-lut {
					qcom,lut-col-legend = <0x00 0x0a 0x19 0x28 0x32>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x00>;
					qcom,lut-data = <0x409a 0x3c2e 0x39dd 0x392f 0x3913 0x416d 0x3c48 0x39ee 0x394b 0x392d 0x419b 0x3c57 0x39ee 0x3952 0x3933 0x4181 0x3c50 0x39e4 0x394f 0x3931 0x413b 0x3c33 0x39d5 0x3947 0x392a 0x40e4 0x3c0c 0x39c7 0x393d 0x3921 0x409c 0x3be5 0x39bb 0x3935 0x391b 0x4062 0x3bcb 0x39b0 0x392e 0x3915 0x4027 0x3bb9 0x39aa 0x392a 0x3910 0x3fe0 0x3ba7 0x39a7 0x3929 0x390e 0x3f9a 0x3b8a 0x39a3 0x3928 0x390c 0x3f73 0x3b64 0x399a 0x3924 0x390b 0x3f65 0x3b56 0x398e 0x391c 0x3906 0x3f55 0x3b62 0x3992 0x3919 0x3903 0x3f1e 0x3b70 0x39a4 0x3927 0x390a 0x3ec0 0x3b64 0x39ac 0x3933 0x3912 0x3e70 0x3b3f 0x3999 0x392a 0x390c 0x3e3a 0x3b22 0x3982 0x3915 0x38fe 0x3e0f 0x3b10 0x3982 0x3914 0x38fc 0x3df2 0x3b06 0x3991 0x3936 0x3915 0x3ddc 0x3b09 0x39a5 0x3953 0x3930 0x3dd2 0x3b19 0x39c1 0x3956 0x3934 0x3dd2 0x3b2e 0x39d7 0x3953 0x3934 0x3dd7 0x3b4e 0x39d6 0x394f 0x3932 0x3ddc 0x3b6d 0x39c9 0x3948 0x392b 0x3de1 0x3b75 0x39be 0x3942 0x3924 0x3de6 0x3b75 0x39b8 0x393d 0x391f 0x3dea 0x3b74 0x39b4 0x3938 0x391c 0x3dee 0x3b6e 0x39b1 0x3935 0x3919 0x3df0 0x3b64 0x39ae 0x3931 0x3916 0x3df0 0x3b5c 0x39ab 0x392e 0x3913 0x3df0 0x3b54 0x39a9 0x392b 0x3910 0x3def 0x3b4c 0x39a8 0x3928 0x390d 0x3ded 0x3b46 0x39a7 0x3928 0x390c 0x3deb 0x3b40 0x39a7 0x3929 0x390c 0x3deb 0x3b3c 0x39a6 0x392a 0x390c 0x3ded 0x3b38 0x39a4 0x392c 0x390f 0x3def 0x3b35 0x39a2 0x392d 0x3913 0x3def 0x3b35 0x39a0 0x392d 0x3914 0x3dee 0x3b36 0x399f 0x392a 0x3912 0x3deb 0x3b36 0x399e 0x3928 0x3910 0x3de2 0x3b35 0x399d 0x3927 0x3910 0x3dd8 0x3b34 0x399b 0x3927 0x390f 0x3dcd 0x3b2c 0x3997 0x3926 0x390f 0x3da1 0x3b16 0x398b 0x391d 0x3908 0x3d94 0x3b10 0x397f 0x3911 0x38f9 0x3d93 0x3b0a 0x397c 0x390a 0x38f2 0x3d8f 0x3b0c 0x3979 0x3906 0x38ec 0x3d8d 0x3b07 0x3977 0x3903 0x38ea 0x3d95 0x3b0c 0x397c 0x390d 0x38f8 0x3da1 0x3b20 0x3983 0x3914 0x38ff 0x3dbd 0x3b30 0x398c 0x3918 0x3902 0x3de0 0x3b45 0x3993 0x391d 0x3906 0x3e15 0x3b6d 0x39a2 0x3924 0x390d 0x3e15 0x3b6d 0x39a2 0x3924 0x390d 0x3e15 0x3b6d 0x39a2 0x3924 0x390d>;
				};

				qcom,pc-temp-y1-lut {
					qcom,lut-col-legend = <0xfffffff6 0x00 0x0a 0x19 0x28 0x32>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x00>;
					qcom,lut-data = <0x1dae 0x1a6c 0x17b7 0x1540 0x1467 0x143b 0x1db4 0x1a6f 0x17c3 0x153f 0x1466 0x143d 0x1dc0 0x1a74 0x17ca 0x153e 0x1466 0x143e 0x1dcd 0x1a7a 0x17ce 0x153c 0x1466 0x1440 0x1dd8 0x1a7e 0x17d0 0x153b 0x1467 0x1441 0x1ddd 0x1a80 0x17d0 0x153a 0x1467 0x1443 0x1ddc 0x1a80 0x17cc 0x153a 0x1468 0x1443 0x1dda 0x1a80 0x17c6 0x153a 0x146a 0x1444 0x1dd3 0x1a7d 0x17c5 0x153b 0x146c 0x1445 0x1dbc 0x1a76 0x17c8 0x153c 0x146d 0x1446 0x1daa 0x1a70 0x17ca 0x153d 0x146f 0x1448 0x1db3 0x1a6e 0x17c6 0x153d 0x1470 0x1449 0x1dc8 0x1a6f 0x17c0 0x153d 0x1472 0x144b 0x1ddc 0x1a74 0x17c1 0x153e 0x1474 0x144d 0x1df4 0x1a85 0x17d0 0x1545 0x1479 0x1452 0x1e03 0x1a97 0x17db 0x154d 0x147c 0x1454 0x1dfa 0x1aa4 0x17df 0x154f 0x147c 0x1455 0x1de7 0x1aaf 0x17e3 0x1552 0x147d 0x1455 0x1dd8 0x1ab0 0x17e4 0x1554 0x147e 0x1456 0x1dca 0x1aa1 0x17e2 0x1555 0x1480 0x1459 0x1dc3 0x1a95 0x17e2 0x1558 0x1483 0x145c 0x1dd6 0x1a97 0x17ed 0x155c 0x1487 0x1460 0x1df9 0x1a9f 0x17fb 0x1560 0x148b 0x1463 0x1e01 0x1aa5 0x17fd 0x1565 0x148e 0x1467 0x1e00 0x1aa8 0x17f8 0x1569 0x1491 0x146a 0x1e04 0x1aac 0x17f7 0x156d 0x1493 0x146e 0x1e09 0x1ab8 0x1800 0x1571 0x1496 0x1472 0x1e0c 0x1acc 0x180b 0x1576 0x149a 0x1475 0x1e0a 0x1ad7 0x180e 0x157b 0x149d 0x1478 0x1df8 0x1adc 0x1812 0x1581 0x14a0 0x147a 0x1de0 0x1ade 0x1817 0x1586 0x14a3 0x147d 0x1dd9 0x1adb 0x181b 0x158b 0x14a7 0x1480 0x1ddb 0x1ad7 0x181f 0x1590 0x14aa 0x1484 0x1ddd 0x1ad7 0x1820 0x1593 0x14ad 0x1487 0x1de1 0x1ad5 0x1821 0x1596 0x14b0 0x1489 0x1de8 0x1ad3 0x1823 0x1599 0x14b2 0x148b 0x1df7 0x1adf 0x1827 0x159b 0x14b4 0x148c 0x1e0a 0x1aef 0x182c 0x159d 0x14b5 0x148d 0x1e0d 0x1aef 0x1831 0x159e 0x14b5 0x148e 0x1dff 0x1ae3 0x1835 0x159f 0x14b6 0x148e 0x1df5 0x1adf 0x183a 0x15a1 0x14b7 0x148f 0x1df6 0x1ae5 0x1841 0x15a5 0x14b9 0x1491 0x1df6 0x1aeb 0x184c 0x15a8 0x14ba 0x1492 0x1df6 0x1af2 0x1849 0x15aa 0x14bb 0x1493 0x1dfa 0x1af8 0x1850 0x15af 0x14be 0x1495 0x1e04 0x1b0b 0x1850 0x15b1 0x14be 0x1496 0x1e09 0x1b08 0x1859 0x15b4 0x14be 0x1496 0x1e26 0x1b0e 0x1863 0x15b4 0x14be 0x1496 0x1e37 0x1b0b 0x186b 0x15b6 0x14bf 0x1496 0x1e2c 0x1b1e 0x1867 0x15b9 0x14c2 0x1498 0x1e29 0x1b3f 0x1879 0x15c2 0x14c5 0x149b 0x1e38 0x1b5b 0x1895 0x15d1 0x14cc 0x14a0 0x1e61 0x1b5f 0x18a8 0x15e4 0x14d3 0x14a6 0x1eb6 0x1b7e 0x18ca 0x15f7 0x14dc 0x14ac 0x1eb6 0x1b7e 0x18ca 0x15f7 0x14dc 0x14ac 0x1eb6 0x1b7e 0x18ca 0x15f7 0x14dc 0x14ac>;
				};

				qcom,pc-temp-y2-lut {
					qcom,lut-col-legend = <0xfffffff6 0x00 0x0a 0x19 0x28 0x32>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x00>;
					qcom,lut-data = <0x25d6 0x28a1 0x29b8 0x2b2a 0x2b60 0x2c89 0x2638 0x287f 0x299b 0x2b15 0x2b62 0x2c51 0x2674 0x286a 0x297a 0x2afb 0x2b61 0x2bfc 0x2693 0x285f 0x2959 0x2ade 0x2b5e 0x2ba2 0x269f 0x285b 0x293d 0x2abd 0x2b58 0x2b5a 0x26a2 0x285a 0x292b 0x2a9a 0x2b51 0x2b3c 0x266c 0x2867 0x2922 0x2a6d 0x2b48 0x2b43 0x260b 0x287d 0x291b 0x2a3f 0x2b3b 0x2b4e 0x25f2 0x2878 0x2916 0x2a29 0x2b28 0x2b4d 0x25fe 0x283e 0x2912 0x2a1c 0x2b09 0x2b3a 0x2615 0x2814 0x2910 0x2a13 0x2ae5 0x2b24 0x2698 0x2862 0x291a 0x2a04 0x2ab6 0x2afb 0x2784 0x28ea 0x2933 0x29f0 0x2a85 0x2ac3 0x27ba 0x2909 0x295a 0x29f2 0x2a7a 0x2abc 0x26d8 0x28f6 0x29a8 0x2a1d 0x2a90 0x2af0 0x2601 0x28e9 0x29e0 0x2a53 0x2ab0 0x2b19 0x25e5 0x28ff 0x29fa 0x2a91 0x2aec 0x2b1b 0x25de 0x2924 0x2a0e 0x2ad0 0x2b33 0x2b18 0x25d8 0x292d 0x2a1d 0x2aef 0x2b47 0x2b23 0x25d2 0x292c 0x2a2b 0x2afc 0x2b48 0x2b59 0x25cd 0x2929 0x2a36 0x2b0a 0x2b4a 0x2b9b 0x25ca 0x28f3 0x2a3f 0x2b29 0x2b78 0x2bd9 0x25c8 0x2849 0x2a48 0x2b54 0x2bc0 0x2c13 0x25c6 0x27d1 0x2a4b 0x2b74 0x2be2 0x2c3d 0x25c3 0x275f 0x2a50 0x2b8f 0x2bf6 0x2c5c 0x25c0 0x271c 0x2a54 0x2ba1 0x2c07 0x2c71 0x25bf 0x270e 0x2a52 0x2bac 0x2c19 0x2c83 0x25be 0x2700 0x2a4a 0x2bb0 0x2c2d 0x2c96 0x25bd 0x26ed 0x2a46 0x2ba7 0x2c35 0x2cb5 0x25bc 0x26d4 0x2a44 0x2b8e 0x2c41 0x2cec 0x25bb 0x26b9 0x2a3f 0x2b80 0x2c4d 0x2d11 0x25bb 0x26a1 0x29e9 0x2b83 0x2c40 0x2d02 0x25ba 0x268b 0x294e 0x2b8f 0x2c2f 0x2cda 0x25b9 0x2672 0x290b 0x2b9c 0x2c33 0x2cca 0x25b8 0x2655 0x28fa 0x2b99 0x2c39 0x2cd1 0x25b8 0x263a 0x28ee 0x2b84 0x2c35 0x2cd6 0x25b7 0x2622 0x28e6 0x2b68 0x2c34 0x2cdc 0x25b7 0x2604 0x290b 0x2b59 0x2c39 0x2ce8 0x25b6 0x25ec 0x293c 0x2b5f 0x2c3b 0x2ce7 0x25b6 0x25de 0x291d 0x2b60 0x2c36 0x2cd1 0x25b6 0x25d4 0x28ba 0x2b5f 0x2c32 0x2cc5 0x25b6 0x25cb 0x289c 0x2b62 0x2c34 0x2ccc 0x25b6 0x25c4 0x28a6 0x2b5d 0x2c32 0x2ccf 0x25b5 0x25be 0x281b 0x2b46 0x2c13 0x2cc8 0x25b5 0x25bb 0x27d7 0x2b34 0x2c13 0x2cb0 0x25b5 0x25bb 0x27c4 0x2b11 0x2c20 0x2c82 0x25b5 0x25ba 0x2810 0x2b0d 0x2c0a 0x2c51 0x25b5 0x25b9 0x2851 0x2b23 0x2be8 0x2c48 0x25b5 0x25b8 0x2853 0x2b28 0x2bef 0x2c50 0x25b4 0x25b8 0x2837 0x2ae6 0x2c1e 0x2c3a 0x25b4 0x25b6 0x2800 0x2acc 0x2bf7 0x2bfd 0x25b4 0x25b5 0x27bc 0x2aa1 0x2b7e 0x2ba7 0x25b4 0x25b4 0x2786 0x2a49 0x2b0f 0x2b35 0x25b2 0x25b4 0x2773 0x2a1c 0x2a4f 0x2a4a 0x25b2 0x25b4 0x2773 0x2a1c 0x2a4f 0x2a4a 0x25b2 0x25b4 0x2773 0x2a1c 0x2a4f 0x2a4a>;
				};

				qcom,pc-temp-y3-lut {
					qcom,lut-col-legend = <0xfffffff6 0x00 0x0a 0x19 0x28 0x32>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x00>;
					qcom,lut-data = <0x347a 0x3456 0x3421 0x33e5 0x33e0 0x33d8 0x356b 0x345f 0x341a 0x33e4 0x33e0 0x33da 0x35ff 0x346c 0x3416 0x33e3 0x33e0 0x33db 0x364d 0x3479 0x3416 0x33e3 0x33e0 0x33dd 0x366b 0x3484 0x3418 0x33e3 0x33e0 0x33de 0x3670 0x3489 0x341c 0x33e5 0x33e0 0x33de 0x35ec 0x3489 0x3423 0x33e8 0x33e0 0x33de 0x34fc 0x3488 0x342b 0x33ed 0x33e1 0x33de 0x34bb 0x348b 0x342e 0x33ef 0x33e1 0x33de 0x34ba 0x349e 0x342f 0x33f0 0x33e1 0x33dd 0x34bb 0x34ac 0x3430 0x33f0 0x33e1 0x33dd 0x34d3 0x349e 0x343d 0x33f7 0x33e4 0x33df 0x3504 0x3481 0x3450 0x3401 0x33e9 0x33e2 0x3510 0x3471 0x3451 0x3402 0x33ea 0x33e3 0x34ec 0x3468 0x343b 0x33fe 0x33e8 0x33e2 0x34cc 0x3462 0x3427 0x33fb 0x33e6 0x33e2 0x34d0 0x345f 0x3422 0x33fd 0x33e8 0x33e2 0x34e0 0x345d 0x341f 0x3401 0x33ec 0x33e3 0x34e7 0x345a 0x341b 0x3401 0x33ec 0x33e3 0x34e9 0x3455 0x3416 0x33f9 0x33e7 0x33e0 0x34ea 0x344f 0x3411 0x33f0 0x33e3 0x33dd 0x34ec 0x3445 0x340c 0x33e8 0x33e1 0x33dc 0x34f0 0x3435 0x3407 0x33e3 0x33e0 0x33db 0x34f5 0x3427 0x3406 0x33e2 0x33df 0x33db 0x3500 0x341c 0x3405 0x33e3 0x33de 0x33db 0x3512 0x3417 0x3405 0x33e4 0x33de 0x33da 0x3525 0x3418 0x3405 0x33e3 0x33de 0x33da 0x3539 0x341b 0x3405 0x33e3 0x33dd 0x33da 0x354f 0x341f 0x3405 0x33e5 0x33dd 0x33da 0x356b 0x3423 0x3405 0x33e9 0x33dd 0x33d9 0x358d 0x3428 0x3405 0x33ec 0x33dd 0x33d9 0x35b2 0x342d 0x3400 0x33ed 0x33de 0x33d9 0x35da 0x3434 0x33f9 0x33ec 0x33de 0x33da 0x360a 0x343c 0x33f6 0x33ec 0x33df 0x33da 0x3641 0x3449 0x33f7 0x33ea 0x33de 0x33da 0x3680 0x3458 0x33f8 0x33e8 0x33de 0x33d9 0x36c1 0x3468 0x33fb 0x33e6 0x33de 0x33d9 0x3702 0x347a 0x3402 0x33e4 0x33dd 0x33d9 0x3742 0x3490 0x3408 0x33e3 0x33dd 0x33d9 0x3781 0x34b0 0x340c 0x33e3 0x33dd 0x33d9 0x37c1 0x34dc 0x340f 0x33e3 0x33dd 0x33d9 0x3803 0x3511 0x3415 0x33e3 0x33de 0x33da 0x3845 0x3550 0x341e 0x33e3 0x33de 0x33da 0x3892 0x35a3 0x3421 0x33e4 0x33de 0x33da 0x38ea 0x3613 0x3429 0x33e3 0x33de 0x33da 0x390d 0x3642 0x3430 0x33eb 0x33df 0x33dc 0x393f 0x363e 0x3435 0x33ec 0x33e1 0x33dd 0x395c 0x3658 0x3442 0x33f0 0x33e3 0x33e0 0x398d 0x36b9 0x3451 0x33f2 0x33e2 0x33e0 0x3a0b 0x3718 0x3452 0x33ee 0x33e1 0x33dd 0x3a97 0x37a6 0x345a 0x33f0 0x33e0 0x33dd 0x3b31 0x3888 0x346f 0x33f5 0x33e3 0x33e1 0x3c10 0x3978 0x3492 0x33f9 0x33e6 0x33e4 0x3f2c 0x3a7b 0x34ca 0x3403 0x33ea 0x33e6 0x3f2c 0x3a7b 0x34ca 0x3403 0x33ea 0x33e6 0x3f2c 0x3a7b 0x34ca 0x3403 0x33ea 0x33e6>;
				};

				qcom,pc-temp-y4-lut {
					qcom,lut-col-legend = <0xfffffff6 0x00 0x0a 0x19 0x28 0x32>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x00>;
					qcom,lut-data = <0x45b5 0x41d2 0x40f2 0x406d 0x4045 0x4044 0x452b 0x41db 0x40ef 0x4073 0x4045 0x4042 0x44eb 0x41eb 0x40ef 0x4078 0x4047 0x4041 0x44e9 0x4200 0x40f2 0x407b 0x4048 0x4040 0x4515 0x421b 0x40f7 0x407d 0x404a 0x4040 0x4561 0x4239 0x40fe 0x407e 0x404b 0x4040 0x4627 0x4263 0x4106 0x407c 0x404d 0x4041 0x478b 0x428e 0x4111 0x407a 0x404e 0x4044 0x4914 0x42a4 0x411c 0x407a 0x4051 0x4046 0x4b24 0x42ad 0x4127 0x4081 0x4055 0x4049 0x4c74 0x42bc 0x4138 0x408c 0x405b 0x404d 0x4a3e 0x4407 0x419f 0x409e 0x4069 0x4059 0x4560 0x4626 0x4237 0x40b4 0x407d 0x4068 0x437a 0x4642 0x4251 0x40bd 0x4081 0x406c 0x4347 0x43a8 0x4203 0x40bf 0x407d 0x406b 0x432d 0x41b1 0x41aa 0x40c3 0x407b 0x406a 0x4320 0x41b5 0x416e 0x40ec 0x4091 0x407a 0x430d 0x41e2 0x413b 0x4129 0x40ba 0x4098 0x42ef 0x41ed 0x4117 0x412a 0x40c0 0x409d 0x42b4 0x41c5 0x40fa 0x40d1 0x4094 0x407d 0x4274 0x4198 0x40e3 0x4085 0x4066 0x405b 0x4249 0x4180 0x40d4 0x4078 0x4054 0x404d 0x4228 0x416e 0x40c8 0x4072 0x4049 0x4043 0x421f 0x416b 0x40c2 0x406f 0x4048 0x4042 0x4223 0x415f 0x40be 0x406b 0x4048 0x4042 0x422b 0x414f 0x40bb 0x4069 0x4049 0x4043 0x4231 0x4143 0x40ba 0x406b 0x404b 0x4045 0x423b 0x4137 0x40ba 0x406d 0x404e 0x4048 0x4246 0x4136 0x40b9 0x406e 0x4051 0x404c 0x4252 0x4142 0x40b4 0x4070 0x4057 0x4051 0x425e 0x4154 0x40b0 0x4072 0x405e 0x4058 0x426a 0x4167 0x40b4 0x4074 0x4068 0x4063 0x4276 0x417f 0x40bd 0x4076 0x4073 0x4070 0x4283 0x4198 0x40c4 0x4074 0x4075 0x4072 0x4290 0x41b2 0x40c9 0x4069 0x4064 0x4061 0x429c 0x41cd 0x40cd 0x405e 0x404f 0x404c 0x42a8 0x41ef 0x40d2 0x405b 0x4044 0x4043 0x42b5 0x421f 0x40d8 0x4059 0x403e 0x403f 0x42c7 0x4244 0x40dc 0x405a 0x403e 0x4040 0x42e1 0x4252 0x40e9 0x405d 0x4042 0x4045 0x4308 0x425c 0x40fd 0x4060 0x4047 0x404a 0x433b 0x4262 0x410c 0x4063 0x4048 0x404b 0x437e 0x4270 0x4118 0x4064 0x4046 0x4048 0x43d3 0x4287 0x4129 0x4061 0x403d 0x403b 0x442a 0x42c2 0x4147 0x406b 0x4041 0x403e 0x441b 0x42ef 0x4160 0x4075 0x4057 0x405a 0x441e 0x4307 0x4166 0x4084 0x4070 0x4078 0x43ed 0x432a 0x4193 0x40a2 0x4099 0x40a2 0x43d0 0x436e 0x41e6 0x40be 0x409c 0x4098 0x43e5 0x4383 0x41de 0x409e 0x406e 0x4064 0x43f6 0x4384 0x41d8 0x409e 0x4060 0x4059 0x4411 0x43a0 0x41fb 0x40bd 0x4070 0x4067 0x4463 0x43f1 0x4266 0x40fb 0x4090 0x4085 0x470a 0x44a2 0x432d 0x41de 0x4141 0x4118 0x470a 0x44a2 0x432d 0x41de 0x4141 0x4118 0x470a 0x44a2 0x432d 0x41de 0x4141 0x4118>;
				};

				qcom,pc-temp-y5-lut {
					qcom,lut-col-legend = <0xfffffff6 0x00 0x0a 0x19 0x28 0x32>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x00>;
					qcom,lut-data = <0x2208 0x348a 0x3ab0 0x3545 0x4573 0x3634 0x2208 0x34aa 0x3839 0x3326 0x4393 0x3e82 0x269f 0x34e2 0x3660 0x31db 0x419b 0x43da 0x2f8b 0x3522 0x3519 0x3130 0x3fbf 0x46e0 0x3428 0x3557 0x345a 0x30f0 0x3e34 0x4838 0x3590 0x3572 0x341a 0x30e7 0x3d2f 0x4884 0x30ee 0x3576 0x34b3 0x32d3 0x3ca4 0x46c7 0x2869 0x3578 0x35a4 0x35e5 0x3c3f 0x4385 0x267f 0x34b6 0x35c2 0x3648 0x3b81 0x4119 0x2a54 0x3032 0x3545 0x34d0 0x3996 0x3e92 0x2ff6 0x2cf8 0x3494 0x33cf 0x387f 0x3ce5 0x37e1 0x2fd6 0x333d 0x3525 0x3964 0x3cfd 0x4112 0x360e 0x319c 0x3768 0x3acb 0x3dbd 0x4280 0x3a64 0x326c 0x37dc 0x3b0d 0x3dbf 0x373b 0x3dd4 0x395e 0x3745 0x3a7a 0x3cb2 0x2cf9 0x3f72 0x3eca 0x36d1 0x3a41 0x3bb0 0x2d03 0x3ec5 0x3f83 0x384b 0x3ae8 0x3b5d 0x2edc 0x3dc2 0x3fc3 0x3b9d 0x3c38 0x3b2b 0x2f8c 0x3d9a 0x3f92 0x3dc7 0x3e57 0x3b93 0x2f1e 0x3df3 0x3ecf 0x3f34 0x4225 0x3e9f 0x2e5c 0x3e54 0x3de6 0x3fc8 0x445b 0x4233 0x2d64 0x3c6d 0x3c08 0x3c17 0x4527 0x44e0 0x2c30 0x3697 0x3971 0x3578 0x4604 0x471b 0x2b6b 0x3248 0x38a0 0x33d2 0x4627 0x47ff 0x2b06 0x2f1a 0x38d8 0x353a 0x4512 0x484d 0x2ad4 0x2d6f 0x3925 0x3660 0x43d2 0x484f 0x2add 0x2d4c 0x3975 0x3678 0x4315 0x4790 0x2aec 0x2d55 0x39cc 0x366c 0x4294 0x45bc 0x2af3 0x2d44 0x3a34 0x38ed 0x427b 0x43ff 0x2b16 0x2d12 0x3b09 0x40ee 0x4270 0x426f 0x2b4e 0x2d07 0x3ba6 0x465a 0x4280 0x41aa 0x2b80 0x2d07 0x38cb 0x47e5 0x43ef 0x42bb 0x2ba9 0x2cec 0x3382 0x48db 0x472c 0x45f6 0x2bd0 0x2ce9 0x319e 0x48b8 0x4a98 0x495f 0x2bf8 0x2d41 0x31a4 0x45bb 0x4e8c 0x4c69 0x2c20 0x2daa 0x31b5 0x4185 0x51da 0x4ea9 0x2c45 0x2dd9 0x3221 0x3e14 0x52fb 0x508e 0x2c64 0x2d8a 0x34af 0x3aee 0x5257 0x524a 0x2c6c 0x2d32 0x3713 0x3918 0x50bc 0x5292 0x2c5a 0x2d52 0x36de 0x38bf 0x4e90 0x50e7 0x2c45 0x2d99 0x34f7 0x3913 0x4dbc 0x4f8f 0x2c53 0x2da9 0x354f 0x3906 0x4ea8 0x5136 0x2cb7 0x2d71 0x370b 0x3898 0x515e 0x56c7 0x2d6c 0x2d2c 0x33cd 0x3962 0x555b 0x5c52 0x2e6e 0x2cc8 0x325a 0x3610 0x4cc2 0x4ea4 0x2fc4 0x2d10 0x320a 0x3e49 0x4394 0x4373 0x30b0 0x2d1b 0x3431 0x3e08 0x42cc 0x40b6 0x322c 0x2e86 0x370e 0x4092 0x40be 0x3f21 0x3256 0x3099 0x3915 0x3fe1 0x3e27 0x3e5b 0x322c 0x3127 0x38b1 0x3e5f 0x428d 0x410e 0x3117 0x3039 0x38e1 0x4283 0x4414 0x4431 0x2f77 0x2f18 0x37f8 0x4528 0x4741 0x4a06 0x2e6f 0x2e5e 0x37ca 0x4396 0x477b 0x4ab1 0x2b65 0x2d9d 0x3932 0x4343 0x45a6 0x476b 0x2b65 0x2d9d 0x3932 0x4343 0x45a6 0x476b 0x2b65 0x2d9d 0x3932 0x4343 0x45a6 0x476b>;
				};

				qcom,pc-temp-y6-lut {
					qcom,lut-col-legend = <0xfffffff6 0x00 0x0a 0x19 0x28 0x32>;
					qcom,lut-row-legend = <0x2710 0x2648 0x2580 0x24b8 0x23f0 0x2328 0x2260 0x2198 0x20d0 0x2008 0x1f40 0x1e78 0x1db0 0x1ce8 0x1c20 0x1b58 0x1a90 0x19c8 0x1900 0x1838 0x1770 0x16a8 0x15e0 0x1518 0x1450 0x1388 0x12c0 0x11f8 0x1130 0x1068 0xfa0 0xed8 0xe10 0xd48 0xc80 0xbb8 0xaf0 0xa28 0x960 0x898 0x7d0 0x708 0x640 0x578 0x4b0 0x3e8 0x384 0x320 0x2bc 0x258 0x1f4 0x190 0x12c 0xc8 0x64 0x00>;
					qcom,lut-data = <0x1af4 0x1607 0x1492 0x13c9 0x139d 0x1392 0x1afb 0x160e 0x148d 0x13c8 0x139d 0x1393 0x1aff 0x1616 0x148a 0x13c7 0x139d 0x1394 0x1aff 0x161e 0x148a 0x13c8 0x139d 0x1395 0x1afc 0x1626 0x148c 0x13c9 0x139e 0x1395 0x1af7 0x162e 0x148e 0x13ca 0x139f 0x1396 0x1ac7 0x1636 0x1494 0x13cc 0x139f 0x1397 0x1a78 0x163e 0x149c 0x13cf 0x13a1 0x1397 0x1a74 0x1646 0x14a1 0x13d2 0x13a2 0x1398 0x1aff 0x164c 0x14a3 0x13d4 0x13a3 0x1399 0x1b70 0x1657 0x14a8 0x13d7 0x13a5 0x139a 0x1af4 0x16ac 0x14cc 0x13e2 0x13ac 0x139f 0x19d3 0x172c 0x1503 0x13ef 0x13b5 0x13a6 0x1941 0x172c 0x150b 0x13f2 0x13b7 0x13a8 0x190e 0x1670 0x14e5 0x13f1 0x13b5 0x13a7 0x18f6 0x15e2 0x14be 0x13f0 0x13b3 0x13a7 0x18fb 0x15e4 0x14ab 0x13fd 0x13bb 0x13ac 0x1909 0x15f5 0x149c 0x1412 0x13c9 0x13b5 0x190d 0x15f9 0x148f 0x1412 0x13cb 0x13b7 0x190c 0x15ed 0x1483 0x13f3 0x13bb 0x13ab 0x190a 0x15e0 0x147a 0x13d6 0x13ab 0x139f 0x190d 0x15d6 0x1473 0x13cd 0x13a4 0x139a 0x191a 0x15ce 0x146e 0x13c8 0x13a1 0x1397 0x192c 0x15c9 0x146d 0x13c7 0x13a0 0x1397 0x1945 0x15c7 0x146e 0x13c7 0x13a0 0x1397 0x1964 0x15c6 0x146f 0x13c8 0x13a0 0x1398 0x1982 0x15cb 0x1470 0x13c9 0x13a1 0x1398 0x19a0 0x15d5 0x1473 0x13ca 0x13a2 0x1399 0x19c0 0x15e2 0x1475 0x13cc 0x13a3 0x139a 0x19e6 0x15f3 0x1476 0x13d0 0x13a5 0x139c 0x1a11 0x1607 0x1477 0x13d4 0x13a7 0x139e 0x1a3f 0x161d 0x1478 0x13d6 0x13ab 0x13a2 0x1a72 0x1638 0x1479 0x13d7 0x13af 0x13a6 0x1aa7 0x1655 0x147b 0x13d6 0x13b0 0x13a7 0x1ae0 0x1676 0x147f 0x13d2 0x13ab 0x13a2 0x1b1c 0x169b 0x1483 0x13ce 0x13a5 0x139c 0x1b59 0x16c6 0x1488 0x13cc 0x13a2 0x139a 0x1b96 0x16f8 0x1490 0x13cb 0x13a0 0x1398 0x1bd4 0x1732 0x149a 0x13ca 0x13a0 0x1399 0x1c13 0x1772 0x14a5 0x13cb 0x13a1 0x139a 0x1c51 0x17bc 0x14b0 0x13cd 0x13a3 0x139c 0x1c90 0x1811 0x14bf 0x13ce 0x13a4 0x139d 0x1cd3 0x1875 0x14d0 0x13cf 0x13a3 0x139c 0x1d22 0x18ef 0x14e0 0x13d0 0x13a1 0x1399 0x1d80 0x1984 0x14f9 0x13d2 0x13a3 0x139a 0x1da5 0x19b9 0x150c 0x13db 0x13a9 0x13a3 0x1dcf 0x19c4 0x1513 0x13e1 0x13b2 0x13ad 0x1dde 0x19e7 0x152f 0x13ec 0x13bf 0x13bb 0x1e04 0x1a57 0x155a 0x13f6 0x13c0 0x13b8 0x1e6d 0x1abf 0x1560 0x13eb 0x13b2 0x13a7 0x1edf 0x1b41 0x1573 0x13ee 0x13ae 0x13a5 0x1f66 0x1c0d 0x15ab 0x13fd 0x13b6 0x13ac 0x2034 0x1cdf 0x160e 0x1415 0x13c2 0x13b7 0x23c8 0x1de5 0x16a3 0x1461 0x13f8 0x13e4 0x23c8 0x1de5 0x16a3 0x1461 0x13f8 0x13e4 0x23c8 0x1de5 0x16a3 0x1461 0x13f8 0x13e4>;
				};
			};
		};

		gpio_keys {
			compatible = "gpio-keys";
			label = "gpio-keys";
			pinctrl-names = "default";
			pinctrl-0 = <0x55e>;
			phandle = <0x4ea>;
			status = "okay";
			input-name = "gpio-keys";

			vol_up {
				label = "volume_up";
				gpios = <0x2e9 0x08 0x01>;
				linux,input-type = <0x01>;
				linux,code = <0x73>;
				linux,can-disable;
				debounce-interval = <0x0f>;
				gpio-key,wakeup;
			};
		};

		wsa_spkr_en1_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x3e6>;
			pinctrl-1 = <0x3e5>;
			status = "disabled";
			phandle = <0x518>;
		};

		wsa_spkr_en2_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x3e8>;
			pinctrl-1 = <0x3e7>;
			status = "disabled";
			phandle = <0x519>;
		};

		msm_cdc_pinctrl@58 {
			compatible = "qcom,msm-cdc-pinctrl";
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x3e9>;
			pinctrl-1 = <0x3ea>;
			phandle = <0x51a>;
		};

		wsa_core_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x03>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x309>;
			#clock-cells = <0x01>;
			phandle = <0x511>;
		};

		wsa_npl_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x04>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x30a>;
			#clock-cells = <0x01>;
			phandle = <0x512>;
		};

		rx_core_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x05>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
			qcom,codec-lpass-clk-id = <0x30e>;
			#clock-cells = <0x01>;
			phandle = <0x50f>;
		};

		rx_npl_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x06>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
			qcom,codec-lpass-clk-id = <0x30f>;
			#clock-cells = <0x01>;
			phandle = <0x510>;
		};

		tx_core_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x07>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x30c>;
			#clock-cells = <0x01>;
			phandle = <0x50d>;
		};

		tx_npl_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x08>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x30d>;
			#clock-cells = <0x01>;
			phandle = <0x50e>;
		};

		va_core_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x02>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x30b>;
			#clock-cells = <0x01>;
			phandle = <0x513>;
		};

		va_npl_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,codec-ext-clk-src = <0x0a>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-lpass-clk-id = <0x310>;
			#clock-cells = <0x01>;
			phandle = <0x514>;
		};

		qcom,qup_hsuart@a88000 {
			compatible = "qcom,msm-geni-serial-hs", "qcom,msm-geni-uart";
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x50 0x1d 0x5a 0x1d 0x5b>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x547 0x548>;
			pinctrl-1 = <0x549 0x54a>;
			interrupts = <0x00 0x163 0x00>;
			qcom,wrapper-core = <0x10f>;
			always-on-clock;
			status = "ok";
			phandle = <0x5b2>;
		};

		input_booster {
			status = "okay";
			compatible = "input_booster";
			#address-cells = <0x01>;
			#size-cells = <0x00>;

			booster_key@1 {
				input_booster,label = "KEY";
				input_booster,type = <0x00>;
				input_booster,levels = <0x01>;
				input_booster,cpu_freqs = <0x135600>;
				input_booster,hmp_boost = <0x02>;
				input_booster,ddr_freqs = <0x00>;
				input_booster,lpm_bias = <0x00>;
				input_booster,head_times = <0xc8>;
				input_booster,tail_times = <0x00>;
			};

			booster_key@2 {
				input_booster,label = "TOUCHKEY";
				input_booster,type = <0x01>;
				input_booster,levels = <0x01>;
				input_booster,cpu_freqs = <0x135600>;
				input_booster,hmp_boost = <0x02>;
				input_booster,ddr_freqs = <0x00>;
				input_booster,lpm_bias = <0x00>;
				input_booster,head_times = <0x00>;
				input_booster,tail_times = <0x12c>;
			};

			booster_key@3 {
				input_booster,label = "TOUCH";
				input_booster,type = <0x02>;
				input_booster,levels = <0x01 0x02 0x03>;
				input_booster,cpu_freqs = <0x135600 0x135600 0x10fe00>;
				input_booster,hmp_boost = <0x02 0x02 0x02>;
				input_booster,ddr_freqs = <0x3f9 0x3f9 0x3f9>;
				input_booster,lpm_bias = <0x05 0x05 0x05>;
				input_booster,head_times = <0xc8 0xc8 0x00>;
				input_booster,tail_times = <0x00 0x00 0x12c>;
			};

			booster_key@4 {
				input_booster,label = "MULTITOUCH";
				input_booster,type = <0x03>;
				input_booster,levels = <0x01 0x02>;
				input_booster,cpu_freqs = <0x135600 0x00>;
				input_booster,hmp_boost = <0x02 0x00>;
				input_booster,ddr_freqs = <0x00 0x00>;
				input_booster,lpm_bias = <0x00 0x00>;
				input_booster,head_times = <0x3e8 0x00>;
				input_booster,tail_times = <0x00 0x1f4>;
			};

			booster_key@5 {
				input_booster,label = "KEYBOARD";
				input_booster,type = <0x04>;
				input_booster,levels = <0x01 0x02>;
				input_booster,cpu_freqs = <0x135600 0x135600>;
				input_booster,hmp_boost = <0x02 0x02>;
				input_booster,ddr_freqs = <0x00 0x00>;
				input_booster,lpm_bias = <0x00 0x00>;
				input_booster,head_times = <0x82 0x82>;
				input_booster,tail_times = <0x00 0x00>;
			};

			booster_key@6 {
				input_booster,label = "MOUSE";
				input_booster,type = <0x05>;
				input_booster,levels = <0x01 0x02>;
				input_booster,cpu_freqs = <0x135600 0x10fe00>;
				input_booster,hmp_boost = <0x02 0x00>;
				input_booster,ddr_freqs = <0x00 0x00>;
				input_booster,lpm_bias = <0x00 0x00>;
				input_booster,head_times = <0xc8 0x00>;
				input_booster,tail_times = <0x00 0x12c>;
			};

			booster_key@7 {
				input_booster,label = "MOUSE WHEEL";
				input_booster,type = <0x06>;
				input_booster,levels = <0x01 0x02>;
				input_booster,cpu_freqs = <0x135600 0x00>;
				input_booster,hmp_boost = <0x02 0x00>;
				input_booster,ddr_freqs = <0x00 0x00>;
				input_booster,lpm_bias = <0x00 0x00>;
				input_booster,head_times = <0xc8 0x00>;
				input_booster,tail_times = <0x00 0x00>;
			};

			booster_key@8 {
				input_booster,label = "PEN HOVER";
				input_booster,type = <0x07>;
				input_booster,levels = <0x01 0x02>;
				input_booster,cpu_freqs = <0x135600 0x10fe00>;
				input_booster,hmp_boost = <0x02 0x00>;
				input_booster,ddr_freqs = <0x00 0x00>;
				input_booster,lpm_bias = <0x00 0x00>;
				input_booster,head_times = <0xc8 0x00>;
				input_booster,tail_times = <0x00 0x12c>;
			};

			booster_key@9 {
				input_booster,label = "PEN";
				input_booster,type = <0x08>;
				input_booster,levels = <0x01 0x02>;
				input_booster,cpu_freqs = <0x17bb00 0x10fe00>;
				input_booster,hmp_boost = <0x02 0x02>;
				input_booster,ddr_freqs = <0x00 0x00>;
				input_booster,lpm_bias = <0x00 0x00>;
				input_booster,head_times = <0xc8 0x00>;
				input_booster,tail_times = <0x00 0x258>;
			};

			booster_key@10 {
				input_booster,label = "KEY_TWO";
				input_booster,type = <0x09>;
				input_booster,levels = <0x01>;
				input_booster,cpu_freqs = <0x17bb00>;
				input_booster,hmp_boost = <0x02>;
				input_booster,ddr_freqs = <0x00>;
				input_booster,lpm_bias = <0x00>;
				input_booster,head_times = <0x2bc>;
				input_booster,tail_times = <0x2bc>;
			};
		};

		sec_smem@0 {
			compatible = "samsung,sec-smem";
			status = "okay";
		};

		samsung,sec_misc {
			qfprom_jtag,reg = <0x780180>;
		};

		usb-notifier {
			compatible = "samsung,usb-notifier";
			qcom,disable_control_en = <0x01>;
			qcom,unsupport_host_en = <0x00>;
			phandle = <0x5b9>;
		};

		samsung,sec_hdm {
			memory-region = <0x54c>;
		};

		argos {
			compatible = "samsung,argos";
			#address-cells = <0x01>;

			boot_device@1 {
				net_boost,label = "WIFI";
				net_boost,node = "wlan0";
				net_boost,table_size = <0x01>;
				net_boost,table = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			};

			boot_device@2 {
				net_boost,label = "WIFI TX";
				net_boost,node = "wlan0";
				net_boost,table_size = <0x01>;
				net_boost,table = <0xc8 0x21b100 0x00 0x1b8a00 0x00 0x00 0x00 0x01 0x01 0x01>;
			};

			boot_device@3 {
				net_boost,label = "WIFI RX";
				net_boost,node = "wlan0";
				net_boost,table_size = <0x01>;
				net_boost,table = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			};

			boot_device@4 {
				net_boost,label = "SWLAN";
				net_boost,node = "swlan0";
				net_boost,table_size = <0x01>;
				net_boost,table = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			};

			boot_device@5 {
				net_boost,label = "P2P";
				net_boost,node = "p2p-wlan0-0";
				net_boost,table_size = <0x01>;
				net_boost,table = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			};

			boot_device@6 {
				net_boost,label = "IPA";
				net_boost,node = "rmnet_ipa0";
				net_boost,table_size = <0x01>;
				net_boost,table = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			};
		};

		sec-audio-sysfs {
			compatible = "samsung,audio-sysfs";
			status = "okay";
			audio,num-amp = <0x02>;
		};

		samsung,q6audio-adaptation {
			compatible = "samsung,q6audio-adaptation";
			adaptation,device-tx-port-id = <0xb037>;
			adaptation,spk-rx-port-id = <0x1016>;
			adaptation,usb-rx-port-id = <0x7000>;
			adaptation,bt-rx-port-id = <0x400e>;
			adaptation,headset-rx-port-id = <0xb030>;
			phandle = <0x557>;
		};

		det_zones {
			#list-det-cells = <0x02>;
			phandle = <0x51d>;
		};

		i2c@18 {
			status = "ok";
			cell-index = <0x12>;
			compatible = "i2c-gpio";
			gpios = <0x91 0x58 0x00 0x91 0x59 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x555 0x556>;
			#i2c-gpio,delay-us = <0x02>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x5ba>;

			tas256x@4c {
				#sound-dai-cells = <0x00>;
				compatible = "ti, tas256x";
				status = "ok";
				reg = <0x4c>;
				ti,reset-gpio = <0x91 0x5e 0x00>;
				ti,irq-gpio = <0x91 0x5a 0x00>;
				ti,left-channel = <0x4d>;
				ti,right-channel = <0x4c>;
				ti,channels = <0x02>;
				ti,iv-width = <0x08>;
				ti,vbat-mon = <0x01>;
				ti,port_id = <0x1016>;
				phandle = <0x5bb>;
			};
		};

		sec_thermistor@0 {
			compatible = "samsung,sec-ap-thermistor";
			status = "okay";
			io-channels = <0x6e 0x4e>;
			io-channel-names = "ap_therm";
			adc_array = <0x6a4 0x88e 0xa10 0xbe6 0xdff 0x1090 0x1381 0x16f4 0x1b1c 0x1fb9 0x247b 0x2a3c 0x309d 0x3706 0x3d9d 0x43e8 0x4aa6 0x50c4 0x564a 0x5b4e 0x5faf 0x6379 0x66aa>;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
		};

		sec_thermistor@1 {
			compatible = "samsung,sec-pa-thermistor";
			status = "okay";
			io-channels = <0x76 0x4e>;
			io-channel-names = "pa_therm";
			adc_array = <0x708 0x8bf 0xa47 0xc19 0xe38 0x10c2 0x13c0 0x173d 0x1b5e 0x1fff 0x24cf 0x2a88 0x30de 0x3756 0x3dea 0x443d 0x4add 0x5100 0x5683 0x5b96 0x5fef 0x63ab 0x66d8>;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
		};

		sec_thermistor@2 {
			compatible = "samsung,sec-wf-thermistor";
			status = "okay";
			io-channels = <0x76 0x4f>;
			io-channel-names = "wf_therm";
			adc_array = <0x708 0x8d5 0xa66 0xc35 0xe55 0x10d4 0x13e0 0x1766 0x1b81 0x2021 0x24f3 0x2aa3 0x30f4 0x376c 0x3e09 0x445e 0x4aec 0x5105 0x568c 0x5ba3 0x5ff9 0x63b4 0x66e0>;
			temp_array = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
		};

		i2c@2 {
			cell-index = <0x02>;
			compatible = "i2c-gpio";
			gpios = <0x91 0x19 0x00 0x91 0x1a 0x00>;
			#i2c-gpio,delay-us = <0x02>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x559 0x55a>;
			phandle = <0x5c4>;

			s2mpb03@56 {
				compatible = "samsung,s2mpb03pmic";
				reg = <0x56>;
				additional_reg_init;

				regulators {

					s2mpb03-ldo1 {
						regulator-name = "s2mpb03-ldo1";
						regulator-min-microvolt = <0xf4240>;
						regulator-max-microvolt = <0x100590>;
						phandle = <0x58d>;
					};

					s2mpb03-ldo2 {
						regulator-name = "s2mpb03-ldo2";
						regulator-min-microvolt = <0xf4240>;
						regulator-max-microvolt = <0x10c8e0>;
						phandle = <0x574>;
					};

					s2mpb03-ldo3 {
						regulator-name = "s2mpb03-ldo3";
						regulator-min-microvolt = <0x1b7740>;
						regulator-max-microvolt = <0x1b7740>;
						phandle = <0x572>;
					};

					s2mpb03-ldo4 {
						regulator-name = "s2mpb03-ldo4";
						regulator-min-microvolt = <0x124f80>;
						regulator-max-microvolt = <0x124f80>;
						phandle = <0x584>;
					};

					s2mpb03-ldo5 {
						regulator-name = "s2mpb03-ldo5";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2c4020>;
						phandle = <0x573>;
					};

					s2mpb03-ldo6 {
						regulator-name = "s2mpb03-ldo6";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2c4020>;
						phandle = <0x58c>;
					};

					s2mpb03-ldo7 {
						regulator-name = "s2mpb03-ldo7";
						regulator-min-microvolt = <0x2ab980>;
						regulator-max-microvolt = <0x2ab980>;
						phandle = <0x569>;
					};
				};
			};
		};

		ss_touch {
			compatible = "samsung,ss_touch";
			ss_touch,numbers = <0x01>;
		};

		self_display_FC3_dtsi {
			label = "self_display_FC3_dtsi";
			samsung,support_self_display;
			samsung,self_mask_setting_pre_revA = [29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 02 75 10];
			samsung,self_mask_setting_post_revA = [29 01 00 00 00 00 02 75 00];
			samsung,self_mask_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 17 7a 01 06 00 00 00 00 00 00 00 00 00 00 00 00 00 95 07 9e 09 5f 09 0c 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_on_factory_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 17 7a 01 06 00 00 00 00 00 00 00 00 00 00 09 60 09 61 09 62 09 63 09 0c 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_disp_debug_rx_cmds_revA = [06 01 00 00 00 00 01 7f 04 01];
			samsung,self_mask_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 04 b0 00 27 d8 29 01 00 00 00 00 02 d8 16 29 01 00 00 00 00 0a bf 01 07 00 00 00 10 00 00 00 29 01 00 00 11 00 02 7a 00 29 01 00 00 00 00 02 75 10 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_mask_check_tx_pre2_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 75 00 29 01 00 00 22 00 1a 7a 01 06 00 00 00 00 00 00 00 00 00 00 01 f4 02 33 09 60 09 61 00 00 ff ff ff 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,mask_crc_pass_data = [d3 9b];
			samsung,self_mask_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00];
			samsung,self_mask_check_tx_post_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 1a 7a 01 06 00 00 00 00 00 00 00 00 00 00 09 60 09 61 09 62 09 63 00 00 00 00 00 29 01 00 00 00 00 02 bf 00 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			phandle = <0x55f>;
		};

		qcom,dsi-display@9 {
			label = "ss_dsi_panel_S6E3FC3_AMS646YD04_FHD";
			qcom,display-type = "primary";
			phandle = <0x5c9>;
		};

		qcom,dsi-display@10 {
			label = "ss_dsi_panel_PBA_BOOTING_FHD";
			qcom,display-type = "primary";
			phandle = <0x5ca>;
		};

		gw9558@0 {
			compatible = "goodix,gw9558x";
			reg = <0x00>;
			spi-max-frequency = <0x17d7840>;
			pinctrl-names = "default";
			pinctrl-0 = <0x564>;
			gpio-controller;
			#gpio-cells = <0x02>;
			goodix,btp-regulator = "VDD_BTP_3P3";
			goodix,gpio_reset = <0x91 0x5b 0x00>;
			goodix,chip_id = "GW9558";
			goodix,position = "11.81,-0.02,9.10,9.10,14.80,14.80,12.00,12.00,5.00";
			goodix,modelinfo = "A525";
			goodix,rb = "547,215,-1,FFFFFF,A9A9A9";
		};

		qcom,flash_0 {
			label = "flash";
			qcom,led-name = "led:flash_0";
			qcom,max-current = <0x5dc>;
			qcom,default-led-trigger = "flash0_trigger";
			qcom,id = <0x00>;
			qcom,current-ma = <0x5dc>;
			qcom,duration-ms = <0x500>;
			qcom,ires-ua = <0x30d4>;
			qcom,hdrm-voltage-mv = <0x145>;
			qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
			qcom,record-current-ma = <0x12c>;
			phandle = <0x565>;
		};

		qcom,torch_0 {
			label = "torch";
			qcom,led-name = "led:torch_0";
			qcom,max-current = <0x1f4>;
			qcom,default-led-trigger = "torch0_trigger";
			qcom,id = <0x00>;
			qcom,current-ma = <0x12c>;
			qcom,ires-ua = <0x30d4>;
			qcom,hdrm-voltage-mv = <0x145>;
			qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
			phandle = <0x566>;
		};

		qcom,camera-flash@0 {
			cell-index = <0x00>;
			compatible = "qcom,camera-flash";
			flash-source = <0x565>;
			torch-source = <0x566>;
			switch-source = <0x33f>;
			status = "ok";
			phandle = <0x56f>;
		};

		qcom,cam-res-mgr {
			compatible = "qcom,cam-res-mgr";
			shared-gpios = <0x3f>;
			pinctrl-names = "cam_res_mgr_default", "cam_res_mgr_suspend";
			status = "ok";
			pinctrl-0 = <0x567>;
			pinctrl-1 = <0x568>;
		};

		hall {
			status = "okay";
			compatible = "hall";
			linux,input-type = <0x01>;
			linux,code = <0x15>;
			hall,gpio_flip_cover = <0x32e 0x0a 0x01>;
			debounce-interval = <0x0f>;
			pinctrl-names = "default";
			pinctrl-0 = <0x5a0>;
		};

		i2c@17 {
			status = "ok";
			cell-index = <0x11>;
			compatible = "i2c-gpio";
			gpios = <0x91 0x33 0x00 0x91 0x34 0x00>;
			#i2c-gpio,delay-us = <0x02>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x5a1>;
			phandle = <0x5ce>;

			sx9360-i2c@28 {
				compatible = "sx9360";
				reg = <0x28>;
				pinctrl-names = "default";
				pinctrl-0 = <0x5a2>;
				interrupt-parent = <0x32b>;
				interrupts = <0x04 0xc4 0x00 0x02>;
				sx9360,nirq-gpio = <0x2e9 0x05 0x01>;
				sx9360,reggnrlctrl2_reg = <0x32>;
				sx9360,againfreq_reg = <0x38>;
				sx9360,refagainfreq_reg = <0x36>;
				sx9360,gainrawfilt_reg = <0x1a>;
				sx9360,refgainrawfilt_reg = <0x22>;
				sx9360,proxthresh_reg = <0x1d>;
				sx9360,hyst_reg = <0x35>;
				sx9360,regproxctrl3_reg = <0x0d>;
				sx9360,resolution_reg = <0x0f>;
				sx9360,refresolution_reg = <0x0f>;
				sx9360,hallic_cert_detect = <0x01>;
			};
		};

		msm_vibrator {
			compatible = "vibrator";
			motor-vdd_type = <0x00>;
			motor-en = <0x91 0x39 0x00>;
			samsung,vib_type = "COINDC";
		};

		battery {
			pinctrl-names = "default";
			battery,chip_vendor = "QCOM";
			status = "okay";
			compatible = "samsung,sec-battery";
			battery,vendor = "Battery";
			battery,charger_name = "sec-direct-charger";
			battery,fuelgauge_name = "sm5714-fuelgauge";
			battery,fgsrc_switch_name = "sm5714-fuelgauge";
			battery,technology = <0x02>;
			battery,batt_data_version = <0x01>;
			battery,temp_adc_type = <0x01>;
			battery,temp_channel_raw = <0x01>;
			battery,adc_check_count = <0x05>;
			battery,temp_check_type = <0x01>;
			battery,chg_temp_check_type = <0x01>;
			battery,thermal_source = <0x02>;
			battery,chg_thermal_source = <0x02>;
			battery,temp_table_adc = <0x76c 0x923 0xab2 0xc97 0xec8 0x114f 0x146a 0x1803 0x1c2e 0x20e2 0x25c4 0x2b7f 0x31eb 0x386a 0x3f07 0x45a1 0x4be0 0x51ec 0x5774 0x5c67 0x609d 0x6442 0x6755>;
			battery,temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,chg_temp_table_adc = <0x6d6 0x889 0xa14 0xbe2 0xe04 0x107c 0x137e 0x170b 0x1b0d 0x1f93 0x2479 0x2a3c 0x3072 0x3719 0x3da0 0x43e4 0x4aa7 0x50aa 0x5651 0x5b61 0x5fd6 0x637c 0x66ca>;
			battery,chg_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,polling_time = <0x0a 0x1e 0x1e 0x1e 0xe10>;
			battery,cable_check_type = <0x04>;
			battery,cable_source_type = <0x01>;
			battery,polling_type = <0x01>;
			battery,monitor_initial_count = <0x00>;
			battery,battery_check_type = <0x00>;
			battery,ovp_uvlo_check_type = <0x03>;
			battery,temp_check_count = <0x01>;
			battery,overheatlimit_threshold = <0x2bc>;
			battery,overheatlimit_recovery = <0x2a8>;
			battery,wire_warm_overheat_thresh = <0x1f4>;
			battery,wire_normal_warm_thresh = <0x1a4>;
			battery,wire_cool1_normal_thresh = <0xb4>;
			battery,wire_cool2_cool1_thresh = <0x96>;
			battery,wire_cool3_cool2_thresh = <0x32>;
			battery,wire_cold_cool3_thresh = <0x00>;
			battery,wire_warm_current = <0x61b>;
			battery,wire_cool1_current = <0xaf0>;
			battery,wire_cool2_current = <0x417>;
			battery,wire_cool3_current = <0x1b5>;
			battery,low_temp_topoff = <0xe1>;
			battery,high_temp_topoff = <0xe1>;
			battery,low_temp_float = <0x111c>;
			battery,high_temp_float = <0x1036>;
			battery,full_check_type = <0x07>;
			battery,full_check_type_2nd = <0x07>;
			battery,full_check_count = <0x01>;
			battery,chg_gpio_full_check = <0x00>;
			battery,chg_polarity_full_check = <0x01>;
			battery,chg_high_temp = <0x22b>;
			battery,chg_high_temp_recovery = <0x212>;
			battery,chg_input_limit_current = <0x3e8>;
			battery,chg_charging_limit_current = <0x578>;
			battery,wpc_temp_control_source = <0x01>;
			battery,wpc_high_temp = <0x17c>;
			battery,wpc_high_temp_recovery = <0x168>;
			battery,wpc_input_limit_current = <0x258>;
			battery,wpc_charging_limit_current = <0x3e8>;
			battery,wpc_temp_lcd_on_control_source = <0x01>;
			battery,wpc_lcd_on_high_temp = <0x17c>;
			battery,wpc_lcd_on_high_temp_rec = <0x168>;
			battery,wpc_lcd_on_input_limit_current = <0x1c2>;
			battery,wpc_store_high_temp = <0x168>;
			battery,wpc_store_high_temp_recovery = <0x154>;
			battery,wpc_store_charging_limit_current = <0x190>;
			battery,wpc_store_lcd_on_high_temp = <0x168>;
			battery,wpc_store_lcd_on_high_temp_rec = <0x12c>;
			battery,wpc_store_lcd_on_charging_limit_current = <0x190>;
			battery,sleep_mode_limit_current = <0x1f4>;
			battery,wc_full_input_limit_current = <0x64>;
			battery,mix_high_temp = <0x1a4>;
			battery,mix_high_chg_temp = <0x1f4>;
			battery,mix_high_temp_recovery = <0x186>;
			battery,full_condition_type = <0x09>;
			battery,full_condition_soc = <0x5d>;
			battery,full_condition_vcell = <0x10ea>;
			battery,recharge_check_count = <0x01>;
			battery,recharge_condition_type = <0x04>;
			battery,recharge_condition_soc = <0x62>;
			battery,recharge_condition_vcell = <0x10d6>;
			battery,charging_total_time = <0x3840>;
			battery,hv_charging_total_time = <0x2a30>;
			battery,normal_charging_total_time = <0x4650>;
			battery,usb_charging_total_time = <0x8ca0>;
			battery,recharging_total_time = <0x1518>;
			battery,charging_reset_time = <0x00>;
			battery,chg_float_voltage = <0x111c>;
			battery,pre_afc_work_delay = <0x7d0>;
			battery,pre_wc_afc_work_delay = <0xfa0>;
			battery,pre_afc_input_current = <0x1f4>;
			battery,pre_wc_afc_input_current = <0x1f4>;
			battery,prepare_ta_delay = <0x00>;
			battery,swelling_high_rechg_voltage = <0xfa0>;
			battery,swelling_low_rechg_voltage = <0x1086>;
			battery,siop_input_limit_current = <0x4b0>;
			battery,siop_charging_limit_current = <0x3e8>;
			battery,siop_hv_input_limit_current = <0x2bc>;
			battery,siop_hv_input_limit_current_2nd = <0x226>;
			battery,siop_hv_charging_limit_current = <0x3e8>;
			battery,ttf_hv_charge_current = <0xa28>;
			battery,ttf_dc25_charge_current = <0xed8>;
			battery,rp_current_rp1 = <0x1f4>;
			battery,rp_current_rp2 = <0x5dc>;
			battery,rp_current_rp3 = <0xbb8>;
			battery,rp_current_rdu_rp3 = <0x834>;
			battery,rp_current_abnormal_rp3 = <0x708>;
			battery,pd_charging_charge_power = <0x3a98>;
			battery,max_charging_current = <0xaf0>;
			battery,wireless_cc_cv = <0x55>;
			battery,wireless_otg_input_current = <0x384>;
			battery,age_data = <0x00 0x111c 0x10d6 0x10b8 0x5d 0x12c 0x1108 0x10c2 0x10a4 0x5c 0x190 0x10f4 0x10ae 0x1090 0x5b 0x2bc 0x10e0 0x109a 0x107c 0x5a 0x3e8 0x10ae 0x1068 0x104a 0x59>;
			battery,health_condition = <0x384 0x00 0x4b0 0x00 0x5dc 0x00>;
			battery,standard_curr = <0xe42>;
			battery,expired_time = <0x23a0>;
			battery,recharging_expired_time = <0x1518>;
			battery,battery_full_capacity = <0x1388>;
			battery,cisd_max_voltage_thr = <0x1388>;
			battery,max_input_voltage = <0x2328>;
			battery,max_input_current = <0xbb8>;
			battery,cisd_alg_index = <0x08>;
			battery,ignore_cisd_index = <0x00 0x3c0>;
			battery,ignore_cisd_index_d = <0x00 0x78>;
			battery,ttf_capacity = <0xf28>;
			battery,cv_data = <0xe36 0x358 0x51b 0xd81 0x362 0x4f2 0xcc6 0x36b 0x4ca 0xc27 0x371 0x4ab 0xb78 0x379 0x483 0xac8 0x380 0x45a 0xa4a 0x387 0x433 0x9b2 0x38c 0x413 0x93e 0x393 0x3ea 0x89d 0x399 0x3c1 0x84b 0x39e 0x39c 0x7e3 0x3a2 0x37e 0x78a 0x3a6 0x35c 0x708 0x3ab 0x334 0x6ae 0x3b0 0x305 0x667 0x3b4 0x2e2 0x60b 0x3b8 0x2ba 0x5a7 0x3bc 0x291 0x562 0x3be 0x26f 0x543 0x3c2 0x24a 0x4a4 0x3c5 0x221 0x496 0x3cb 0x1d8 0x43e 0x3ce 0x1b2 0x427 0x3d1 0x189 0x3f0 0x3d4 0x160 0x3d1 0x3dc 0xda 0x36e 0x3e0 0x9b 0x366 0x3e2 0x7c 0x300 0x3e6 0x3e 0x2f5 0x3e8 0x00>;
			io-channels = <0x6e 0x4f 0x6e 0x4d>;
			io-channel-names = "adc-temp", "adc-chg-temp";
			battery,dchg_temp_check_type = <0x01>;
			battery,dchg_thermal_source = <0x03>;
			battery,dchg_temp_table_adc = <0x19a28 0x1f806 0x25cd4 0x2cacc 0x35442 0x3f00c 0x4a754 0x58344 0x683dc 0x79ff2 0x8ce5c 0xa33c2 0xbbdd0 0xd5108 0xeed6a 0x1080a2 0x1213da 0x138b94 0x14dea6 0x16163a 0x171ffc 0x180e40 0x18ceb2>;
			battery,dchg_temp_table_data = <0x384 0x352 0x320 0x2ee 0x2bc 0x28a 0x258 0x226 0x1f4 0x1c2 0x190 0x15e 0x12c 0xfa 0xc8 0x96 0x64 0x32 0x00 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,dc_step_chg_type = <0xe9>;
			battery,dc_step_chg_charge_power = <0x55f0>;
			battery,dc_step_chg_step = <0x03>;
			battery,dc_step_chg_cond_vol = <0xfff 0x107c 0x111c>;
			battery,dc_step_chg_cond_iin = <0x7ee 0x721 0x00>;
			battery,dc_step_chg_iin_check_cnt = <0x03>;
			battery,dc_step_chg_cond_soc = <0x0c 0x32 0x64>;
			battery,dc_step_chg_val_vfloat = <0xfff 0x107c 0x111c>;
			battery,dc_step_chg_val_iout = <0x1388 0xfdc 0xe42>;
		};

		sm5714-fuelgauge {
			status = "okay";
			fuelgauge,fuel_alert_soc = <0x01>;
			fuelgauge,capacity_max = <0x3e8>;
			fuelgauge,capacity_max_margin = <0x12c>;
			fuelgauge,capacity_min = <0x00>;
			fuelgauge,capacity_calculation_type = <0x1f>;
			fuelgauge,using_temp_compensation;
			fuelgauge,low_temp_limit = <0x64>;
			fuelgauge,using_hw_vempty;
			fuelgauge,sw_v_empty_voltage = <0xc80>;
			fuelgauge,sw_v_empty_voltage_cisd = <0xc1c>;
			fuelgauge,sw_v_empty_recover_voltage = <0xd98>;
			fuelgauge,capacity = <0x1388>;

			battery_params {
				battery,id = <0x00>;
				battery0,battery_type = <0x114e 0x1f20>;
				battery0,battery_table0 = <0x1400 0x1b73 0x1c4b 0x1d38 0x1d68 0x1d7a 0x1d88 0x1d8f 0x1db4 0x1dea 0x1e0d 0x1e42 0x1e88 0x1eb4 0x1f01 0x1f3d 0x1f76 0x1fc7 0x2023 0x207f 0x2116 0x2190 0x2272 0x2400>;
				battery0,battery_table1 = <0x00 0x99 0x219 0x4b3 0x5cc 0x74c 0xb80 0xd19 0xfb3 0x14e6 0x1a19 0x1f4c 0x29b3 0x2ee6 0x36b3 0x3be6 0x3e80 0x4119 0x464c 0x4b80 0x534c 0x5880 0x6400 0x6419>;
				battery0,battery_table2 = <0x4b4b 0x4444 0x4040 0x3e3e 0x3c3c 0x3b3b 0x3838 0x3737 0x3535 0x3434 0x3434 0x3333 0x3333 0x3333 0x3333 0x3232>;
				battery0,rs_value = <0x66 0x66 0x3800 0x199 0x599 0x599 0x100>;
				battery0,v_alarm = <0xce4 0x00>;
				battery0,topoff = <0x28a>;
				battery0,i_cal = <0x00 0x00 0x800 0x800 0x00 0x00 0x7f0 0x81b>;
				battery0,v_cal = <0x01 0x00 0x00 0x01 0x00 0x00 0x00>;
				battery0,temp_std = <0x19>;
				battery0,tem_poff = <0xd7a 0x32 0xd16 0x32>;
				battery0,aux_ctrl = <0x322 0x5800>;
				battery0,data_ver = <0x07>;
				battery0,v_max_table = <0x2272 0x2250 0x222e 0x220c 0x21b7>;
				battery0,q_max_table = <0x1f20 0x1e9f 0x1e1e 0x1d9d 0x1c5b>;
			};
		};

		cable-info {
			default_input_current = <0x708>;
			default_charging_current = <0x834>;
			full_check_current_1st = <0x28a>;
			full_check_current_2nd = <0xe1>;

			current_group_1 {
				cable_number = <0x02 0x13 0x15 0x16 0x17 0x1e>;
				input_current = <0x1f4>;
				charging_current = <0x1f4>;
			};

			current_group_2 {
				cable_number = <0x19 0x1f>;
				input_current = <0x3e8>;
				charging_current = <0x3e8>;
			};

			current_group_3 {
				cable_number = <0x05 0x20>;
				input_current = <0x5dc>;
				charging_current = <0x5dc>;
			};

			current_group_4 {
				cable_number = <0x06 0x07 0x08 0x11 0x12>;
				input_current = <0x672>;
				charging_current = <0xaf0>;
			};

			current_group_5 {
				cable_number = <0x09>;
				input_current = <0x672>;
				charging_current = <0xc4e>;
			};

			current_group_6 {
				cable_number = <0x0a 0x0c 0x0f 0x1b 0x21 0x24>;
				input_current = <0x320>;
				charging_current = <0x960>;
			};

			current_group_7 {
				cable_number = <0x0d>;
				input_current = <0x2bc>;
				charging_current = <0x960>;
			};

			current_group_8 {
				cable_number = <0x18>;
				input_current = <0x3e8>;
				charging_current = <0x1c2>;
			};

			current_group_9 {
				cable_number = <0x23>;
				input_current = <0x708>;
				charging_current = <0x708>;
			};

			current_group_10 {
				cable_number = <0x0b 0x0e 0x10 0x1c 0x23>;
				input_current = <0x28a>;
				charging_current = <0x960>;
			};

			current_group_11 {
				cable_number = <0x1d 0x25>;
				input_current = <0x1f4>;
				charging_current = <0x4b0>;
			};

			current_group_12 {
				cable_number = <0x01 0x04>;
				input_current = <0x1db>;
				charging_current = <0x226>;
			};

			current_group_13 {
				cable_number = <0x22>;
				input_current = <0x4b0>;
				charging_current = <0x960>;
			};
		};

		sec-direct-charger {
			status = "okay";
			compatible = "samsung,sec-direct-charger";
			charger,battery_name = "battery";
			charger,main_charger = "sm5714-charger";
			charger,direct_charger = "pca9468-charger";
			charger,dchg_min_current = <0x7d0>;
			charger,dchg_temp_low_threshold = <0xb4>;
			charger,dchg_temp_high_threshold = <0x1a4>;
		};
	};

	chosen {
		linux,initrd-end = <0x00 0xa91feacc>;
		linux,initrd-start = <0x00 0xa7a4c000>;
		kaslr-seed = <0x00 0x00>;
		rng-seed = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7 console=null androidboot.hardware=qcom androidboot.memcg=1 lpm_levels.sleep_disabled=1 video=vfb:640x400,bpp=32,memsize=3072000 msm_rtb.filter=0x237 service_locator.enable=1 swiotlb=1 androidboot.usbcontroller=a600000.dwc3 printk.devkmsg=on firmware_class.path=/vendor/firmware_mnt/image buildvariant=eng androidboot.verifiedbootstate=orange androidboot.keymaster=1  androidboot.ulcnt=1  androidboot.bootdevice=1d84000.ufshc androidboot.fstab_suffix=default androidboot.boot_devices=soc/1d84000.ufshc androidboot.serialno=R58R720ST1V androidboot.baseband=msm msm_drm.dsi_display0=ss_dsi_panel_S6E3FC3_AMS646YD04_FHD: lcd_id=0x80000A window_color= androidboot.dtbo_idx=5 androidboot.dtb_idx=0 androidboot.sec_atd.tty=/dev/ttyHS8 androidboot.revision=8 androidboot.subpcb=3 androidboot.ap_serial=0x50E46320 ccic_info=1 fg_reset=0 sec_log=0x200000@0xB4900000 sec_dbg=0x1FF000@0xB4700000 androidboot.debug_level=0x4f4c sec_debug.enable=0 sec_debug.enable_user=0 msm_rtb.enable=0 androidboot.cp_debug_level=0x55FF sec_debug.enable_cp_debug=0 softdog.soft_margin=100 softdog.soft_panic=1 androidboot.cp_reserved_mem=off androidboot.reserve_mem_region=0x0 androidboot.force_upload=0x0 androidboot.upload_offset=9438196 sec_debug.dump_sink=0x0 signoff=0x7277 androidboot.boot_recovery=1 androidboot.carrierid.param.offset=9437644 androidboot.carrierid=EUX androidboot.sales.param.offset=9437648 androidboot.sales_code=EUX androidboot.prototype.param.offset=9437660 androidboot.im.param.offset=9437232 androidboot.me.param.offset=9437312 androidboot.sn.param.offset=9437392 androidboot.pr.param.offset=9437472 androidboot.sku.param.offset=9437552 androidboot.kg=0x6 androidboot.kg.bit=00 androidboot.kg.ap=AAAA0000000000000000000050E46320 androidboot.fastbootd=false androidboot.warranty_bit=1 androidboot.wb.hs=E03 androidboot.wb.snapQB=38809928R androidboot.ucs_mode=0 androidboot.swp_config=0 androidboot.rp=12 androidboot.svb.ver=SVB1.0 androidboot.em.did=20701050E4632011 androidboot.em.model=SM-A525F androidboot.em.status=0x0 androidboot.sb.debug0=0x0 androidboot.em.rdx_dump=false androidboot.bootloader=A525FXXSCFYF1 afc_disable=0x30 sapa=0 androidboot.hdm_status=NONE androidboot.dram_info=06,06,00,6G androidboot.usrf=9438192 factory_mode=0 androidboot.product.model=SM-A525F androidboot.hardware.sku=unknown";
	};

	aliases {
		serial0 = "/soc/qcom,qup_uart@a88000";
		sdhc1 = "/soc/sdhci@7c4000";
		sdhc2 = "/soc/sdhci@8804000";
		ufshc1 = "/soc/ufshc@1d84000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62640000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62600000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62620000/tx_swr_master";
		phandle = <0x4eb>;
		hsuart8 = "/soc/qcom,qup_hsuart@a88000";
		i2c18 = "/soc/i2c@18";
	};

	memory {
		ddr_device_type = <0x07>;
		device_type = "memory";
		reg = <0x00 0x80000000 0x00 0x3cc00000 0x01 0x00 0x01 0x00 0x00 0xc0000000 0x00 0x40000000>;
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		offline-sizes = <0x01 0x40000000 0x00 0x40000000 0x01 0xc0000000 0x00 0x80000000 0x02 0xc0000000 0x01 0x40000000>;
		granule = <0x100>;
		mboxes = <0x1c 0x00>;
	};

	energy-costs {
		compatible = "sched-energy";
		phandle = <0x4ec>;

		core-cost0 {
			busy-cost-data = <0x493e0 0x0a 0x8ca00 0x12 0xbb800 0x17 0xf8700 0x24 0x130b00 0x34 0x143700 0x43 0x172500 0x4c 0x189c00 0x5c 0x1a1300 0x71 0x1b8a00 0x77>;
			idle-cost-data = <0x10 0x0c 0x08 0x06>;
			phandle = <0x02>;
		};

		core-cost1 {
			busy-cost-data = <0x9f600 0xf2 0xc9900 0x125 0xef100 0x1a8 0x10fe00 0x1d6 0x135600 0x2a4 0x17bb00 0x3cd 0x1a1300 0x424 0x1c2000 0x512 0x1d0100 0x552 0x1e7800 0x61a 0x203a00 0x709 0x21b100 0x7d0 0x237300 0x925 0x249f00 0xa08>;
			idle-cost-data = <0x64 0x50 0x3c 0x28>;
			phandle = <0x0c>;
		};

		cluster-cost0 {
			busy-cost-data = <0x493e0 0x05 0x8ca00 0x05 0xbb800 0x05 0xf8700 0x07 0x130b00 0x08 0x143700 0x0a 0x172500 0x0a 0x189c00 0x0c 0x1a1300 0x0e 0x1b8a00 0x0e>;
			idle-cost-data = <0x05 0x04 0x03 0x02 0x01>;
			phandle = <0x03>;
		};

		cluster-cost1 {
			busy-cost-data = <0x9f600 0x15 0xc9900 0x15 0xef100 0x19 0x10fe00 0x1a 0x135600 0x21 0x17bb00 0x29 0x1a1300 0x2b 0x1c2000 0x31 0x1d0100 0x32 0x1e7800 0x36 0x203a00 0x3c 0x21b100 0x3d 0x237300 0x3e 0x249f00 0x3f>;
			idle-cost-data = <0x05 0x04 0x03 0x02 0x01>;
			phandle = <0x0d>;
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	firmware {
		phandle = <0x4ed>;

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,product,odm,prism,optics,vbmeta_system,recovery,dtbo,abl,xbl,tz,hyp";
				phandle = <0x4ee>;
				status = "ok";
			};

			fstab {
				compatible = "android,fstab";
				phandle = <0x4ef>;
				status = "ok";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1,discard";
					fsmgr_flags = "wait,slotselect,avb";
					status = "disabled";
				};
			};
		};
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x4f0>;

		uh_heap_region {
			reg = <0x00 0xb0400000 0x00 0x1400000>;
		};

		hyp_region@80000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x80000000 0x00 0x600000>;
			phandle = <0x4f1>;
		};

		xbl_aop_mem@80700000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x80700000 0x00 0x140000>;
			phandle = <0x4f2>;
		};

		sec_apps_region@808ff000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x808ff000 0x00 0x1000>;
			phandle = <0x4f3>;
		};

		smem@80900000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x80900000 0x00 0x200000>;
			phandle = <0x61>;
		};

		removed_region@80b00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x80b00000 0x00 0x7100000>;
			phandle = <0x4f4>;
		};

		modem_region@86000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x8b000000 0x00 0x8900000>;
			phandle = <0x23>;
		};

		camera_region@8e400000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x97a00000 0x00 0x500000>;
			phandle = <0x2de>;
		};

		pil_npu_region@8e900000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x97f00000 0x00 0x500000>;
			phandle = <0x26>;
		};

		pil_video_region@8ee00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x98400000 0x00 0x500000>;
			phandle = <0xcf>;
		};

		cdsp_regions@8f300000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x98900000 0x00 0x1e00000>;
			phandle = <0x29>;
		};

		pil_adsp_region@91100000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x93c00000 0x00 0x3e00000>;
			phandle = <0x2f>;
		};

		wlan_fw_region@93900000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x93900000 0x00 0x200000>;
			phandle = <0xc7>;
		};

		ipa_fw_region@93b00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x93b00000 0x00 0x10000>;
			phandle = <0x7c>;
		};

		ipa_gsi_region@93b10000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x93b10000 0x00 0x5000>;
			phandle = <0x4f5>;
		};

		gpu_region@93b15000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x93b15000 0x00 0x2000>;
			phandle = <0x4f6>;
		};

		qseecom_region@9e000000 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0x00 0x9e000000 0x00 0x2000000>;
			phandle = <0x1b>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			phandle = <0xe5>;
		};

		cdsp_sec_regions@0x9f400000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0x9f400000 0x00 0x1e00000>;
			phandle = <0xe7>;
			status = "disabled";
		};

		secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x8c00000>;
			phandle = <0xe6>;
		};

		cont_splash_region@9c000000 {
			reg = <0x00 0x9c000000 0x00 0x9e4000>;
			label = "cont_splash_region";
			phandle = <0x4f7>;
		};

		dfps_data_region@9d700000 {
			reg = <0x00 0x9c9e4000 0x00 0x100000>;
			label = "dfps_data_region";
			phandle = <0x2e3>;
		};

		disp_rdump_region@9c000000 {
			reg = <0x00 0x9c000000 0x00 0x9e4000>;
			label = "disp_rdump_region";
			phandle = <0x4f8>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x800000>;
			phandle = <0x2c>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			size = <0x00 0x2400000>;
			phandle = <0x4f>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			reusable;
			alignment = <0x00 0x400000>;
			size = <0x00 0x2000000>;
			linux,cma-default;
		};

		ss_plog@B4400000 {
			compatible = "ss_plog";
			no-map;
			reg = <0x00 0xb4400000 0x00 0x200000>;
		};

		ramoops@B4600000 {
			compatible = "ramoops";
			reg = <0x00 0xb4600000 0x00 0x100000>;
			record-size = <0x40000>;
			console-size = <0x40000>;
			ftrace-size = <0x40000>;
			pmsg-size = <0x40000>;
		};

		sec_debug_region@0 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0xb4700000 0x00 0x800000>;
			phandle = <0x5b4>;
		};

		sec_debug_autocomment@0 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0xb4f00000 0x00 0x1000>;
			phandle = <0x5b5>;
		};

		sec_debug_rdx_bootdev@0 {
			no-ship;
			reg = <0x01 0x00 0x00 0x5900000>;
			phandle = <0x5b6>;
		};

		kaslr_region@A0001000 {
			compatible = "removed-dma-pool";
			reg = <0x00 0xa0001000 0x00 0x1000>;
			phandle = <0x5b7>;
		};

		rkp_region@B0200000 {
			compatible = "removed-dma-pool";
			reg = <0x00 0xb0200000 0x00 0x200000>;
			phandle = <0x5b8>;
		};

		hdm_region@A1000000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x00 0xa1000000 0x00 0x1000>;
			phandle = <0x54c>;
		};

		modem_shared_mem_region@B5000000 {
			compatible = "modem-removed-dma-pool";
			no-map;
			reg = <0x00 0xb5000000 0x00 0x6000000>;
			phandle = <0x54b>;
		};
	};

	__symbols__ {
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L2_TLB_0 = "/cpus/cpu@0/l2-tlb";
		CPU1 = "/cpus/cpu@100";
		L2_100 = "/cpus/cpu@100/l2-cache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		L2_TLB_100 = "/cpus/cpu@100/l2-tlb";
		CPU2 = "/cpus/cpu@200";
		L2_200 = "/cpus/cpu@200/l2-cache";
		L1_I_200 = "/cpus/cpu@200/l1-icache";
		L1_D_200 = "/cpus/cpu@200/l1-dcache";
		L2_TLB_200 = "/cpus/cpu@200/l2-tlb";
		CPU3 = "/cpus/cpu@300";
		L2_300 = "/cpus/cpu@300/l2-cache";
		L1_I_300 = "/cpus/cpu@300/l1-icache";
		L1_D_300 = "/cpus/cpu@300/l1-dcache";
		L2_TLB_300 = "/cpus/cpu@300/l2-tlb";
		CPU4 = "/cpus/cpu@400";
		L2_400 = "/cpus/cpu@400/l2-cache";
		L1_I_400 = "/cpus/cpu@400/l1-icache";
		L1_D_400 = "/cpus/cpu@400/l1-dcache";
		L2_TLB_400 = "/cpus/cpu@400/l2-tlb";
		CPU5 = "/cpus/cpu@500";
		L2_500 = "/cpus/cpu@500/l2-cache";
		L1_I_500 = "/cpus/cpu@500/l1-icache";
		L1_D_500 = "/cpus/cpu@500/l1-dcache";
		L2_TLB_500 = "/cpus/cpu@500/l2-tlb";
		CPU6 = "/cpus/cpu@600";
		L2_600 = "/cpus/cpu@600/l2-cache";
		L1_I_600 = "/cpus/cpu@600/l1-icache";
		L1_D_600 = "/cpus/cpu@600/l1-dcache";
		L1_ITLB_600 = "/cpus/cpu@600/l1-itlb";
		L1_DTLB_600 = "/cpus/cpu@600/l1-dtlb";
		L2_TLB_600 = "/cpus/cpu@600/l2-tlb";
		CPU7 = "/cpus/cpu@700";
		L2_700 = "/cpus/cpu@700/l2-cache";
		L1_I_700 = "/cpus/cpu@700/l1-icache";
		L1_D_700 = "/cpus/cpu@700/l1-dcache";
		L1_ITLB_700 = "/cpus/cpu@700/l1-itlb";
		L1_DTLB_700 = "/cpus/cpu@700/l1-dtlb";
		L2_TLB_700 = "/cpus/cpu@700/l2-tlb";
		soc = "/soc";
		intc = "/soc/interrupt-controller@17a00000";
		pdc = "/soc/interrupt-controller@b220000";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		cpu_pmu = "/soc/cpu-pmu";
		jtag_mm0 = "/soc/jtagmm@7040000";
		jtag_mm1 = "/soc/jtagmm@7140000";
		jtag_mm2 = "/soc/jtagmm@7240000";
		jtag_mm3 = "/soc/jtagmm@7340000";
		jtag_mm4 = "/soc/jtagmm@7440000";
		jtag_mm5 = "/soc/jtagmm@7540000";
		jtag_mm6 = "/soc/jtagmm@7640000";
		jtag_mm7 = "/soc/jtagmm@7740000";
		msm_imem = "/soc/qcom,msm-imem@146aa000";
		dcc = "/soc/dcc_v2@10a2000";
		qcom_seecom = "/soc/qseecom@82200000";
		qcom_smcinvoke = "/soc/smcinvoke@82200000";
		qcom_tzlog = "/soc/tz-log@146aa720";
		qcom_rng = "/soc/qrng@793000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_cedev = "/soc/qcedev@1de0000";
		ufs_ice = "/soc/ufsice@1d90000";
		sdcc1_ice = "/soc/sdcc1ice@7c8000";
		wdog = "/soc/qcom,wdt@17c10000";
		eud = "/soc/qcom,msm-eud@88e0000";
		pil_modem = "/soc/qcom,mss@4080000";
		llcc = "/soc/qcom,llcc@9200000/qcom,atoll-llcc";
		LLCC_1 = "/soc/qcom,llcc@9200000/llcc_1_dcache";
		sleep_clk = "/soc/clocks/sleep-clk";
		clock_rpmh = "/soc/qcom,rpmh";
		clock_aop = "/soc/qcom,aopclk";
		clock_gcc = "/soc/qcom,gcc@100000";
		clock_camcc = "/soc/qcom,camcc@ad00000";
		clock_dispcc = "/soc/qcom,dispcc@af00000";
		clock_gpucc = "/soc/qcom,gpucc@5090000";
		clock_npucc = "/soc/qcom,npucc@9980000";
		clock_videocc = "/soc/qcom,videocc@ab00000";
		clock_cpucc = "/soc/qcom,cpucc@18321000";
		lmh_dcvs0 = "/soc/qcom,cpucc@18321000/qcom,limits-dcvs@18358800";
		lmh_dcvs1 = "/soc/qcom,cpucc@18321000/qcom,limits-dcvs@18350800";
		cpucc_debug = "/soc/syscon@182a0018";
		mccc_debug = "/soc/syscon@90b0000";
		clock_debug = "/soc/qcom,cc-debug";
		tcsr_mutex_block = "/soc/syscon@01F40000";
		tcsr_mutex = "/soc/hwlock";
		smem = "/soc/qcom,smem";
		apcs_glb = "/soc/mailbox@17C00000";
		apcs_glb2 = "/soc/mailbox@17C00010";
		glink_modem = "/soc/qcom,glink/modem";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		glink_npu = "/soc/qcom,glink/npu";
		glink_spi_xprt_wdsp = "/soc/qcom,glink/wdsp";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-wlan-1-in";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		npu_smp2p_out = "/soc/qcom,smp2p-npu/master-kernel";
		npu_smp2p_in = "/soc/qcom,smp2p-npu/slave-kernel";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		spmi_bus = "/soc/qcom,spmi@c440000";
		pm6150_revid = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,revid@100";
		pm6150_vadc = "/soc/qcom,spmi@c440000/qcom,pm6150@0/vadc@3100";
		pm6150_adc_tm = "/soc/qcom,spmi@c440000/qcom,pm6150@0/adc_tm@3500";
		pm6150_misc = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,misc@900";
		pm6150_charger = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,qpnp-smb5";
		smb5_vbus = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,qpnp-smb5/qcom,smb5-vbus";
		smb5_vconn = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,qpnp-smb5/qcom,smb5-vconn";
		pm6150_pdphy = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,usb-pdphy@1700";
		pm6150_qg = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qpnp,qg";
		pm6150_bcl = "/soc/qcom,spmi@c440000/qcom,pm6150@0/bcl@1d00";
		bcl_soc = "/soc/qcom,spmi@c440000/qcom,pm6150@0/bcl-soc";
		pm6150_tz = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,temp-alarm@2400";
		pm6150_clkdiv = "/soc/qcom,spmi@c440000/qcom,pm6150@0/clock-controller@5b00";
		pm6150_gpios = "/soc/qcom,spmi@c440000/qcom,pm6150@0/pinctrl@c000";
		gpio1_afc_switch_default = "/soc/qcom,spmi@c440000/qcom,pm6150@0/pinctrl@c000/afc_switch/gpio1_afc_switch_default";
		nvm_therm_default = "/soc/qcom,spmi@c440000/qcom,pm6150@0/pinctrl@c000/nvm_therm/nvm_therm_default";
		sdm_skin_therm_default = "/soc/qcom,spmi@c440000/qcom,pm6150@0/pinctrl@c000/sdm_skin_therm/sdm_skin_therm_default";
		pm6150_rtc = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,pm6150_rtc";
		pm6150_adc_tm_iio = "/soc/qcom,spmi@c440000/qcom,pm6150@0/adc_tm@3400";
		pm6150_vib = "/soc/qcom,spmi@c440000/qcom,pm6150@1/qcom,vibrator@5300";
		pm6150l_revid = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/qcom,revid@100";
		pm6150l_tz = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/qcom,temp-alarm@2400";
		pm6150l_bcl = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/bcl@3d00";
		pm6150l_vadc = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/vadc@3100";
		pm6150l_adc_tm = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/adc_tm@3500";
		pm6150l_clkdiv = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/clock-controller@5b00";
		pm6150l_gpios = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000";
		rid_adc_irq_default = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000/rid_adc_irq/rid_adc_irq_default";
		gpio11_dig_out_default = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000/gpio11_dig_out/gpio11_dig_out_default";
		disp_pins_default = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000/disp_pins/disp_pins_default";
		camera_flash_therm_default = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000/camera_flash_therm/camera_flash_therm_default";
		key_vol_up_default = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000/key_vol_up/key_vol_up_default";
		pm6150l_lcdb = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00";
		lcdb_ldo_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00/ldo";
		lcdb_ncp_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00/ncp";
		lcdb_bst_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00/bst";
		flash_led = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300";
		pm6150l_flash0 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,flash_0";
		pm6150l_flash1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,flash_1";
		pm6150l_flash2 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,flash_2";
		pm6150l_torch0 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,torch_0";
		pm6150l_torch1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,torch_1";
		pm6150l_torch2 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,torch_2";
		pm6150l_switch0 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,led_switch_0";
		pm6150l_switch1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,led_switch_1";
		pm6150l_switch2 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,led_switch_2";
		pm6150l_wled = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800";
		wled_flash = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800/qcom,wled-flash";
		wled_torch = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800/qcom,wled-torch";
		wled_switch = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800/qcom,wled-switch";
		pm6150l_lpg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,pwms@b100";
		pm6150l_pwm = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,pwms@bc00";
		pm6150l_rgb_led = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d000";
		pm6150a_amoled = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled";
		oledb_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled/oledb@e000";
		ab_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled/ab@de00";
		ibb_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled/ibb@dc00";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		ipa_smmu_ap = "/soc/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/ipa_smmu_uc";
		apps_rsc = "/soc/mailbox@18220000";
		sdhc_1 = "/soc/sdhci@7c4000";
		sdhc_2 = "/soc/sdhci@8804000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		ufshc_mem = "/soc/ufshc@1d84000";
		disp_rsc = "/soc/mailbox@af20000";
		cmd_db = "/soc/qcom,cmd-db@c3f000c";
		thermal_zones = "/soc/thermal-zones";
		pm6150_temp_alarm = "/soc/thermal-zones/pm6150-tz";
		pm6150_trip0 = "/soc/thermal-zones/pm6150-tz/trips/trip0";
		pm6150_trip1 = "/soc/thermal-zones/pm6150-tz/trips/trip1";
		ibat_lvl0 = "/soc/thermal-zones/pm6150-ibat-lvl0/trips/ibat-lvl0";
		ibat_lvl1 = "/soc/thermal-zones/pm6150-ibat-lvl1/trips/ibat-lvl1";
		vbat_lvl0 = "/soc/thermal-zones/pm6150-vbat-lvl0/trips/vbat-lvl0";
		vbat_lvl1 = "/soc/thermal-zones/pm6150-vbat-lvl1/trips/vbat-lvl1";
		vbat_lvl2 = "/soc/thermal-zones/pm6150-vbat-lvl2/trips/vbat-lvl2";
		bcl_lvl0 = "/soc/thermal-zones/pm6150-bcl-lvl0/trips/bcl-lvl0";
		bcl_lvl1 = "/soc/thermal-zones/pm6150-bcl-lvl1/trips/bcl-lvl1";
		bcl_lvl2 = "/soc/thermal-zones/pm6150-bcl-lvl2/trips/bcl-lvl2";
		soc_trip = "/soc/thermal-zones/soc/trips/soc-trip";
		pm6150l_temp_alarm = "/soc/thermal-zones/pm6150l-tz";
		pm6150l_trip0 = "/soc/thermal-zones/pm6150l-tz/trips/trip0";
		pm6150l_trip1 = "/soc/thermal-zones/pm6150l-tz/trips/trip1";
		vph_lvl0 = "/soc/thermal-zones/pm6150l-vph-lvl0/trips/vph-lvl0";
		vph_lvl1 = "/soc/thermal-zones/pm6150l-vph-lvl1/trips/vph-lvl1";
		vph_lvl2 = "/soc/thermal-zones/pm6150l-vph-lvl2/trips/vph-lvl2";
		l_bcl_lvl0 = "/soc/thermal-zones/pm6150l-bcl-lvl0/trips/l-bcl-lvl0";
		l_bcl_lvl1 = "/soc/thermal-zones/pm6150l-bcl-lvl1/trips/l-bcl-lvl1";
		l_bcl_lvl2 = "/soc/thermal-zones/pm6150l-bcl-lvl2/trips/l-bcl-lvl2";
		gpu_trip = "/soc/thermal-zones/gpuss-max-step/trips/gpu-trip";
		cpu0_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu0-config";
		cpu1_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu1-config";
		cpu2_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu2-config";
		cpu3_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu3-config";
		cpu4_config = "/soc/thermal-zones/cpu-0-4-step/trips/cpu4-config";
		cpu5_config = "/soc/thermal-zones/cpu-0-5-step/trips/cpu5-config";
		cpu6_0_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu6-0-config";
		cpu6_1_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu6-1-config";
		cpu7_0_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu7-0-config";
		cpu7_1_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu7-1-config";
		aoss0_trip = "/soc/thermal-zones/aoss-0-lowf/trips/aoss0-trip";
		q6_hvx_trip0 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-trip0";
		q6_hvx_trip1 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-trip1";
		npu_trip0 = "/soc/thermal-zones/npu-step/trips/npu-trip0";
		skin_modem_trip0 = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip0";
		skin_gold_trip = "/soc/thermal-zones/quiet-therm-step/trips/gold-trip";
		skin_modem_trip1_hvx_gpu = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip1-hvx-gpu";
		skin_modem_trip2 = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip2";
		skin_silver_trip = "/soc/thermal-zones/quiet-therm-step/trips/silver-trip";
		skin_modem_trip3 = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip3";
		tsens0 = "/soc/tsens@c222000";
		tsens1 = "/soc/tsens@c223000";
		icnss = "/soc/qcom,icnss@18800000";
		qfprom = "/soc/qfprom@780000";
		slim_aud = "/soc/slim@62ec0000";
		iommu_slim_aud_ctrl_cb = "/soc/slim@62ec0000/qcom,iommu_slim_ctrl_cb";
		btfmslim_codec = "/soc/slim@62ec0000/wcn3990";
		bluetooth = "/soc/bt_wcn3990";
		llcc_pmu = "/soc/llcc-pmu@90cc000";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6300";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@90cd000";
		cpu0_cpu_l3_lat = "/soc/qcom,cpu0-cpu-l3-lat";
		cpu0_cpu_l3_latmon = "/soc/qcom,cpu0-cpu-l3-latmon";
		cpu6_cpu_l3_lat = "/soc/qcom,cpu6-cpu-l3-lat";
		cpu6_cpu_l3_latmon = "/soc/qcom,cpu6-cpu-l3-latmon";
		cdsp_cdsp_l3_lat = "/soc/qcom,cdsp-cdsp-l3-lat";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu0_cpu_llcc_latmon = "/soc/qcom,cpu0-cpu-llcc-latmon";
		cpu6_cpu_llcc_lat = "/soc/qcom,cpu6-cpu-llcc-lat";
		cpu6_cpu_llcc_latmon = "/soc/qcom,cpu6-cpu-llcc-latmon";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu0_llcc_ddr_latmon = "/soc/qcom,cpu0-llcc-ddr-latmon";
		cpu6_llcc_ddr_lat = "/soc/qcom,cpu6-llcc-ddr-lat";
		cpu6_llcc_ddr_latmon = "/soc/qcom,cpu6-llcc-ddr-latmon";
		cpu0_cpu_ddr_latfloor = "/soc/qcom,cpu0-cpu-ddr-latfloor";
		cpu0_computemon = "/soc/qcom,cpu0-computemon";
		cpu6_cpu_ddr_latfloor = "/soc/qcom,cpu6-cpu-ddr-latfloor";
		cpu6_computemon = "/soc/qcom,cpu6-computemon";
		suspendable_ddr_bw_opp_table = "/soc/suspendable-ddr-bw-opp-table";
		npu_npu_ddr_bw = "/soc/qcom,npu-npu-ddr-bw";
		npu_npu_ddr_bwmon = "/soc/qcom,npu-npu-ddr-bwmon@00060400";
		npudsp_npu_ddr_bw = "/soc/qcom,npudsp-npu-ddr-bw";
		npudsp_npu_ddr_bwmon = "/soc/qcom,npudsp-npu-ddr-bwmon@70300";
		keepalive_opp_table = "/soc/keepalive-opp-table";
		snoc_cnoc_keepalive = "/soc/qcom,snoc_cnoc_keepalive";
		bus_proxy_client = "/soc/qcom,bus_proxy_client";
		gpu_bw_tbl = "/soc/gpu-bw-tbl";
		gpubw = "/soc/qcom,gpubw";
		ufs_phy_gdsc = "/soc/qcom,gdsc@177004";
		usb30_prim_gdsc = "/soc/qcom,gdsc@10f004";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@17d040";
		hlos1_vote_mmnoc_mmu_tbu_sf_gdsc = "/soc/qcom,gdsc@17d044";
		bps_gdsc = "/soc/qcom,gdsc@ad06004";
		ipe_0_gdsc = "/soc/qcom,gdsc@ad07004";
		ife_0_gdsc = "/soc/qcom,gdsc@ad09004";
		ife_1_gdsc = "/soc/qcom,gdsc@ad0a004";
		titan_top_gdsc = "/soc/qcom,gdsc@ad0b134";
		mdss_core_gdsc = "/soc/qcom,gdsc@af03000";
		gpu_cx_hw_ctrl = "/soc/syscon@5091540";
		gpu_gx_domain_addr = "/soc/syscon@5091508";
		gpu_gx_sw_reset = "/soc/syscon@5091008";
		gpu_cx_gdsc = "/soc/qcom,gdsc@509106c";
		gpu_gx_gdsc = "/soc/qcom,gdsc@509100c";
		vcodec0_gdsc = "/soc/qcom,gdsc@ab00874";
		venus_gdsc = "/soc/qcom,gdsc@ab00814";
		npu_core_gdsc = "/soc/qcom,gdsc@9981004";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		secure_carveout_heap = "/soc/qcom,ion/qcom,ion-heap@14";
		kgsl_smmu = "/soc/arm,smmu-kgsl@5040000";
		apps_smmu = "/soc/apps-smmu@0x15000000";
		anoc_1_tbu = "/soc/apps-smmu@0x15000000/anoc_1_tbu@0x15185000";
		anoc_2_tbu = "/soc/apps-smmu@0x15000000/anoc_2_tbu@0x15189000";
		mnoc_hf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_hf_0_tbu@0x1518d000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_sf_0_tbu@0x15191000";
		lpass_noc_tbu = "/soc/apps-smmu@0x15000000/lpass_noc_tbu@0x15195000";
		compute_dsp_0_tbu = "/soc/apps-smmu@0x15000000/compute_dsp_0_tbu@0x15199000";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@8c0000";
		iommu_qupv3_0_geni_se_cb = "/soc/qcom,qupv3_0_geni_se@8c0000/qcom,iommu_qupv3_0_geni_se_cb";
		gpi_dma0 = "/soc/qcom,gpi-dma@800000";
		qupv3_se0_spi = "/soc/spi@880000";
		qupv3_se1_spi = "/soc/spi@884000";
		qupv3_se3_spi = "/soc/spi@88c000";
		qupv3_se5_spi = "/soc/spi@894000";
		qupv3_se0_i2c = "/soc/i2c@880000";
		qupv3_se1_i2c = "/soc/i2c@884000";
		qupv3_se2_i2c = "/soc/i2c@888000";
		qupv3_se3_i2c = "/soc/i2c@88c000";
		qupv3_se4_i2c = "/soc/i2c@890000";
		qupv3_se5_i2c = "/soc/i2c@894000";
		qupv3_se3_4uart = "/soc/qcom,qup_uart@88c000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		iommu_qupv3_1_geni_se_cb = "/soc/qcom,qupv3_1_geni_se@ac0000/qcom,iommu_qupv3_1_geni_se_cb";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		qupv3_se6_spi = "/soc/spi@a80000";
		qupv3_se8_spi = "/soc/spi@a88000";
		qupv3_se10_spi = "/soc/spi@a90000";
		qupv3_se11_spi = "/soc/spi@a94000";
		qupv3_se6_i2c = "/soc/i2c@a80000";
		qupv3_se7_i2c = "/soc/i2c@a84000";
		qupv3_se8_i2c = "/soc/i2c@a88000";
		qupv3_se9_i2c = "/soc/i2c@a8c000";
		fsa4480 = "/soc/i2c@a8c000/fsa4480@42";
		pm8008_8 = "/soc/i2c@a8c000/qcom,pm8008@8";
		pm8008_chip = "/soc/i2c@a8c000/qcom,pm8008@8/qcom,pm8008-chip@900";
		PM8008_EN = "/soc/i2c@a8c000/qcom,pm8008@8/qcom,pm8008-chip@900/qcom,pm8008-chip-en";
		pm8008_gpios = "/soc/i2c@a8c000/qcom,pm8008@8/pinctrl@c000";
		pm8008_gpio1_active = "/soc/i2c@a8c000/qcom,pm8008@8/pinctrl@c000/gpio1_active/pm8008_gpio1_active";
		pm8008_9 = "/soc/i2c@a8c000/qcom,pm8008@9";
		pm8008_regulators = "/soc/i2c@a8c000/qcom,pm8008@9/qcom,pm8008-regulator";
		L1P = "/soc/i2c@a8c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l1@4000";
		L2P = "/soc/i2c@a8c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l2@4100";
		L3P = "/soc/i2c@a8c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l3@4200";
		L4P = "/soc/i2c@a8c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l4@4300";
		L5P = "/soc/i2c@a8c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l5@4400";
		L6P = "/soc/i2c@a8c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l6@4400";
		L7P = "/soc/i2c@a8c000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l7@4400";
		qupv3_se10_i2c = "/soc/i2c@a90000";
		qupv3_se11_i2c = "/soc/i2c@a94000";
		qupv3_se8_2uart = "/soc/qcom,qup_uart@a88000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		msm_bus = "/soc/qcom,kgsl-busmon";
		msm_gpu = "/soc/qcom,kgsl-3d0@5000000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@5040000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@5040000/gfx3d_user";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@5040000/gfx3d_secure";
		gmu = "/soc/qcom,gmu@506a000";
		gmu_user = "/soc/qcom,gmu@506a000/gmu_user";
		gmu_kernel = "/soc/qcom,gmu@506a000/gmu_kernel";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		rsc_apps = "/soc/ad-hoc-bus/rsc-apps";
		rsc_disp = "/soc/ad-hoc-bus/rsc-disp";
		bcm_acv = "/soc/ad-hoc-bus/bcm-acv";
		bcm_alc = "/soc/ad-hoc-bus/bcm-alc";
		bcm_mc0 = "/soc/ad-hoc-bus/bcm-mc0";
		bcm_sh0 = "/soc/ad-hoc-bus/bcm-sh0";
		bcm_mm0 = "/soc/ad-hoc-bus/bcm-mm0";
		bcm_co0 = "/soc/ad-hoc-bus/bcm-co0";
		bcm_ce0 = "/soc/ad-hoc-bus/bcm-ce0";
		bcm_ip0 = "/soc/ad-hoc-bus/bcm-ip0";
		bcm_cn0 = "/soc/ad-hoc-bus/bcm-cn0";
		bcm_mm1 = "/soc/ad-hoc-bus/bcm-mm1";
		bcm_cn1 = "/soc/ad-hoc-bus/bcm-cn1";
		bcm_sh2 = "/soc/ad-hoc-bus/bcm-sh2";
		bcm_mm2 = "/soc/ad-hoc-bus/bcm-mm2";
		bcm_co2 = "/soc/ad-hoc-bus/bcm-co2";
		bcm_qup0 = "/soc/ad-hoc-bus/bcm-qup0";
		bcm_sh3 = "/soc/ad-hoc-bus/bcm-sh3";
		bcm_co3 = "/soc/ad-hoc-bus/bcm-co3";
		bcm_sh4 = "/soc/ad-hoc-bus/bcm-sh4";
		bcm_sn0 = "/soc/ad-hoc-bus/bcm-sn0";
		bcm_sn1 = "/soc/ad-hoc-bus/bcm-sn1";
		bcm_sn2 = "/soc/ad-hoc-bus/bcm-sn2";
		bcm_sn3 = "/soc/ad-hoc-bus/bcm-sn3";
		bcm_sn4 = "/soc/ad-hoc-bus/bcm-sn4";
		bcm_sn7 = "/soc/ad-hoc-bus/bcm-sn7";
		bcm_sn9 = "/soc/ad-hoc-bus/bcm-sn9";
		bcm_sn10 = "/soc/ad-hoc-bus/bcm-sn10";
		bcm_sn12 = "/soc/ad-hoc-bus/bcm-sn12";
		bcm_acv_display = "/soc/ad-hoc-bus/bcm-acv_display";
		bcm_alc_display = "/soc/ad-hoc-bus/bcm-alc_display";
		bcm_mc0_display = "/soc/ad-hoc-bus/bcm-mc0_display";
		bcm_sh0_display = "/soc/ad-hoc-bus/bcm-sh0_display";
		bcm_mm0_display = "/soc/ad-hoc-bus/bcm-mm0_display";
		bcm_mm1_display = "/soc/ad-hoc-bus/bcm-mm1_display";
		bcm_mm2_display = "/soc/ad-hoc-bus/bcm-mm2_display";
		fab_aggre1_noc = "/soc/ad-hoc-bus/fab-aggre1_noc";
		fab_aggre2_noc = "/soc/ad-hoc-bus/fab-aggre2_noc";
		fab_compute_noc = "/soc/ad-hoc-bus/fab-compute_noc";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_dc_noc = "/soc/ad-hoc-bus/fab-dc_noc";
		fab_gem_noc = "/soc/ad-hoc-bus/fab-gem_noc";
		fab_ipa_virt = "/soc/ad-hoc-bus/fab-ipa_virt";
		fab_mc_virt = "/soc/ad-hoc-bus/fab-mc_virt";
		fab_mmss_noc = "/soc/ad-hoc-bus/fab-mmss_noc";
		fab_npu_noc = "/soc/ad-hoc-bus/fab-npu_noc";
		fab_qup_virt = "/soc/ad-hoc-bus/fab-qup_virt";
		fab_system_noc = "/soc/ad-hoc-bus/fab-system_noc";
		fab_gem_noc_display = "/soc/ad-hoc-bus/fab-gem_noc_display";
		fab_mc_virt_display = "/soc/ad-hoc-bus/fab-mc_virt_display";
		fab_mmss_noc_display = "/soc/ad-hoc-bus/fab-mmss_noc_display";
		fab_camnoc_virt = "/soc/ad-hoc-bus/fab-camnoc_virt";
		mas_qhm_a1noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a1noc-cfg";
		mas_qhm_qspi = "/soc/ad-hoc-bus/mas-qhm-qspi";
		mas_qhm_qup_0 = "/soc/ad-hoc-bus/mas-qhm-qup-0";
		mas_xm_emmc = "/soc/ad-hoc-bus/mas-xm-emmc";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_xm_ufs_mem = "/soc/ad-hoc-bus/mas-xm-ufs-mem";
		mas_qhm_a2noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a2noc-cfg";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qup_1 = "/soc/ad-hoc-bus/mas-qhm-qup-1";
		mas_qxm_crypto = "/soc/ad-hoc-bus/mas-qxm-crypto";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mas_qxm_camnoc_hf0_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0-uncomp";
		mas_qxm_camnoc_hf1_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1-uncomp";
		mas_qxm_camnoc_sf_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf-uncomp";
		mas_qnm_npu = "/soc/ad-hoc-bus/mas-qnm-npu";
		mas_qxm_npu_dsp = "/soc/ad-hoc-bus/mas-qxm-npu-dsp";
		mas_qnm_snoc = "/soc/ad-hoc-bus/mas-qnm-snoc";
		mas_xm_qdss_dap = "/soc/ad-hoc-bus/mas-xm-qdss-dap";
		mas_qhm_cnoc_dc_noc = "/soc/ad-hoc-bus/mas-qhm-cnoc-dc-noc";
		mas_acm_apps = "/soc/ad-hoc-bus/mas-acm-apps";
		mas_acm_sys_tcu = "/soc/ad-hoc-bus/mas-acm-sys-tcu";
		mas_qhm_gemnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-gemnoc-cfg";
		mas_qnm_cmpnoc = "/soc/ad-hoc-bus/mas-qnm-cmpnoc";
		mas_qnm_mnoc_hf = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf";
		mas_qnm_mnoc_sf = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf";
		mas_qnm_snoc_gc = "/soc/ad-hoc-bus/mas-qnm-snoc-gc";
		mas_qnm_snoc_sf = "/soc/ad-hoc-bus/mas-qnm-snoc-sf";
		mas_qxm_gpu = "/soc/ad-hoc-bus/mas-qxm-gpu";
		mas_ipa_core_master = "/soc/ad-hoc-bus/mas-ipa-core-master";
		mas_llcc_mc = "/soc/ad-hoc-bus/mas-llcc-mc";
		mas_qhm_mnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-mnoc-cfg";
		mas_qxm_camnoc_hf0 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0";
		mas_qxm_camnoc_hf1 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1";
		mas_qxm_camnoc_sf = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_qxm_rot = "/soc/ad-hoc-bus/mas-qxm-rot";
		mas_qxm_venus0 = "/soc/ad-hoc-bus/mas-qxm-venus0";
		mas_qxm_venus_arm9 = "/soc/ad-hoc-bus/mas-qxm-venus-arm9";
		mas_amm_npu_sys = "/soc/ad-hoc-bus/mas-amm-npu-sys";
		mas_qhm_npu_cfg = "/soc/ad-hoc-bus/mas-qhm-npu-cfg";
		mas_qup_core_master_0 = "/soc/ad-hoc-bus/mas-qup-core-master-0";
		mas_qup_core_master_1 = "/soc/ad-hoc-bus/mas-qup-core-master-1";
		mas_qhm_snoc_cfg = "/soc/ad-hoc-bus/mas-qhm-snoc-cfg";
		mas_qnm_aggre1_noc = "/soc/ad-hoc-bus/mas-qnm-aggre1-noc";
		mas_qnm_aggre2_noc = "/soc/ad-hoc-bus/mas-qnm-aggre2-noc";
		mas_qnm_gemnoc = "/soc/ad-hoc-bus/mas-qnm-gemnoc";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_qnm_mnoc_hf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf_display";
		mas_qnm_mnoc_sf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf_display";
		mas_llcc_mc_display = "/soc/ad-hoc-bus/mas-llcc-mc_display";
		mas_qxm_mdp0_display = "/soc/ad-hoc-bus/mas-qxm-mdp0_display";
		mas_qxm_rot_display = "/soc/ad-hoc-bus/mas-qxm-rot_display";
		slv_qns_a1noc_snoc = "/soc/ad-hoc-bus/slv-qns-a1noc-snoc";
		slv_srvc_aggre1_noc = "/soc/ad-hoc-bus/slv-srvc-aggre1-noc";
		slv_qns_a2noc_snoc = "/soc/ad-hoc-bus/slv-qns-a2noc-snoc";
		slv_srvc_aggre2_noc = "/soc/ad-hoc-bus/slv-srvc-aggre2-noc";
		slv_qns_camnoc_uncomp = "/soc/ad-hoc-bus/slv-qns-camnoc-uncomp";
		slv_qns_cdsp_gemnoc = "/soc/ad-hoc-bus/slv-qns-cdsp-gemnoc";
		slv_qhs_a1_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a1-noc-cfg";
		slv_qhs_a2_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a2-noc-cfg";
		slv_qhs_ahb2phy0 = "/soc/ad-hoc-bus/slv-qhs-ahb2phy0";
		slv_qhs_ahb2phy2 = "/soc/ad-hoc-bus/slv-qhs-ahb2phy2";
		slv_qhs_aop = "/soc/ad-hoc-bus/slv-qhs-aop";
		slv_qhs_aoss = "/soc/ad-hoc-bus/slv-qhs-aoss";
		slv_qhs_boot_rom = "/soc/ad-hoc-bus/slv-qhs-boot-rom";
		slv_qhs_camera_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-cfg";
		slv_qhs_camera_nrt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-nrt-thrott-cfg";
		slv_qhs_camera_rt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-rt-throttle-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_cpr_cx = "/soc/ad-hoc-bus/slv-qhs-cpr-cx";
		slv_qhs_cpr_mx = "/soc/ad-hoc-bus/slv-qhs-cpr-mx";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_dcc_cfg = "/soc/ad-hoc-bus/slv-qhs-dcc-cfg";
		slv_qhs_ddrss_cfg = "/soc/ad-hoc-bus/slv-qhs-ddrss-cfg";
		slv_qhs_display_cfg = "/soc/ad-hoc-bus/slv-qhs-display-cfg";
		slv_qhs_display_rt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-display-rt-throt-cfg";
		slv_qhs_display_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-display-throttle-cfg";
		slv_qhs_emmc_cfg = "/soc/ad-hoc-bus/slv-qhs-emmc-cfg";
		slv_qhs_glm = "/soc/ad-hoc-bus/slv-qhs-glm";
		slv_qhs_gpuss_cfg = "/soc/ad-hoc-bus/slv-qhs-gpuss-cfg";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa = "/soc/ad-hoc-bus/slv-qhs-ipa";
		slv_qhs_mnoc_cfg = "/soc/ad-hoc-bus/slv-qhs-mnoc-cfg";
		slv_qhs_mss_cfg = "/soc/ad-hoc-bus/slv-qhs-mss-cfg";
		slv_qhs_npu_cfg = "/soc/ad-hoc-bus/slv-qhs-npu-cfg";
		slv_qhs_npu_dma_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-npu-dma-throttle-cfg";
		slv_qhs_npu_dsp_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-npu-dsp-throttle-cfg";
		slv_qhs_pdm = "/soc/ad-hoc-bus/slv-qhs-pdm";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qm_cfg = "/soc/ad-hoc-bus/slv-qhs-qm-cfg";
		slv_qhs_qm_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-qm-mpu-cfg";
		slv_qhs_qspi = "/soc/ad-hoc-bus/slv-qhs-qspi";
		slv_qhs_qup0 = "/soc/ad-hoc-bus/slv-qhs-qup0";
		slv_qhs_qup1 = "/soc/ad-hoc-bus/slv-qhs-qup1";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_qhs_security = "/soc/ad-hoc-bus/slv-qhs-security";
		slv_qhs_snoc_cfg = "/soc/ad-hoc-bus/slv-qhs-snoc-cfg";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_tlmm_1 = "/soc/ad-hoc-bus/slv-qhs-tlmm-1";
		slv_qhs_tlmm_2 = "/soc/ad-hoc-bus/slv-qhs-tlmm-2";
		slv_qhs_tlmm_3 = "/soc/ad-hoc-bus/slv-qhs-tlmm-3";
		slv_qhs_ufs_mem_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-mem-cfg";
		slv_qhs_usb3_0 = "/soc/ad-hoc-bus/slv-qhs-usb3-0";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_venus_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-throttle-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_qhs_gemnoc = "/soc/ad-hoc-bus/slv-qhs-gemnoc";
		slv_qhs_llcc = "/soc/ad-hoc-bus/slv-qhs-llcc";
		slv_qhs_mdsp_ms_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-mdsp-ms-mpu-cfg";
		slv_qns_gem_noc_snoc = "/soc/ad-hoc-bus/slv-qns-gem-noc-snoc";
		slv_qns_llcc = "/soc/ad-hoc-bus/slv-qns-llcc";
		slv_srvc_gemnoc = "/soc/ad-hoc-bus/slv-srvc-gemnoc";
		slv_ipa_core_slave = "/soc/ad-hoc-bus/slv-ipa-core-slave";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_qns_mem_noc_hf = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf";
		slv_qns_mem_noc_sf = "/soc/ad-hoc-bus/slv-qns-mem-noc-sf";
		slv_srvc_mnoc = "/soc/ad-hoc-bus/slv-srvc-mnoc";
		slv_qhs_cal_dp0 = "/soc/ad-hoc-bus/slv-qhs-cal-dp0";
		slv_qhs_cp = "/soc/ad-hoc-bus/slv-qhs-cp";
		slv_qhs_dma_bwmon = "/soc/ad-hoc-bus/slv-qhs-dma-bwmon";
		slv_qhs_dpm = "/soc/ad-hoc-bus/slv-qhs-dpm";
		slv_qhs_isense = "/soc/ad-hoc-bus/slv-qhs-isense";
		slv_qhs_llm = "/soc/ad-hoc-bus/slv-qhs-llm";
		slv_qhs_tcm = "/soc/ad-hoc-bus/slv-qhs-tcm";
		slv_qns_npu_sys = "/soc/ad-hoc-bus/slv-qns-npu-sys";
		slv_srvc_noc = "/soc/ad-hoc-bus/slv-srvc-noc";
		slv_qup_core_slave_0 = "/soc/ad-hoc-bus/slv-qup-core-slave-0";
		slv_qup_core_slave_1 = "/soc/ad-hoc-bus/slv-qup-core-slave-1";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_qns_cnoc = "/soc/ad-hoc-bus/slv-qns-cnoc";
		slv_qns_gemnoc_gc = "/soc/ad-hoc-bus/slv-qns-gemnoc-gc";
		slv_qns_gemnoc_sf = "/soc/ad-hoc-bus/slv-qns-gemnoc-sf";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		slv_qns_llcc_display = "/soc/ad-hoc-bus/slv-qns-llcc_display";
		slv_ebi_display = "/soc/ad-hoc-bus/slv-ebi_display";
		slv_qns_mem_noc_hf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf_display";
		slv_qns_mem_noc_sf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-sf_display";
		tlmm = "/soc/pinctrl@3400000";
		ufs_dev_reset_assert = "/soc/pinctrl@3400000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@3400000/ufs_dev_reset_deassert";
		sdc1_clk_on = "/soc/pinctrl@3400000/sdc1_clk_on";
		sdc1_clk_off = "/soc/pinctrl@3400000/sdc1_clk_off";
		sdc1_cmd_on = "/soc/pinctrl@3400000/sdc1_cmd_on";
		sdc1_cmd_off = "/soc/pinctrl@3400000/sdc1_cmd_off";
		sdc1_data_on = "/soc/pinctrl@3400000/sdc1_data_on";
		sdc1_data_off = "/soc/pinctrl@3400000/sdc1_data_off";
		sdc1_rclk_on = "/soc/pinctrl@3400000/sdc1_rclk_on";
		sdc1_rclk_off = "/soc/pinctrl@3400000/sdc1_rclk_off";
		sdc2_clk_on = "/soc/pinctrl@3400000/sdc2_clk_on";
		sdc2_clk_off = "/soc/pinctrl@3400000/sdc2_clk_off";
		sdc2_cmd_on = "/soc/pinctrl@3400000/sdc2_cmd_on";
		sdc2_cmd_off = "/soc/pinctrl@3400000/sdc2_cmd_off";
		sdc2_data_on = "/soc/pinctrl@3400000/sdc2_data_on";
		sdc2_data_off = "/soc/pinctrl@3400000/sdc2_data_off";
		sdc2_cd_on = "/soc/pinctrl@3400000/cd_on";
		sdc2_cd_off = "/soc/pinctrl@3400000/cd_off";
		trigout_a = "/soc/pinctrl@3400000/trigout_a";
		sde_dp_aux_active = "/soc/pinctrl@3400000/sde_dp_aux_active";
		sde_dp_aux_suspend = "/soc/pinctrl@3400000/sde_dp_aux_suspend";
		sde_dp_usbplug_cc_suspend = "/soc/pinctrl@3400000/sde_dp_cc_suspend";
		sde_dp_usbplug_cc_active = "/soc/pinctrl@3400000/sde_dp_usbplug_cc_active";
		qupv3_se0_spi_pins = "/soc/pinctrl@3400000/qupv3_se0_spi_pins";
		qupv3_se0_spi_active = "/soc/pinctrl@3400000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@3400000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_spi_pins = "/soc/pinctrl@3400000/qupv3_se1_spi_pins";
		qupv3_se1_spi_active = "/soc/pinctrl@3400000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_sleep = "/soc/pinctrl@3400000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se3_spi_pins = "/soc/pinctrl@3400000/qupv3_se3_spi_pins";
		qupv3_se3_spi_active = "/soc/pinctrl@3400000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		qupv3_se3_spi_sleep = "/soc/pinctrl@3400000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se5_spi_pins = "/soc/pinctrl@3400000/qupv3_se5_spi_pins";
		qupv3_se5_spi_active = "/soc/pinctrl@3400000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_sleep = "/soc/pinctrl@3400000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se0_i2c_pins = "/soc/pinctrl@3400000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_active = "/soc/pinctrl@3400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		nfc_int_active = "/soc/pinctrl@3400000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@3400000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@3400000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@3400000/nfc/nfc_enable_suspend";
		nfc_clk_req_active = "/soc/pinctrl@3400000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@3400000/nfc/nfc_clk_req_suspend";
		qupv3_se1_i2c_pins = "/soc/pinctrl@3400000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_active = "/soc/pinctrl@3400000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@3400000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@3400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se3_i2c_pins = "/soc/pinctrl@3400000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_active = "/soc/pinctrl@3400000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se4_i2c_pins = "/soc/pinctrl@3400000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_active = "/soc/pinctrl@3400000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se5_i2c_pins = "/soc/pinctrl@3400000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_active = "/soc/pinctrl@3400000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se3_4uart_pins = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins";
		qupv3_se3_default_ctsrtsrx = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_default_ctsrtsrx";
		qupv3_se3_default_tx = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_default_tx";
		qupv3_se3_ctsrx = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_ctsrx";
		qupv3_se3_rts = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_rts";
		qupv3_se3_tx = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_tx";
		qupv3_se6_spi_pins = "/soc/pinctrl@3400000/qupv3_se6_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@3400000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@3400000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se8_spi_pins = "/soc/pinctrl@3400000/qupv3_se8_spi_pins";
		qupv3_se8_spi_active = "/soc/pinctrl@3400000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_sleep = "/soc/pinctrl@3400000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se10_spi_pins = "/soc/pinctrl@3400000/qupv3_se10_spi_pins";
		qupv3_se10_spi_active = "/soc/pinctrl@3400000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_sleep = "/soc/pinctrl@3400000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_spi_pins = "/soc/pinctrl@3400000/qupv3_se11_spi_pins";
		qupv3_se11_spi_active = "/soc/pinctrl@3400000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_sleep = "/soc/pinctrl@3400000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@3400000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_active = "/soc/pinctrl@3400000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se7_i2c_pins = "/soc/pinctrl@3400000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_active = "/soc/pinctrl@3400000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@3400000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_active = "/soc/pinctrl@3400000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se9_i2c_pins = "/soc/pinctrl@3400000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_active = "/soc/pinctrl@3400000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se10_i2c_pins = "/soc/pinctrl@3400000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_active = "/soc/pinctrl@3400000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se11_i2c_pins = "/soc/pinctrl@3400000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_active = "/soc/pinctrl@3400000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		fsa_usbc_ana_en = "/soc/pinctrl@3400000/fsa_usbc_ana_en_n@33/fsa_usbc_ana_en";
		spkr_1_sd_n_sleep = "/soc/pinctrl@3400000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@3400000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@3400000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@3400000/spkr_2_sd_n/spkr_2_sd_n_active";
		wcd_reset_active = "/soc/pinctrl@3400000/wcd_reset_active";
		wcd_reset_sleep = "/soc/pinctrl@3400000/wcd_reset_sleep";
		qupv3_se8_2uart_pins = "/soc/pinctrl@3400000/qupv3_se8_2uart_pins";
		qupv3_se8_2uart_active = "/soc/pinctrl@3400000/qupv3_se8_2uart_pins/qupv3_se8_2uart_active";
		qupv3_se8_2uart_sleep = "/soc/pinctrl@3400000/qupv3_se8_2uart_pins/qupv3_se8_2uart_sleep";
		cci0_active = "/soc/pinctrl@3400000/cci0_active";
		cci0_suspend = "/soc/pinctrl@3400000/cci0_suspend";
		cci1_active = "/soc/pinctrl@3400000/cci1_active";
		cci1_suspend = "/soc/pinctrl@3400000/cci1_suspend";
		cci2_active = "/soc/pinctrl@3400000/cci2_active";
		cci2_suspend = "/soc/pinctrl@3400000/cci2_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@3400000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk0_suspend";
		cam_sensor_rear_active = "/soc/pinctrl@3400000/cam_sensor_rear_active";
		cam_sensor_rear_suspend = "/soc/pinctrl@3400000/cam_sensor_rear_suspend";
		cam_sensor_front_active = "/soc/pinctrl@3400000/cam_sensor_front_active";
		cam_sensor_front_suspend = "/soc/pinctrl@3400000/cam_sensor_front_suspend";
		cam_sensor_rear2_active = "/soc/pinctrl@3400000/cam_sensor_rear2_active";
		cam_sensor_rear2_suspend = "/soc/pinctrl@3400000/cam_sensor_rear2_suspend";
		cam_sensor_tof_active = "/soc/pinctrl@3400000/cam_sensor_tof_active";
		cam_sensor_tof_suspend = "/soc/pinctrl@3400000/cam_sensor_tof_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@3400000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@3400000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@3400000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk4_active = "/soc/pinctrl@3400000/cam_sensor_mclk4_active";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk4_suspend";
		ts_active = "/soc/pinctrl@3400000/pmx_ts_active/ts_active";
		ts_int_suspend = "/soc/pinctrl@3400000/pmx_ts_int_suspend/ts_int_suspend";
		ts_reset_suspend = "/soc/pinctrl@3400000/pmx_ts_reset_suspend/ts_reset_suspend";
		ts_release = "/soc/pinctrl@3400000/pmx_ts_release/ts_release";
		sde_te_active = "/soc/pinctrl@3400000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@3400000/pmx_sde_te/sde_te_suspend";
		pm8008_active = "/soc/pinctrl@3400000/pm8008_active";
		csr = "/soc/csr@6001000";
		audio_etm0 = "/soc/audio_etm0";
		audio_etm0_out_funnel_swao = "/soc/audio_etm0/port/endpoint";
		tpdm_lpass_lpi = "/soc/tpdm@6b26000";
		tpdm_lpss_lpi_out_funnel_swao = "/soc/tpdm@6b26000/port/endpoint";
		tpdm_swao_0 = "/soc/tpdm@6b09000";
		tpdm_swao_0_out_tpda_swao0 = "/soc/tpdm@6b09000/port/endpoint";
		tpdm_swao_1 = "/soc/tpdm@6b0a000";
		tpdm_swao_1_out_tpda_swao1 = "/soc/tpdm@6b0a000/port/endpoint";
		tpdm_vsense = "/soc/tpdm@6834000";
		tpdm_vsense_out_tpda21 = "/soc/tpdm@6834000/port/endpoint";
		tpdm_dcc = "/soc/tpdm@6870000";
		tpdm_dcc_out_tpda22 = "/soc/tpdm@6870000/port/endpoint";
		tpdm_prng = "/soc/tpdm@684c000";
		tpdm_prng_out_tpda23 = "/soc/tpdm@684c000/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_tpda24 = "/soc/tpdm@69d0000/port/endpoint";
		tpdm_lpass = "/soc/tpdm@6844000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@6844000/port/endpoint";
		tpdm_npu = "/soc/tpdm@6c47000";
		tpdm_npu_out_funnel_npu = "/soc/tpdm@6c47000/port/endpoint";
		tpdm_npu_llm = "/soc/tpdm@6c40000";
		tpdm_npu_llm_out_funnel_npu = "/soc/tpdm@6c40000/port/endpoint";
		tpdm_npu_dpm = "/soc/tpdm@6c41000";
		tpdm_npu_dpm_out_funnel_npu = "/soc/tpdm@6c41000/port/endpoint";
		npu_etm0 = "/soc/npu_etm0";
		npu_etm0_out_funnel_npu = "/soc/npu_etm0/port/endpoint";
		tpdm_mdss = "/soc/tpdm@6c60000";
		tpdm_mdss_out_funnel_dlnt = "/soc/tpdm@6c60000/port/endpoint";
		tpdm_dl_north = "/soc/tpdm@6ac0000";
		tpdm_dl_north_out_funnel_dlnt = "/soc/tpdm@6ac0000/port/endpoint";
		tpdm_nav = "/soc/tpdm@6842000";
		tpdm_nav_out_tpda_nav0 = "/soc/tpdm@6842000/port/endpoint";
		modem_etm0 = "/soc/modem_etm0";
		modem_etm0_out_funnel_dlnt = "/soc/modem_etm0/port/endpoint";
		tpdm_modem_0 = "/soc/tpdm@6800000";
		tpdm_modem_0_out_tpda_modem0 = "/soc/tpdm@6800000/port/endpoint";
		tpdm_modem_1 = "/soc/tpdm@6804000";
		tpdm_modem_1_out_tpda_modem1 = "/soc/tpdm@6804000/port/endpoint";
		tpdm_dlct = "/soc/tpdm@6c28000";
		tpdm_dlct_out_funnel_dlct0 = "/soc/tpdm@6c28000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda_dl_center16 = "/soc/tpdm@6850000/port/endpoint";
		tpdm_gpu = "/soc/tpdm@6940000";
		tpdm_gpu_out_funnel_gpu = "/soc/tpdm@6940000/port/endpoint";
		tpdm_ddr = "/soc/tpdm@6f80000";
		tpdm_ddr_out_funnel_ddr0 = "/soc/tpdm@6f80000/port/endpoint";
		tpdm_turing = "/soc/tpdm@6980000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6980000/port/endpoint";
		tpdm_turing_llm = "/soc/tpdm@6981000";
		tpdm_turing_llm_out_funnel_turing = "/soc/tpdm@6981000/port/endpoint";
		turing_etm0 = "/soc/turing_etm0";
		turing_etm0_out_funnel_turing = "/soc/turing_etm0/port/endpoint";
		tpdm_wcss = "/soc/tpdm@69a4000";
		tpdm_wcss_out_funnel_in1 = "/soc/tpdm@69a4000/port/endpoint";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/port/endpoint";
		tpdm_olc = "/soc/tpdm@7830000";
		tpdm_olc_out_tpda_olc0 = "/soc/tpdm@7830000/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_llm_silver0 = "/soc/tpdm@78a0000/port/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_llm_gold0 = "/soc/tpdm@78b0000/port/endpoint";
		tpdm_apss = "/soc/tpdm@7860000";
		tpdm_apss_out_tpda_apss0 = "/soc/tpdm@7860000/port/endpoint";
		funnel_lpass = "/soc/funnel@6846000";
		funnel_lpass_out_funnel_dlct0 = "/soc/funnel@6846000/ports/port@0/endpoint";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@6846000/ports/port@1/endpoint";
		funnel_npu = "/soc/funnel@6c44000";
		funnel_npu_out_funnel_dlct0 = "/soc/funnel@6c44000/ports/port@0/endpoint";
		funnel_npu_in_tpdm_npu = "/soc/funnel@6c44000/ports/port@1/endpoint";
		funnel_npu_in_tpdm_npu_llm = "/soc/funnel@6c44000/ports/port@2/endpoint";
		funnel_npu_in_tpdm_npu_dpm = "/soc/funnel@6c44000/ports/port@3/endpoint";
		funnel_npu_in_npu_etm0 = "/soc/funnel@6c44000/ports/port@4/endpoint";
		tpda_nav = "/soc/tpda@6843000";
		tpda_nav_out_funnel_dlnt = "/soc/tpda@6843000/ports/port@0/endpoint";
		tpda_nav0_in_tpdm_nav = "/soc/tpda@6843000/ports/port@1/endpoint";
		tpda_modem0 = "/soc/tpda@6801000";
		tpda_modem0_out_funnel_modem = "/soc/tpda@6801000/ports/port@0/endpoint";
		tpda_modem0_in_tpdm_modem_0 = "/soc/tpda@6801000/ports/port@1/endpoint";
		tpda_modem1 = "/soc/tpda@6803000";
		tpda_modem1_out_funnel_modem = "/soc/tpda@6803000/ports/port@0/endpoint";
		tpda_modem1_in_tpdm_modem_1 = "/soc/tpda@6803000/ports/port@1/endpoint";
		funnel_modem = "/soc/funnel@6802000";
		funnel_modem_out_funnel_dlnt = "/soc/funnel@6802000/ports/port@0/endpoint";
		funnel_modem_in_tpda_modem0 = "/soc/funnel@6802000/ports/port@1/endpoint";
		funnel_modem_in_tpda_modem1 = "/soc/funnel@6802000/ports/port@2/endpoint";
		funnel_dlnt = "/soc/funnel@6ac5000";
		funnel_dlnt_out_funnel_dlct0 = "/soc/funnel@6ac5000/ports/port@0/endpoint";
		funnel_dlnt_in_tpdm_mdss = "/soc/funnel@6ac5000/ports/port@1/endpoint";
		funnel_dlnt_in_tpdm_dl_north = "/soc/funnel@6ac5000/ports/port@2/endpoint";
		funnel_dlnt_in_tpda_nav = "/soc/funnel@6ac5000/ports/port@3/endpoint";
		funnel_dlnt_in_modem_etm0 = "/soc/funnel@6ac5000/ports/port@4/endpoint";
		funnel_dlnt_in_funnel_modem = "/soc/funnel@6ac5000/ports/port@5/endpoint";
		funnel_dlct0 = "/soc/funnel@6c2d000";
		funnel_dlct0_out_tpda2 = "/soc/funnel@6c2d000/ports/port@0/endpoint";
		funnel_dlct0_out_tpda11 = "/soc/funnel@6c2d000/ports/port@1/endpoint";
		funnel_dlct0_out_tpda12 = "/soc/funnel@6c2d000/ports/port@2/endpoint";
		funnel_dlct0_out_tpda13 = "/soc/funnel@6c2d000/ports/port@3/endpoint";
		funnel_dlct0_out_tpda14 = "/soc/funnel@6c2d000/ports/port@4/endpoint";
		funnel_dlct0_out_tpda15 = "/soc/funnel@6c2d000/ports/port@5/endpoint";
		funnel_dlct0_out_tpda19 = "/soc/funnel@6c2d000/ports/port@6/endpoint";
		funnel_dlct0_out_funnel_qatb = "/soc/funnel@6c2d000/ports/port@7/endpoint";
		funnel_dlct0_in_funnel_lpass = "/soc/funnel@6c2d000/ports/port@8/endpoint";
		funnel_dlct0_in_funnel_npu = "/soc/funnel@6c2d000/ports/port@9/endpoint";
		funnel_dlct0_in_funnel_dlnt = "/soc/funnel@6c2d000/ports/port@10/endpoint";
		funnel_dlct0_in_tpdm_dlct = "/soc/funnel@6c2d000/ports/port@11/endpoint";
		funnel_gpu = "/soc/funnel@6944000";
		funnel_gpu_out_tpda_dl_center = "/soc/funnel@6944000/ports/port@0/endpoint";
		funnel_gpu_in_tpdm_gpu = "/soc/funnel@6944000/ports/port@1/endpoint";
		funnel_ddr0 = "/soc/funnel@6f85000";
		funnel_ddr0_out_tpda_dl_center = "/soc/funnel@6f85000/ports/port@0/endpoint";
		funnel_ddr0_in_tpdm_ddr = "/soc/funnel@6f85000/ports/port@1/endpoint";
		funnel_turing = "/soc/funnel@6983000";
		funnel_turing_out_tpda_dl_center5 = "/soc/funnel@6983000/ports/port@0/endpoint";
		funnel_turing_out_tpda_dl_center6 = "/soc/funnel@6983000/ports/port@1/endpoint";
		funnel_turing_out_funnel_dlct1 = "/soc/funnel@6983000/ports/port@2/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6983000/ports/port@3/endpoint";
		funnel_turing_in_tpdm_turing_llm = "/soc/funnel@6983000/ports/port@4/endpoint";
		funnel_turing_in_turing_etm0 = "/soc/funnel@6983000/ports/port@5/endpoint";
		tpda_dl_center = "/soc/tpda@6c38000";
		tpda_dl_center_out_funnel_dlct1 = "/soc/tpda@6c38000/ports/port@0/endpoint";
		tpda_dl_center16_in_tpdm_pimem = "/soc/tpda@6c38000/ports/port@1/endpoint";
		tpda_dl_center_in_funnel_gpu = "/soc/tpda@6c38000/ports/port@2/endpoint";
		tpda_dl_center_in_funnel_ddr0 = "/soc/tpda@6c38000/ports/port@3/endpoint";
		tpda_dl_center5_in_funnel_turing = "/soc/tpda@6c38000/ports/port@4/endpoint";
		tpda_dl_center6_in_funnel_turing = "/soc/tpda@6c38000/ports/port@5/endpoint";
		funnel_dlct1 = "/soc/funnel@6c39000";
		funnel_dlct1_out_funnel_in1 = "/soc/funnel@6c39000/ports/port@0/endpoint";
		funnel_dlct1_in_tpda_dl_center = "/soc/funnel@6c39000/ports/port@1/endpoint";
		funnel_dlct1_in_funnel_turing = "/soc/funnel@6c39000/ports/port@2/endpoint";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_out_funnel_apss_merge = "/soc/funnel@7800000/ports/port@0/endpoint";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/ports/port@1/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/ports/port@2/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/ports/port@3/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/ports/port@4/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/ports/port@5/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/ports/port@6/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/ports/port@7/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/ports/port@8/endpoint";
		tpda_olc = "/soc/tpda@7832000";
		tpda_olc_out_funnel_apss_merge = "/soc/tpda@7832000/ports/port@0/endpoint";
		tpda_olc0_in_tpdm_olc = "/soc/tpda@7832000/ports/port@1/endpoint";
		tpda_llm_silver = "/soc/tpda@78c0000";
		tpda_silver_out_funnel_apss_merge = "/soc/tpda@78c0000/ports/port@0/endpoint";
		tpda_llm_silver0_in_tpdm_llm_silver = "/soc/tpda@78c0000/ports/port@1/endpoint";
		tpda_llm_gold = "/soc/tpda@78d0000";
		tpda_llm_gold_out_funnel_apss_merge = "/soc/tpda@78d0000/ports/port@0/endpoint";
		tpda_llm_gold0_in_tpdm_llm_gold = "/soc/tpda@78d0000/ports/port@1/endpoint";
		tpda_apss = "/soc/tpda@7862000";
		tpda_apss_out_funnel_apss_merge = "/soc/tpda@7862000/ports/port@0/endpoint";
		tpda_apss0_in_tpdm_apss = "/soc/tpda@7862000/ports/port@1/endpoint";
		funnel_apss_merge = "/soc/funnel@7810000";
		funnel_apss_merge_out_funnel_in1 = "/soc/funnel@7810000/ports/port@0/endpoint";
		funnel_apss_merge_in_funnel_apss = "/soc/funnel@7810000/ports/port@1/endpoint";
		funnel_apss_merge_in_tpda_olc = "/soc/funnel@7810000/ports/port@2/endpoint";
		funnel_apss_merge_in_tpda_llm_silver = "/soc/funnel@7810000/ports/port@3/endpoint";
		funnel_apss_merge_in_tpda_llm_gold = "/soc/funnel@7810000/ports/port@4/endpoint";
		funnel_apss_merge_in_tpda_apss = "/soc/funnel@7810000/ports/port@5/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/ports/port@0/endpoint";
		tpda21_in_tpdm_vsense = "/soc/tpda@6004000/ports/port@1/endpoint";
		tpda22_in_tpdm_dcc = "/soc/tpda@6004000/ports/port@2/endpoint";
		tpda23_in_tpdm_prng = "/soc/tpda@6004000/ports/port@3/endpoint";
		tpda24_in_tpdm_qm = "/soc/tpda@6004000/ports/port@4/endpoint";
		tpda2_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@5/endpoint";
		tpda11_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@6/endpoint";
		tpda12_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@7/endpoint";
		tpda13_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@8/endpoint";
		tpda14_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@9/endpoint";
		tpda15_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@10/endpoint";
		tpda19_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@11/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/ports/port@0/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/ports/port@1/endpoint";
		funnel_qatb_in_funnel_dlct0 = "/soc/funnel@6005000/ports/port@2/endpoint";
		funnel_in0 = "/soc/funnel@6041000";
		funnel_in0_out_funnel_merge = "/soc/funnel@6041000/ports/port@0/endpoint";
		funnel_in0_in_funnel_qatb = "/soc/funnel@6041000/ports/port@1/endpoint";
		funnel_in0_in_stm = "/soc/funnel@6041000/ports/port@2/endpoint";
		funnel_in1 = "/soc/funnel@6042000";
		funnel_in1_out_funnel_merge = "/soc/funnel@6042000/ports/port@0/endpoint";
		funnel_in1_in_funnel_dlct1 = "/soc/funnel@6042000/ports/port@1/endpoint";
		funnel_in1_in_tpdm_wcss = "/soc/funnel@6042000/ports/port@2/endpoint";
		funnel_in1_in_funnel_apss_merge = "/soc/funnel@6042000/ports/port@3/endpoint";
		funnel_merge = "/soc/funnel@6045000";
		funnel_merge_out_funnel_swao = "/soc/funnel@6045000/ports/port@0/endpoint";
		funnel_merge_in_funnel_in0 = "/soc/funnel@6045000/ports/port@1/endpoint";
		funnel_merge_in_funnel_in1 = "/soc/funnel@6045000/ports/port@2/endpoint";
		tpda_swao = "/soc/tpda@6b08000";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b08000/ports/port@0/endpoint";
		tpda_swao0_in_tpdm_swao_0 = "/soc/tpda@6b08000/ports/port@1/endpoint";
		tpda_swao1_in_tpdm_swao_1 = "/soc/tpda@6b08000/ports/port@2/endpoint";
		funnel_swao = "/soc/funnel@6b04000";
		funnel_swao_out_tmc_etf = "/soc/funnel@6b04000/ports/port@0/endpoint";
		funnel_swao_in_audio_etm0 = "/soc/funnel@6b04000/ports/port@1/endpoint";
		funnel_swao_in_tpdm_lpass_lpi = "/soc/funnel@6b04000/ports/port@2/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@6b04000/ports/port@3/endpoint";
		funnel_swao_in_funnel_merge = "/soc/funnel@6b04000/ports/port@4/endpoint";
		tmc_etf = "/soc/tmc@6b05000";
		tmc_etf_out_replicator_swao = "/soc/tmc@6b05000/ports/port@0/endpoint";
		tmc_etf_in_funnel_swao = "/soc/tmc@6b05000/ports/port@1/endpoint";
		replicator_swao = "/soc/replicator@6b06000";
		replicator_swao_out_replicator_qdss = "/soc/replicator@6b06000/ports/port@0/endpoint";
		replicator_swao_out_eud = "/soc/replicator@6b06000/ports/port@1/endpoint";
		replicator_swao_in_tmc_etf = "/soc/replicator@6b06000/ports/port@2/endpoint";
		replicator_qdss = "/soc/replicator@6046000";
		replicator_qdss_out_tmc_etr = "/soc/replicator@6046000/ports/port@0/endpoint";
		replicator_qdss_in_replicator_swao = "/soc/replicator@6046000/ports/port@1/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator_qdss = "/soc/tmc@6048000/port/endpoint";
		cti_apss_cti0 = "/soc/cti@78e0000";
		cti_apss_cti1 = "/soc/cti@78f0000";
		cti_apss_cti2 = "/soc/cti@7900000";
		cti0 = "/soc/cti@6010000";
		cti1 = "/soc/cti@6011000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti2 = "/soc/cti@6012000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti_mss = "/soc/cti@680b000";
		cti_venus = "/soc/cti@6830000";
		cti_lpass_dl_cti = "/soc/cti@6845000";
		cti_gpu_isdb_cti = "/soc/cti@6941000";
		cti_gpu_cortex_m3 = "/soc/cti@6942000";
		cti_turing_dl_cti = "/soc/cti@6982000";
		cti_turing_q6_cti = "/soc/cti@698b000";
		cti_dl_north_cti0 = "/soc/cti@6ac1000";
		cti_dl_north_cti1 = "/soc/cti@6ac2000";
		cti_dl_north_cti2 = "/soc/cti@6ac3000";
		cti_dl_north_cti3 = "/soc/cti@6ac4000";
		cti_swao_cti0 = "/soc/cti@6b00000";
		cti_swao_cti1 = "/soc/cti@6b01000";
		cti_swao_cti2 = "/soc/cti@6b02000";
		cti_swao_cti3 = "/soc/cti@6b03000";
		cti_aop_m3 = "/soc/cti@6b0e000";
		cti_lpass_lpi_cti = "/soc/cti@6b21000";
		cti_lpass_q6_cti = "/soc/cti@6b2B000";
		cti_dlct_cti0 = "/soc/cti@6c2a000";
		cti_dlct_cti1 = "/soc/cti@6C2b000";
		cti_dlct_cti2 = "/soc/cti@6c2c000";
		cti_npu_dl_cti_0 = "/soc/cti@6c42000";
		cti_npu_dl_cti_1 = "/soc/cti@6C43000";
		cti_npu_q6_cti = "/soc/cti@6C4b000";
		cti_sierra_a6_cti = "/soc/cti@6c13000";
		cti_mdss_dl_cti = "/soc/cti@6c61000";
		cti_ddr_dl_0_cti_0 = "/soc/cti@6f82000";
		cti_ddr_dl_0_cti_1 = "/soc/cti@6f83000";
		cti_ddr_dl_0_cti_2 = "/soc/cti@6f84000";
		cti_ddr_dl_1_cti_0 = "/soc/cti@6f90000";
		cti_ddr_dl_1_cti_1 = "/soc/cti@6f91000";
		cti_ddr_dl_1_cti_2 = "/soc/cti@6f92000";
		cti_olc = "/soc/cti@7831000";
		cti_dl_apss = "/soc/cti@7861000";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/port/endpoint";
		swao_csr = "/soc/csr@6b0c000";
		dummy_eud = "/soc/dummy_sink";
		eud_in_replicator_swao = "/soc/dummy_sink/port/endpoint";
		ipcb_tgu = "/soc/tgu@6b0b000";
		VDD_CX_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level";
		S1C_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level";
		pm6150l_s1_level = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level";
		VDD_CX_LEVEL_AO = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level-ao";
		S1C_LEVEL_AO = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level-ao";
		pm6150l_s1_level_ao = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level-ao";
		cx_cdev = "/soc/rpmh-regulator-cxlvl/regulator-cdev";
		VDD_GFX_LEVEL = "/soc/rpmh-regulator-gfxlvl/regulator-pm6150-s2-level";
		S2A_LEVEL = "/soc/rpmh-regulator-gfxlvl/regulator-pm6150-s2-level";
		pm6150_s2_level = "/soc/rpmh-regulator-gfxlvl/regulator-pm6150-s2-level";
		VDD_MX_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level";
		S3A_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level";
		pm6150_s3_level = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level";
		VDD_MX_LEVEL_AO = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level-ao";
		S3A_LEVEL_AO = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level-ao";
		pm6150_s3_level_ao = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level-ao";
		mx_cdev = "/soc/rpmh-regulator-mxlvl/mx-cdev-lvl";
		S1A = "/soc/rpmh-regulator-smpa1/regulator-pm6150-s1";
		pm6150_s1 = "/soc/rpmh-regulator-smpa1/regulator-pm6150-s1";
		S4A = "/soc/rpmh-regulator-smpa4/regulator-pm6150-s4";
		pm6150_s4 = "/soc/rpmh-regulator-smpa4/regulator-pm6150-s4";
		S5A = "/soc/rpmh-regulator-smpa5/regulator-pm6150-s5";
		pm6150_s5 = "/soc/rpmh-regulator-smpa5/regulator-pm6150-s5";
		L1A = "/soc/rpmh-regulator-ldoa1/regulator-pm6150-l1";
		pm6150_l1 = "/soc/rpmh-regulator-ldoa1/regulator-pm6150-l1";
		L2A = "/soc/rpmh-regulator-ldoa2/regulator-pm6150-l2";
		pm6150_l2 = "/soc/rpmh-regulator-ldoa2/regulator-pm6150-l2";
		L3A = "/soc/rpmh-regulator-ldoa3/regulator-pm6150-l3";
		pm6150_l3 = "/soc/rpmh-regulator-ldoa3/regulator-pm6150-l3";
		L4A = "/soc/rpmh-regulator-ldoa4/regulator-pm6150-l4";
		pm6150_l4 = "/soc/rpmh-regulator-ldoa4/regulator-pm6150-l4";
		L5A = "/soc/rpmh-regulator-ldoa5/regulator-pm6150-l5";
		pm6150_l5 = "/soc/rpmh-regulator-ldoa5/regulator-pm6150-l5";
		L6A = "/soc/rpmh-regulator-ldoa6/regulator-pm6150-l6";
		pm6150_l6 = "/soc/rpmh-regulator-ldoa6/regulator-pm6150-l6";
		L7A_LEVEL = "/soc/rpmh-regulator-lmxlvl/regulator-pm6150-l7-level";
		pm6150_l7_level = "/soc/rpmh-regulator-lmxlvl/regulator-pm6150-l7-level";
		L8A_LEVEL = "/soc/rpmh-regulator-lcxlvl/regulator-pm6150-l8-level";
		pm6150_l8_level = "/soc/rpmh-regulator-lcxlvl/regulator-pm6150-l8-level";
		L9A = "/soc/rpmh-regulator-ldoa9/regulator-pm6150-l9";
		pm6150_l9 = "/soc/rpmh-regulator-ldoa9/regulator-pm6150-l9";
		L10A = "/soc/rpmh-regulator-ldoa10/regulator-pm6150-l10";
		pm6150_l10 = "/soc/rpmh-regulator-ldoa10/regulator-pm6150-l10";
		L11A = "/soc/rpmh-regulator-ldoa11/regulator-pm6150-l11";
		pm6150_l11 = "/soc/rpmh-regulator-ldoa11/regulator-pm6150-l11";
		L12A = "/soc/rpmh-regulator-ldoa12/regulator-pm6150-l12";
		pm6150_l12 = "/soc/rpmh-regulator-ldoa12/regulator-pm6150-l12";
		L13A = "/soc/rpmh-regulator-ldoa13/regulator-pm6150-l13";
		pm6150_l13 = "/soc/rpmh-regulator-ldoa13/regulator-pm6150-l13";
		L14A = "/soc/rpmh-regulator-ldoa14/regulator-pm6150-l14";
		pm6150_l14 = "/soc/rpmh-regulator-ldoa14/regulator-pm6150-l14";
		L15A = "/soc/rpmh-regulator-ldoa15/regulator-pm6150-l15";
		pm6150_l15 = "/soc/rpmh-regulator-ldoa15/regulator-pm6150-l15";
		L16A = "/soc/rpmh-regulator-ldoa16/regulator-pm6150-l16";
		pm6150_l16 = "/soc/rpmh-regulator-ldoa16/regulator-pm6150-l16";
		L17A = "/soc/rpmh-regulator-ldoa17/regulator-pm6150-l17";
		pm6150_l17 = "/soc/rpmh-regulator-ldoa17/regulator-pm6150-l17";
		L18A = "/soc/rpmh-regulator-ldoa18/regulator-pm6150-l18";
		pm6150_l18 = "/soc/rpmh-regulator-ldoa18/regulator-pm6150-l18";
		L19A = "/soc/rpmh-regulator-ldoa19/regulator-pm6150-l19";
		pm6150_l19 = "/soc/rpmh-regulator-ldoa19/regulator-pm6150-l19";
		VDD_MSS_LEVEL = "/soc/rpmh-regulator-msslvl/regulator-pm6150l-s7-level";
		S7C_LEVEL = "/soc/rpmh-regulator-msslvl/regulator-pm6150l-s7-level";
		pm6150l_s7_level = "/soc/rpmh-regulator-msslvl/regulator-pm6150l-s7-level";
		S8C = "/soc/rpmh-regulator-smpc8/regulator-pm6150l-s8";
		pm6150l_s8 = "/soc/rpmh-regulator-smpc8/regulator-pm6150l-s8";
		L1C = "/soc/rpmh-regulator-ldoc1/regulator-pm6150l-l1";
		pm6150l_l1 = "/soc/rpmh-regulator-ldoc1/regulator-pm6150l-l1";
		L2C = "/soc/rpmh-regulator-ldoc2/regulator-pm6150l-l2";
		pm6150l_l2 = "/soc/rpmh-regulator-ldoc2/regulator-pm6150l-l2";
		L3C = "/soc/rpmh-regulator-ldoc3/regulator-pm6150l-l3";
		pm6150l_l3 = "/soc/rpmh-regulator-ldoc3/regulator-pm6150l-l3";
		L4C = "/soc/rpmh-regulator-ldoc4/regulator-pm6150l-l4";
		pm6150l_l4 = "/soc/rpmh-regulator-ldoc4/regulator-pm6150l-l4";
		L5C = "/soc/rpmh-regulator-ldoc5/regulator-pm6150l-l5";
		pm6150l_l5 = "/soc/rpmh-regulator-ldoc5/regulator-pm6150l-l5";
		L6C = "/soc/rpmh-regulator-ldoc6/regulator-pm6150l-l6";
		pm6150l_l6 = "/soc/rpmh-regulator-ldoc6/regulator-pm6150l-l6";
		L7C = "/soc/rpmh-regulator-ldoc7/regulator-pm6150l-l7";
		pm6150l_l7 = "/soc/rpmh-regulator-ldoc7/regulator-pm6150l-l7";
		L8C = "/soc/rpmh-regulator-ldoc8/regulator-pm6150l-l8";
		pm6150l_l8 = "/soc/rpmh-regulator-ldoc8/regulator-pm6150l-l8";
		L9C = "/soc/rpmh-regulator-ldoc9/regulator-pm6150l-l9";
		pm6150l_l9 = "/soc/rpmh-regulator-ldoc9/regulator-pm6150l-l9";
		L10C = "/soc/rpmh-regulator-ldoc10/regulator-pm6150l-l10";
		pm6150l_l10 = "/soc/rpmh-regulator-ldoc10/regulator-pm6150l-l10";
		L11C = "/soc/rpmh-regulator-ldoc11/regulator-pm6150l-l11";
		pm6150l_l11 = "/soc/rpmh-regulator-ldoc11/regulator-pm6150l-l11";
		BOB = "/soc/rpmh-regulator-bobc1/regulator-pm6150l-bob";
		pm6150l_bob = "/soc/rpmh-regulator-bobc1/regulator-pm6150l-bob";
		BOB_AO = "/soc/rpmh-regulator-bobc1/regulator-pm6150l-bob_ao";
		pm6150l_bob_ao = "/soc/rpmh-regulator-bobc1/regulator-pm6150l-bob_ao";
		refgen = "/soc/refgen-regulator@88e7000";
		usb0 = "/soc/ssusb@a600000";
		qusb_phy0 = "/soc/qusb@88e3000";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		msm_npu = "/soc/qcom,msm_npu@9800000";
		pcm0 = "/soc/qcom,msm-pcm";
		routing = "/soc/qcom,msm-pcm-routing";
		compr = "/soc/qcom,msm-compr-dsp";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		compress = "/soc/qcom,msm-compress-dsp";
		voip = "/soc/qcom,msm-voip-dsp";
		voice = "/soc/qcom,msm-pcm-voice";
		stub_codec = "/soc/qcom,msm-stub-codec";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_hdmi_ms = "/soc/qcom,msm-dai-q6-hdmi_ms";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_meta_mi2s0 = "/soc/qcom,msm-dai-q6-meta-mi2s-prim";
		dai_meta_mi2s1 = "/soc/qcom,msm-dai-q6-meta-mi2s-sec";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		lsm = "/soc/qcom,msm-lsm-client";
		sb_0_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx";
		sb_0_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx";
		sb_1_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx";
		sb_1_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx";
		sb_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx";
		sb_2_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx";
		sb_3_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx";
		sb_3_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx";
		sb_4_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx";
		sb_4_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx";
		sb_5_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx";
		sb_5_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx";
		sb_6_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sb_9_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-rx";
		sb_9_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		audio_apr = "/soc/qcom,msm-audio-apr";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		lpass_core_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_core_hw";
		lpass_audio_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_audio_hw";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		tx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62620000";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62620000/tx_swr_master";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62600000";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62600000/rx_swr_master";
		wsa_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62640000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62640000/wsa_swr_master";
		atoll_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_proc = "/soc/qmi-tmd-devices/modem/modem_proc";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		cdsp_vdd = "/soc/qmi-tmd-devices/cdsp/cdsp_vdd";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/hvx";
		cam_csiphy0 = "/soc/qcom,csiphy@ac65000";
		cam_csiphy1 = "/soc/qcom,csiphy@ac66000";
		cam_csiphy2 = "/soc/qcom,csiphy@ac67000";
		cam_csiphy3 = "/soc/qcom,csiphy@ac68000";
		cam_cci0 = "/soc/qcom,cci@ac4a000";
		i2c_freq_100Khz = "/soc/qcom,cci@ac4a000/qcom,i2c_standard_mode";
		i2c_freq_400Khz = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_mode";
		i2c_freq_custom = "/soc/qcom,cci@ac4a000/qcom,i2c_custom_mode";
		i2c_freq_1Mhz = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_plus_mode";
		cam_cci1 = "/soc/qcom,cci@ac4b000";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_fast_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_fast_plus_mode";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		lrme_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_lrme/iova-mem-map";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cam_a5 = "/soc/qcom,a5@ac00000";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_bps = "/soc/qcom,bps";
		camera = "/soc/qcom,cpas-cdm0@ac48000";
		cam_csid0 = "/soc/qcom,csid0@acb3000";
		cam_vfe0 = "/soc/qcom,vfe0@acaf000";
		cam_csid1 = "/soc/qcom,csid1@acba000";
		cam_vfe1 = "/soc/qcom,vfe1@acb6000";
		cam_csid_lite = "/soc/qcom,csid-lite@acc8000";
		cam_vfe_lite = "/soc/qcom,vfe-lite@acc4000";
		cam_jpeg_enc = "/soc/qcom,jpegenc@ac4e000";
		cam_jpeg_dma = "/soc/qcom,jpegdma@ac52000";
		cam_ppi0 = "/soc/qcom,ppi0@ace0000";
		cam_ppi1 = "/soc/qcom,ppi0@ace0200";
		cam_ppi2 = "/soc/qcom,ppi0@ace0400";
		cam_ppi3 = "/soc/qcom,ppi0@ace0600";
		cam_lrme = "/soc/qcom,lrme@ac6b000";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi_pll@ae94a00";
		mdss_dp_pll = "/soc/qcom,mdss_dp_pll@ae90000";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		smmu_sde_sec = "/soc/qcom,mdss_mdp@ae00000/qcom,smmu_sde_sec_cb";
		dsi_rm69299_visionox_amoled_video = "/soc/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_rm69299_visionox_amoled_video";
		dsi_rm69299_visionox_amoled_cmd = "/soc/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_rm69299_visionox_amoled_cmd";
		dsi_sim_vid = "/soc/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_sim_video";
		dsi_sim_cmd = "/soc/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_sim_cmd";
		dsi_sim_dsc_375_cmd = "/soc/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_sim_dsc_375_cmd";
		dsi_nt36672c_video = "/soc/qcom,mdss_mdp@ae00000/qcom,mdss_dsi_nt36672c_video";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		mdss_rotator = "/soc/qcom,mdss_rotator@aea8800";
		rot_reg = "/soc/qcom,mdss_rotator@aea8800/qcom,rot-reg-bus";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator@aea8800/qcom,smmu_rot_unsec_cb";
		smmu_rot_sec = "/soc/qcom,mdss_rotator@aea8800/qcom,smmu_rot_sec_cb";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94400";
		sde_dp = "/soc/qcom,dp_display@ae90000";
		dsi_panel_pwr_supply = "/soc/dsi_panel_pwr_supply";
		dsi_panel_pwr_supply_no_labibb = "/soc/dsi_panel_pwr_supply_no_labibb";
		dsi_panel_pwr_supply_labibb_amoled = "/soc/dsi_panel_pwr_supply_labibb_amoled";
		dsi_rm69299_visionox_amoled_vid_display = "/soc/qcom,dsi-display@0";
		dsi_rm69299_visionox_amoled_cmd_display = "/soc/qcom,dsi-display@1";
		dsi_sim_vid_display = "/soc/qcom,dsi-display@2";
		dsi_sim_cmd_display = "/soc/qcom,dsi-display@3";
		dsi_sim_dsc_375_cmd_display = "/soc/qcom,dsi-display@4";
		dsi_nt36672c_video_display = "/soc/qcom,dsi-display@5";
		sde_dsi = "/soc/qcom,dsi-display";
		sde_wb = "/soc/qcom,wb-display@0";
		ext_disp = "/soc/qcom,msm-ext-disp";
		ext_disp_audio_codec = "/soc/qcom,msm-ext-disp/qcom,msm-ext-disp-audio-codec-rx";
		mtp_batterydata = "/soc/qcom,battery-data";
		gpio_key = "/soc/gpio_keys";
		aliases = "/aliases";
		energy_costs = "/energy-costs";
		CPU_COST_0 = "/energy-costs/core-cost0";
		CPU_COST_1 = "/energy-costs/core-cost1";
		CLUSTER_COST_0 = "/energy-costs/cluster-cost0";
		CLUSTER_COST_1 = "/energy-costs/cluster-cost1";
		firmware = "/firmware";
		shared_meta = "/firmware/android/vbmeta";
		android_q_fstab = "/firmware/android/fstab";
		reserved_memory = "/reserved-memory";
		hyp_region = "/reserved-memory/hyp_region@80000000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem@80700000";
		sec_apps_mem = "/reserved-memory/sec_apps_region@808ff000";
		smem_region = "/reserved-memory/smem@80900000";
		removed_region = "/reserved-memory/removed_region@80b00000";
		pil_modem_mem = "/reserved-memory/modem_region@86000000";
		pil_camera_mem = "/reserved-memory/camera_region@8e400000";
		pil_npu_mem = "/reserved-memory/pil_npu_region@8e900000";
		pil_video_mem = "/reserved-memory/pil_video_region@8ee00000";
		pil_cdsp_mem = "/reserved-memory/cdsp_regions@8f300000";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@91100000";
		wlan_fw_mem = "/reserved-memory/wlan_fw_region@93900000";
		pil_ipa_fw_mem = "/reserved-memory/ipa_fw_region@93b00000";
		pil_ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@93b10000";
		pil_gpu_mem = "/reserved-memory/gpu_region@93b15000";
		qseecom_mem = "/reserved-memory/qseecom_region@9e000000";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		cdsp_sec_mem = "/reserved-memory/cdsp_sec_regions@0x9f400000";
		secure_display_memory = "/reserved-memory/secure_display_region";
		cont_splash_memory = "/reserved-memory/cont_splash_region@9c000000";
		dfps_data_memory = "/reserved-memory/dfps_data_region@9d700000";
		disp_rdump_memory = "/reserved-memory/disp_rdump_region@9c000000";
		adsp_mem = "/reserved-memory/adsp_region";
		dump_mem = "/reserved-memory/mem_dump_region";
	};

	sec_abc {
		compatible = "samsung,sec_abc";
		status = "okay";

		gpu {
			gpu,label = "GPU fault";
			gpu,threshold_count = <0x04>;
			gpu,threshold_time = <0x4b0>;
		};

		gpu_page {
			gpu_page,label = "GPU page fault";
			gpu_page,threshold_count = <0x14>;
			gpu_page,threshold_time = <0x4b0>;
		};

		aicl {
			aicl,label = "battery aicl";
			aicl,threshold_count = <0x05>;
			aicl,threshold_time = <0x12c>;
		};
	};

	abc_hub {
		compatible = "samsung,abc_hub";
		status = "okay";

		bootc {
			bootc,time_spec_user = <0x186a0>;
			bootc,time_spec_eng = <0x186a0>;
			bootc,time_spec_fac = <0x186a0>;
		};
	};
};
