<?xml version="1.0" encoding="UTF-8"?>
<cdfg:DBCdfg xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:cdfg="http://www.autoesl.com/DBCdfg" timeStamp="1584911416000">
  <ports id="1" name="fifo_C_drain_in_V_V" type="PortType" originalName="fifo_C_drain_in.V.V" coreName="FIFO_SRL" bitwidth="64" iftype="IfTypeRom">
    <dataOutputObjs>call</dataOutputObjs>
    <dataOutputObjs>call</dataOutputObjs>
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="2" name="fifo_C_drain_out_V_V" type="PortType" originalName="fifo_C_drain_out.V.V" coreName="FIFO_SRL" bitwidth="64" direction="DirOut" iftype="IfTypeRom">
    <dataInputObjs>call</dataInputObjs>
    <dataInputObjs>call</dataInputObjs>
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="3" name="fifo_C_drain_local_in_V" type="PortType" originalName="fifo_C_drain_local_in.V" coreName="FIFO_SRL" bitwidth="32" iftype="IfTypeRom">
    <dataOutputObjs>call</dataOutputObjs>
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <edges id="56" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.3"/>
  <edges id="57" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.0/@node_objs.4"/>
  <edges id="58" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.8/@node_objs.0"/>
  <edges id="61" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.1/@node_objs.0"/>
  <edges id="62" source_obj="//@blocks.1/@node_objs.2" sink_obj="//@blocks.1/@node_objs.0" is_back_edge="1"/>
  <edges id="63" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.1/@node_objs.0" is_back_edge="1"/>
  <edges id="64" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.1/@node_objs.1"/>
  <edges id="67" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.1/@node_objs.2"/>
  <edges id="70" source_obj="//@blocks.1/@node_objs.1" sink_obj="//@blocks.1/@node_objs.3"/>
  <edges id="71" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.1/@node_objs.3"/>
  <edges id="72" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.1/@node_objs.3"/>
  <edges id="73" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.2/@node_objs.0"/>
  <edges id="74" source_obj="//@blocks.7/@node_objs.0" sink_obj="//@blocks.3/@node_objs.0" is_back_edge="1"/>
  <edges id="75" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.3/@node_objs.0" is_back_edge="1"/>
  <edges id="77" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.3/@node_objs.0"/>
  <edges id="78" source_obj="//@blocks.3/@node_objs.3" sink_obj="//@blocks.3/@node_objs.1" is_back_edge="1"/>
  <edges id="79" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.3/@node_objs.1" is_back_edge="1"/>
  <edges id="81" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.3/@node_objs.1"/>
  <edges id="82" source_obj="//@blocks.3/@node_objs.1" sink_obj="//@blocks.3/@node_objs.2"/>
  <edges id="84" source_obj="//@blocks.3/@node_objs.1" sink_obj="//@blocks.3/@node_objs.3"/>
  <edges id="86" source_obj="//@blocks.3/@node_objs.2" sink_obj="//@blocks.3/@node_objs.4"/>
  <edges id="87" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.3/@node_objs.4"/>
  <edges id="88" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.3/@node_objs.4"/>
  <edges id="89" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.4/@node_objs.0"/>
  <edges id="90" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.4/@node_objs.1"/>
  <edges id="91" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.4/@node_objs.1"/>
  <edges id="92" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.4/@node_objs.1"/>
  <edges id="95" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@blocks.5/@node_objs.0"/>
  <edges id="96" source_obj="//@ports.2" sink_obj="//@blocks.5/@node_objs.0"/>
  <edges id="99" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.5/@node_objs.1"/>
  <edges id="100" source_obj="//@ports.0" sink_obj="//@blocks.5/@node_objs.1"/>
  <edges id="101" source_obj="//@blocks.5/@node_objs.1" sink_obj="//@ports.1"/>
  <edges id="102" source_obj="//@blocks.4/@node_objs.0" sink_obj="//@blocks.5/@node_objs.1"/>
  <edges id="103" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.5/@node_objs.2"/>
  <edges id="105" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.6/@node_objs.0"/>
  <edges id="106" source_obj="//@ports.2" sink_obj="//@blocks.6/@node_objs.0"/>
  <edges id="108" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@blocks.6/@node_objs.1"/>
  <edges id="109" source_obj="//@ports.0" sink_obj="//@blocks.6/@node_objs.1"/>
  <edges id="110" source_obj="//@blocks.6/@node_objs.1" sink_obj="//@ports.1"/>
  <edges id="111" source_obj="//@blocks.4/@node_objs.0" sink_obj="//@blocks.6/@node_objs.1"/>
  <edges id="112" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.6/@node_objs.2"/>
  <edges id="113" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.7/@node_objs.0"/>
  <edges id="117" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.7/@node_objs.1"/>
  <edges id="118" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.7/@node_objs.2"/>
  <edges id="119" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.9/@node_objs.0"/>
  <edges id="121" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.9/@node_objs.1"/>
  <edges id="122" source_obj="//@ports.0" sink_obj="//@blocks.9/@node_objs.1"/>
  <edges id="123" source_obj="//@blocks.9/@node_objs.1" sink_obj="//@ports.1"/>
  <edges id="124" source_obj="//@blocks.9/@node_objs.0" sink_obj="//@blocks.9/@node_objs.1"/>
  <edges id="211" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.1"/>
  <edges id="212" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.9"/>
  <edges id="213" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.2"/>
  <edges id="214" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.3"/>
  <edges id="215" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.8"/>
  <edges id="216" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.4"/>
  <edges id="217" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.6"/>
  <edges id="218" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.5"/>
  <edges id="219" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.7"/>
  <edges id="220" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.7"/>
  <edges id="221" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.3" is_back_edge="1"/>
  <edges id="222" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.1" is_back_edge="1"/>
  <blocks id="12" name="arrayctor.loop4.preheader" type="BlockType">
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>.preheader10</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="4" name="inter_trans_en_0" bitwidth="1" opcode="alloca" m_display="0" m_topoIndex="1" m_clusterGroupNumber="-1">
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="8" name="local_C_ping_0_V" lineNumber="696" originalName="local_C_ping[0].V" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="local_C_ping_0_V_U" coreName="RAM" contextFuncName="C_drain_IO_L1_out" bitwidth="64" opcode="alloca" m_display="0" m_topoIndex="2" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="696" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataOutputObjs>call</dataOutputObjs>
      <dataOutputObjs>call</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="9" name="local_C_pong_0_V" lineNumber="697" originalName="local_C_pong[0].V" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="local_C_pong_0_V_U" coreName="RAM" contextFuncName="C_drain_IO_L1_out" bitwidth="64" opcode="alloca" m_display="0" m_topoIndex="3" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="697" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataOutputObjs>call</dataOutputObjs>
      <dataOutputObjs>call</dataOutputObjs>
      <dataOutputObjs>call</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="10" name="inter_trans_en_0_write_ln705" lineNumber="705" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="C_drain_IO_L1_out" opcode="store" m_display="0" m_delay="0.6" m_topoIndex="4" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="705" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>alloca</dataInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="11" name="_ln705" lineNumber="705" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="C_drain_IO_L1_out" opcode="br" m_display="0" m_delay="0.6" m_topoIndex="5" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="705" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <controlInputObjs>.preheader10</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>696</validLinenumbers>
      <validLinenumbers>697</validLinenumbers>
      <validLinenumbers>705</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="18" name=".preheader10" type="BlockType">
    <controlInputObjs>arrayctor.loop4.preheader</controlInputObjs>
    <controlInputObjs>.preheader10.loopexit</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_48</controlOutputObjs>
    <controlOutputObjs>.preheader.preheader</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="13" name="c0_prev" originalName="c0" bitwidth="2" opcode="phi" nodeLabel="1.0" m_display="0" m_topoIndex="6" m_clusterGroupNumber="-1">
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>arrayctor.loop4.preheader</controlInputObjs>
      <controlInputObjs>.preheader10.loopexit</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="14" name="icmp_ln705" lineNumber="705" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="icmp_ln705_fu_146_p2" contextFuncName="C_drain_IO_L1_out" bitwidth="1" opcode="icmp" nodeLabel="1.0" m_display="0" m_delay="0.34" m_topoIndex="7" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="705" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="16" name="c0" lineNumber="705" originalName="c0" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="c0_fu_152_p2" contextFuncName="C_drain_IO_L1_out" bitwidth="2" opcode="add" nodeLabel="1.0" m_display="0" m_delay="0.23" m_topoIndex="8" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="705" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="17" name="_ln705" lineNumber="705" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="C_drain_IO_L1_out" opcode="br" nodeLabel="1.0" m_display="0" m_topoIndex="9" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="705" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>.preheader.preheader</controlInputObjs>
      <controlInputObjs>block_48</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>705</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="20" name=".preheader.preheader" type="BlockType">
    <controlInputObjs>.preheader10</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>.preheader</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="19" name="_ln706" lineNumber="706" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="C_drain_IO_L1_out" opcode="br" nodeLabel="1.0" m_display="0" m_delay="0.6" m_topoIndex="10" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="706" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <controlInputObjs>.preheader</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>706</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="27" name=".preheader" type="BlockType">
    <controlInputObjs>.preheader.preheader</controlInputObjs>
    <controlInputObjs>block_42</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>.preheader10.loopexit</controlOutputObjs>
    <controlOutputObjs>block_30</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="21" name="arb_1" lineNumber="719" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="C_drain_IO_L1_out" bitwidth="1" opcode="phi" nodeLabel="2.0" m_display="0" m_topoIndex="13" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="719" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>xor</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
      <controlInputObjs>block_42</controlInputObjs>
      <controlInputObjs>.preheader.preheader</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="22" name="c1_prev" originalName="c1" bitwidth="2" opcode="phi" nodeLabel="2.0" m_display="0" m_topoIndex="14" m_clusterGroupNumber="-1">
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>block_42</controlInputObjs>
      <controlInputObjs>.preheader.preheader</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="23" name="icmp_ln706" lineNumber="706" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="icmp_ln706_fu_158_p2" contextFuncName="C_drain_IO_L1_out" bitwidth="1" opcode="icmp" nodeLabel="2.0" m_display="0" m_delay="0.34" m_topoIndex="15" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="706" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="25" name="c1" lineNumber="706" originalName="c1" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="c1_fu_164_p2" contextFuncName="C_drain_IO_L1_out" bitwidth="2" opcode="add" nodeLabel="2.0" m_display="0" m_delay="0.23" m_topoIndex="16" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="706" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="26" name="_ln706" lineNumber="706" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="C_drain_IO_L1_out" opcode="br" nodeLabel="2.0" m_display="0" m_topoIndex="17" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="706" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>block_30</controlInputObjs>
      <controlInputObjs>.preheader10.loopexit</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>719</validLinenumbers>
      <validLinenumbers>706</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="30" name="block_30" type="BlockType">
    <controlInputObjs>.preheader</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_38</controlOutputObjs>
    <controlOutputObjs>block_34</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="28" name="inter_trans_en_0_loa" lineNumber="716" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="C_drain_IO_L1_out" bitwidth="1" opcode="load" nodeLabel="2.0" m_display="0" m_topoIndex="18" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="716" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>alloca</dataInputObjs>
      <dataOutputObjs>call</dataOutputObjs>
      <dataOutputObjs>call</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="29" name="_ln711" lineNumber="711" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="C_drain_IO_L1_out" opcode="br" nodeLabel="2.0" m_display="0" m_topoIndex="19" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="711" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>phi</dataInputObjs>
      <controlInputObjs>block_34</controlInputObjs>
      <controlInputObjs>block_38</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>716</validLinenumbers>
      <validLinenumbers>711</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="34" name="block_34" type="BlockType">
    <controlInputObjs>block_30</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_42</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="31" name="_ln712" lineNumber="712" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="grp_C_drain_IO_L1_out_in_fu_130" contextFuncName="C_drain_IO_L1_out" opcode="call" nodeLabel="2.0" nodeLatency="1" m_display="0" m_delay="0.6" m_topoIndex="20" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="712" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>alloca</dataInputObjs>
      <dataInputObjs>fifo_C_drain_local_in_V</dataInputObjs>
      <constName>C_drain_IO_L1_out_in</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="32" name="_ln713" lineNumber="713" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="grp_C_drain_IO_L1_out_in_2_fu_120" contextFuncName="C_drain_IO_L1_out" opcode="call" nodeLabel="2.0" nodeLatency="1" m_display="0" m_delay="0.61" m_topoIndex="21" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="713" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>alloca</dataInputObjs>
      <dataInputObjs>fifo_C_drain_in_V_V</dataInputObjs>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>fifo_C_drain_out_V_V</dataOutputObjs>
      <constName>C_drain_IO_L1_out_in_2</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="33" name="_ln714" lineNumber="714" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="C_drain_IO_L1_out" opcode="br" nodeLabel="3.0" m_display="0" m_topoIndex="25" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="714" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <controlInputObjs>block_42</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>712</validLinenumbers>
      <validLinenumbers>713</validLinenumbers>
      <validLinenumbers>714</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="38" name="block_38" type="BlockType">
    <controlInputObjs>block_30</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_42</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="35" name="_ln715" lineNumber="715" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="grp_C_drain_IO_L1_out_in_fu_130" contextFuncName="C_drain_IO_L1_out" opcode="call" nodeLabel="2.0" nodeLatency="1" m_display="0" m_delay="0.6" m_topoIndex="22" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="715" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>alloca</dataInputObjs>
      <dataInputObjs>fifo_C_drain_local_in_V</dataInputObjs>
      <constName>C_drain_IO_L1_out_in</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="36" name="_ln716" lineNumber="716" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="grp_C_drain_IO_L1_out_in_2_fu_120" contextFuncName="C_drain_IO_L1_out" opcode="call" nodeLabel="2.0" nodeLatency="1" m_display="0" m_delay="0.61" m_topoIndex="23" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="716" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>alloca</dataInputObjs>
      <dataInputObjs>fifo_C_drain_in_V_V</dataInputObjs>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>fifo_C_drain_out_V_V</dataOutputObjs>
      <constName>C_drain_IO_L1_out_in_2</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="37" name="_ln0" opcode="br" nodeLabel="3.0" m_display="0" m_topoIndex="26" m_clusterGroupNumber="-1">
      <controlInputObjs>block_42</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>715</validLinenumbers>
      <validLinenumbers>716</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="42" name="block_42" type="BlockType">
    <controlInputObjs>block_34</controlInputObjs>
    <controlInputObjs>block_38</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>.preheader</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="39" name="xor_ln719" lineNumber="719" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="xor_ln719_fu_170_p2" contextFuncName="C_drain_IO_L1_out" bitwidth="1" opcode="xor" nodeLabel="3.0" m_display="0" m_delay="0.12" m_topoIndex="27" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="719" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="40" name="inter_trans_en_0_write_ln706" lineNumber="706" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="C_drain_IO_L1_out" opcode="store" nodeLabel="3.0" m_display="0" m_delay="0.6" m_topoIndex="28" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="706" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>alloca</dataInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="41" name="_ln706" lineNumber="706" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="C_drain_IO_L1_out" opcode="br" nodeLabel="3.0" m_display="0" m_topoIndex="29" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="706" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <controlInputObjs>.preheader</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>719</validLinenumbers>
      <validLinenumbers>706</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="44" name=".preheader10.loopexit" type="BlockType">
    <controlInputObjs>.preheader</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>.preheader10</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="43" name="_ln0" opcode="br" nodeLabel="2.0" m_display="0" m_topoIndex="24" m_clusterGroupNumber="-1">
      <controlInputObjs>.preheader10</controlInputObjs>
    </node_objs>
  </blocks>
  <blocks id="48" name="block_48" type="BlockType">
    <controlInputObjs>.preheader10</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="45" name="inter_trans_en_0_loa_4" lineNumber="725" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="C_drain_IO_L1_out" bitwidth="1" opcode="load" nodeLabel="1.0" m_display="0" m_topoIndex="11" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="725" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>alloca</dataInputObjs>
      <dataOutputObjs>call</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="46" name="_ln725" lineNumber="725" fileName="src/kernel_xilinx.cpp" fileDirectory=".." rtlName="grp_C_drain_IO_L1_out_in_2_fu_120" contextFuncName="C_drain_IO_L1_out" opcode="call" nodeLabel="1.0" nodeLatency="1" m_display="0" m_delay="0.61" m_topoIndex="12" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="725" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
      <dataInputObjs>alloca</dataInputObjs>
      <dataInputObjs>fifo_C_drain_in_V_V</dataInputObjs>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>fifo_C_drain_out_V_V</dataOutputObjs>
      <constName>C_drain_IO_L1_out_in_2</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="47" name="_ln730" lineNumber="730" fileName="src/kernel_xilinx.cpp" fileDirectory=".." contextFuncName="C_drain_IO_L1_out" opcode="ret" nodeLabel="4.0" m_display="0" m_topoIndex="30" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="src/kernel_xilinx.cpp" linenumber="730" fileDirectory="/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj" functionName="C_drain_IO_L1_out"/>
    </node_objs>
    <fileValidLineNumbers fileName="src/kernel_xilinx.cpp">
      <validLinenumbers>725</validLinenumbers>
      <validLinenumbers>730</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <ScheduleInfo time="0"/>
  <ScheduleInfo time="1"/>
  <ScheduleInfo time="2"/>
  <ScheduleInfo time="3"/>
  <ScheduleInfo time="4"/>
  <regnodes realName="inter_trans_en_0_loa_4_reg_196">
    <nodeIds>45</nodeIds>
  </regnodes>
  <regnodes realName="inter_trans_en_0_reg_181">
    <nodeIds>4</nodeIds>
  </regnodes>
  <regnodes realName="c0_prev_reg_86">
    <nodeIds>13</nodeIds>
  </regnodes>
  <regnodes realName="xor_ln719_reg_214">
    <nodeIds>39</nodeIds>
  </regnodes>
  <regnodes realName="c1_prev_reg_109">
    <nodeIds>22</nodeIds>
  </regnodes>
  <regnodes realName="c1_reg_204">
    <nodeIds>25</nodeIds>
  </regnodes>
  <regnodes realName="arb_1_reg_97">
    <nodeIds>21</nodeIds>
  </regnodes>
  <regnodes realName="c0_reg_191">
    <nodeIds>16</nodeIds>
  </regnodes>
  <regnodes realName="inter_trans_en_0_loa_reg_209">
    <nodeIds>28</nodeIds>
  </regnodes>
  <expressionNodes realName="local_C_ping_0_V_alloca_fu_78">
    <nodeIds>8</nodeIds>
  </expressionNodes>
  <expressionNodes realName="c1_prev_phi_fu_113">
    <nodeIds>22</nodeIds>
  </expressionNodes>
  <expressionNodes realName="arb_1_phi_fu_101">
    <nodeIds>21</nodeIds>
  </expressionNodes>
  <expressionNodes realName="c0_fu_152">
    <nodeIds>16</nodeIds>
  </expressionNodes>
  <expressionNodes realName="local_C_pong_0_V_alloca_fu_82">
    <nodeIds>9</nodeIds>
  </expressionNodes>
  <expressionNodes realName="c1_fu_164">
    <nodeIds>25</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln719_fu_170">
    <nodeIds>39</nodeIds>
  </expressionNodes>
  <expressionNodes realName="c0_prev_phi_fu_90">
    <nodeIds>13</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln705_fu_146">
    <nodeIds>14</nodeIds>
  </expressionNodes>
  <expressionNodes realName="inter_trans_en_0_fu_74">
    <nodeIds>4</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln706_fu_158">
    <nodeIds>23</nodeIds>
  </expressionNodes>
  <moduleNodes realName="grp_C_drain_IO_L1_out_in_fu_130">
    <nodeIds>31</nodeIds>
    <nodeIds>35</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_C_drain_IO_L1_out_in_2_fu_120">
    <nodeIds>46</nodeIds>
    <nodeIds>32</nodeIds>
    <nodeIds>36</nodeIds>
  </moduleNodes>
  <ioNodes realName="store_ln706_store_fu_176">
    <nodeIds>40</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln705_store_fu_141">
    <nodeIds>10</nodeIds>
  </ioNodes>
  <ioNodes realName="grp_load_fu_137">
    <nodeIds>45</nodeIds>
    <nodeIds>28</nodeIds>
  </ioNodes>
  <ioPorts name="fifo_C_drain_in_V_V">
    <contents name="call">
      <nodeIds>32</nodeIds>
      <nodeIds>36</nodeIds>
      <nodeIds>46</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="fifo_C_drain_local_in_V">
    <contents name="call">
      <nodeIds>31</nodeIds>
      <nodeIds>35</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="fifo_C_drain_out_V_V">
    <contents name="call">
      <nodeIds>32</nodeIds>
      <nodeIds>36</nodeIds>
      <nodeIds>46</nodeIds>
    </contents>
  </ioPorts>
  <fsm>
    <states id="1">
      <operations id="4" stage="1" latency="1"/>
      <operations id="5" stage="1" latency="1"/>
      <operations id="6" stage="1" latency="1"/>
      <operations id="7" stage="1" latency="1"/>
      <operations id="8" stage="1" latency="1"/>
      <operations id="9" stage="1" latency="1"/>
      <operations id="10" stage="1" latency="1"/>
      <operations id="11" stage="1" latency="1"/>
    </states>
    <states id="2">
      <operations id="13" stage="1" latency="1"/>
      <operations id="14" stage="1" latency="1"/>
      <operations id="15" stage="1" latency="1"/>
      <operations id="16" stage="1" latency="1"/>
      <operations id="17" stage="1" latency="1"/>
      <operations id="19" stage="1" latency="1"/>
      <operations id="45" stage="1" latency="1"/>
      <operations id="46" stage="2" latency="2"/>
    </states>
    <states id="3">
      <operations id="21" stage="1" latency="1"/>
      <operations id="22" stage="1" latency="1"/>
      <operations id="23" stage="1" latency="1"/>
      <operations id="24" stage="1" latency="1"/>
      <operations id="25" stage="1" latency="1"/>
      <operations id="26" stage="1" latency="1"/>
      <operations id="28" stage="1" latency="1"/>
      <operations id="29" stage="1" latency="1"/>
      <operations id="31" stage="2" latency="2"/>
      <operations id="32" stage="2" latency="2"/>
      <operations id="35" stage="2" latency="2"/>
      <operations id="36" stage="2" latency="2"/>
      <operations id="43" stage="1" latency="1"/>
    </states>
    <states id="4">
      <operations id="31" stage="1" latency="2"/>
      <operations id="32" stage="1" latency="2"/>
      <operations id="33" stage="1" latency="1"/>
      <operations id="35" stage="1" latency="2"/>
      <operations id="36" stage="1" latency="2"/>
      <operations id="37" stage="1" latency="1"/>
      <operations id="39" stage="1" latency="1"/>
      <operations id="40" stage="1" latency="1"/>
      <operations id="41" stage="1" latency="1"/>
    </states>
    <states id="5">
      <operations id="46" stage="1" latency="2"/>
      <operations id="47" stage="1" latency="1"/>
    </states>
    <transitions inState="1" outState="2">
      <condition id="-1"/>
    </transitions>
    <transitions inState="2" outState="5">
      <condition id="-1"/>
    </transitions>
    <transitions inState="2" outState="3">
      <condition id="-1"/>
    </transitions>
    <transitions inState="3" outState="4">
      <condition id="-1"/>
    </transitions>
    <transitions inState="4" outState="3">
      <condition id="-1"/>
    </transitions>
    <transitions inState="3" outState="2">
      <condition id="-1"/>
    </transitions>
  </fsm>
  <CFGRegionsRoot>
    <cfgRegions mId="1" mTag="C_drain_IO_L1_out" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="39" mMaxLatency="44">
      <subRegions>2</subRegions>
      <subRegions>3</subRegions>
      <subRegions>7</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="2" mTag="Entry" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>12</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="3" mTag="Loop 1" mII="-1" mDepth="-1" mMinTripCount="2" mMaxTripCount="2" mMinLatency="36" mMaxLatency="36" mType="1">
      <subRegions>4</subRegions>
      <subRegions>5</subRegions>
      <subRegions>6</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="4" mTag="Region 1" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>18</basicBlocks>
      <basicBlocks>20</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="5" mTag="Loop 1.1" mII="-1" mDepth="-1" mMinTripCount="2" mMaxTripCount="2" mMinLatency="16" mMaxLatency="16" mType="1">
      <basicBlocks>27</basicBlocks>
      <basicBlocks>30</basicBlocks>
      <basicBlocks>34</basicBlocks>
      <basicBlocks>38</basicBlocks>
      <basicBlocks>42</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="6" mTag="Region 2" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>44</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="7" mTag="Return" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="2" mMaxLatency="7">
      <basicBlocks>48</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
  </CFGRegionsRoot>
</cdfg:DBCdfg>
