--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml tp.twx tp.ncd -o tp.twr tp.pcf -ucf top.ucf

Design file:              tp.ncd
Physical constraint file: tp.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
an_in       |    1.755(R)|    1.140(R)|clk_BUFGP         |   0.000|
rst_sd      |    2.467(R)|   -0.503(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |    9.432(R)|clk_BUFGP         |   0.000|
an<1>       |   10.243(R)|clk_BUFGP         |   0.000|
an<2>       |   10.685(R)|clk_BUFGP         |   0.000|
an<3>       |    9.932(R)|clk_BUFGP         |   0.000|
blu_o<0>    |   25.035(R)|clk_BUFGP         |   0.000|
blu_o<1>    |   25.067(R)|clk_BUFGP         |   0.000|
grn_o<0>    |   24.435(R)|clk_BUFGP         |   0.000|
grn_o<1>    |   24.678(R)|clk_BUFGP         |   0.000|
grn_o<2>    |   24.994(R)|clk_BUFGP         |   0.000|
hs          |   12.580(R)|clk_BUFGP         |   0.000|
nq_out      |    6.156(R)|clk_BUFGP         |   0.000|
red_o<0>    |   24.088(R)|clk_BUFGP         |   0.000|
red_o<1>    |   24.368(R)|clk_BUFGP         |   0.000|
red_o<2>    |   25.866(R)|clk_BUFGP         |   0.000|
seg7<0>     |   14.440(R)|clk_BUFGP         |   0.000|
seg7<1>     |   13.955(R)|clk_BUFGP         |   0.000|
seg7<2>     |   14.290(R)|clk_BUFGP         |   0.000|
seg7<3>     |   14.953(R)|clk_BUFGP         |   0.000|
seg7<4>     |   14.531(R)|clk_BUFGP         |   0.000|
seg7<5>     |   13.752(R)|clk_BUFGP         |   0.000|
seg7<6>     |   14.354(R)|clk_BUFGP         |   0.000|
vs          |   13.816(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.890|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May 13 23:06:02 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



