Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Oct 23 15:36:27 2025
| Host         : weslie running 64-bit major release  (build 9200)
| Command      : report_drc -file udp_stack_top_drc_routed.rpt -pb udp_stack_top_drc_routed.pb -rpx udp_stack_top_drc_routed.rpx
| Design       : udp_stack_top
| Device       : xcvu5p-flvb2104-2-i
| Speed File   : -2
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 5
+----------+------------------+----------------------------+--------+
| Rule     | Severity         | Description                | Checks |
+----------+------------------+----------------------------+--------+
| NSTD-1   | Critical Warning | Unspecified I/O Standard   | 1      |
| UCIO-1   | Critical Warning | Unconstrained Logical Port | 1      |
| PDRC-132 | Warning          | SLICE_PairEqSame_A6A5_WARN | 2      |
| PDRC-140 | Warning          | SLICE_PairEqSame_A6A5_WARN | 1      |
+----------+------------------+----------------------------+--------+

2. REPORT DETAILS
-----------------
NSTD-1#1 Critical Warning
Unspecified I/O Standard  
449 out of 449 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: dst_ip_addr[31:0], mac_rx_axis_tdata[63:0], mac_rx_axis_tkeep[7:0],
mac_rx_axis_tlast, mac_rx_axis_tuser, mac_tx_axis_tdata[63:0],
mac_tx_axis_tkeep[7:0], src_ip_addr[31:0], src_mac_addr[47:0],
udp_dst_port[15:0], udp_rx_axis_tdata[63:0], udp_rx_axis_tkeep[7:0],
udp_src_port[15:0], udp_tx_axis_tdata[63:0], udp_tx_axis_tkeep[7:0]
 (the first 15 of 30 listed).
Related violations: <none>

UCIO-1#1 Critical Warning
Unconstrained Logical Port  
449 out of 449 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: dst_ip_addr[31:0], mac_rx_axis_tdata[63:0], mac_rx_axis_tkeep[7:0],
mac_rx_axis_tlast, mac_rx_axis_tuser, mac_tx_axis_tdata[63:0],
mac_tx_axis_tkeep[7:0], src_ip_addr[31:0], src_mac_addr[47:0],
udp_dst_port[15:0], udp_rx_axis_tdata[63:0], udp_rx_axis_tkeep[7:0],
udp_src_port[15:0], udp_tx_axis_tdata[63:0], udp_tx_axis_tkeep[7:0]
 (the first 15 of 30 listed).
Related violations: <none>

PDRC-132#1 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X130Y273 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#2 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X132Y270 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#1 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X127Y271 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>


