{
  "module_name": "pinctrl-rockchip.h",
  "hash_id": "65812085a48a80768de2855c125eb35c9455a05762e32382838a4da257aac72a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/pinctrl-rockchip.h",
  "human_readable_source": " \n \n\n#ifndef _PINCTRL_ROCKCHIP_H\n#define _PINCTRL_ROCKCHIP_H\n\n#define RK_GPIO0_A0\t0\n#define RK_GPIO0_A1\t1\n#define RK_GPIO0_A2\t2\n#define RK_GPIO0_A3\t3\n#define RK_GPIO0_A4\t4\n#define RK_GPIO0_A5\t5\n#define RK_GPIO0_A6\t6\n#define RK_GPIO0_A7\t7\n#define RK_GPIO0_B0\t8\n#define RK_GPIO0_B1\t9\n#define RK_GPIO0_B2\t10\n#define RK_GPIO0_B3\t11\n#define RK_GPIO0_B4\t12\n#define RK_GPIO0_B5\t13\n#define RK_GPIO0_B6\t14\n#define RK_GPIO0_B7\t15\n#define RK_GPIO0_C0\t16\n#define RK_GPIO0_C1\t17\n#define RK_GPIO0_C2\t18\n#define RK_GPIO0_C3\t19\n#define RK_GPIO0_C4\t20\n#define RK_GPIO0_C5\t21\n#define RK_GPIO0_C6\t22\n#define RK_GPIO0_C7\t23\n#define RK_GPIO0_D0\t24\n#define RK_GPIO0_D1\t25\n#define RK_GPIO0_D2\t26\n#define RK_GPIO0_D3\t27\n#define RK_GPIO0_D4\t28\n#define RK_GPIO0_D5\t29\n#define RK_GPIO0_D6\t30\n#define RK_GPIO0_D7\t31\n\n#define RK_GPIO1_A0\t32\n#define RK_GPIO1_A1\t33\n#define RK_GPIO1_A2\t34\n#define RK_GPIO1_A3\t35\n#define RK_GPIO1_A4\t36\n#define RK_GPIO1_A5\t37\n#define RK_GPIO1_A6\t38\n#define RK_GPIO1_A7\t39\n#define RK_GPIO1_B0\t40\n#define RK_GPIO1_B1\t41\n#define RK_GPIO1_B2\t42\n#define RK_GPIO1_B3\t43\n#define RK_GPIO1_B4\t44\n#define RK_GPIO1_B5\t45\n#define RK_GPIO1_B6\t46\n#define RK_GPIO1_B7\t47\n#define RK_GPIO1_C0\t48\n#define RK_GPIO1_C1\t49\n#define RK_GPIO1_C2\t50\n#define RK_GPIO1_C3\t51\n#define RK_GPIO1_C4\t52\n#define RK_GPIO1_C5\t53\n#define RK_GPIO1_C6\t54\n#define RK_GPIO1_C7\t55\n#define RK_GPIO1_D0\t56\n#define RK_GPIO1_D1\t57\n#define RK_GPIO1_D2\t58\n#define RK_GPIO1_D3\t59\n#define RK_GPIO1_D4\t60\n#define RK_GPIO1_D5\t61\n#define RK_GPIO1_D6\t62\n#define RK_GPIO1_D7\t63\n\n#define RK_GPIO2_A0\t64\n#define RK_GPIO2_A1\t65\n#define RK_GPIO2_A2\t66\n#define RK_GPIO2_A3\t67\n#define RK_GPIO2_A4\t68\n#define RK_GPIO2_A5\t69\n#define RK_GPIO2_A6\t70\n#define RK_GPIO2_A7\t71\n#define RK_GPIO2_B0\t72\n#define RK_GPIO2_B1\t73\n#define RK_GPIO2_B2\t74\n#define RK_GPIO2_B3\t75\n#define RK_GPIO2_B4\t76\n#define RK_GPIO2_B5\t77\n#define RK_GPIO2_B6\t78\n#define RK_GPIO2_B7\t79\n#define RK_GPIO2_C0\t80\n#define RK_GPIO2_C1\t81\n#define RK_GPIO2_C2\t82\n#define RK_GPIO2_C3\t83\n#define RK_GPIO2_C4\t84\n#define RK_GPIO2_C5\t85\n#define RK_GPIO2_C6\t86\n#define RK_GPIO2_C7\t87\n#define RK_GPIO2_D0\t88\n#define RK_GPIO2_D1\t89\n#define RK_GPIO2_D2\t90\n#define RK_GPIO2_D3\t91\n#define RK_GPIO2_D4\t92\n#define RK_GPIO2_D5\t93\n#define RK_GPIO2_D6\t94\n#define RK_GPIO2_D7\t95\n\n#define RK_GPIO3_A0\t96\n#define RK_GPIO3_A1\t97\n#define RK_GPIO3_A2\t98\n#define RK_GPIO3_A3\t99\n#define RK_GPIO3_A4\t100\n#define RK_GPIO3_A5\t101\n#define RK_GPIO3_A6\t102\n#define RK_GPIO3_A7\t103\n#define RK_GPIO3_B0\t104\n#define RK_GPIO3_B1\t105\n#define RK_GPIO3_B2\t106\n#define RK_GPIO3_B3\t107\n#define RK_GPIO3_B4\t108\n#define RK_GPIO3_B5\t109\n#define RK_GPIO3_B6\t110\n#define RK_GPIO3_B7\t111\n#define RK_GPIO3_C0\t112\n#define RK_GPIO3_C1\t113\n#define RK_GPIO3_C2\t114\n#define RK_GPIO3_C3\t115\n#define RK_GPIO3_C4\t116\n#define RK_GPIO3_C5\t117\n#define RK_GPIO3_C6\t118\n#define RK_GPIO3_C7\t119\n#define RK_GPIO3_D0\t120\n#define RK_GPIO3_D1\t121\n#define RK_GPIO3_D2\t122\n#define RK_GPIO3_D3\t123\n#define RK_GPIO3_D4\t124\n#define RK_GPIO3_D5\t125\n#define RK_GPIO3_D6\t126\n#define RK_GPIO3_D7\t127\n\n#define RK_GPIO4_A0\t128\n#define RK_GPIO4_A1\t129\n#define RK_GPIO4_A2\t130\n#define RK_GPIO4_A3\t131\n#define RK_GPIO4_A4\t132\n#define RK_GPIO4_A5\t133\n#define RK_GPIO4_A6\t134\n#define RK_GPIO4_A7\t135\n#define RK_GPIO4_B0\t136\n#define RK_GPIO4_B1\t137\n#define RK_GPIO4_B2\t138\n#define RK_GPIO4_B3\t139\n#define RK_GPIO4_B4\t140\n#define RK_GPIO4_B5\t141\n#define RK_GPIO4_B6\t142\n#define RK_GPIO4_B7\t143\n#define RK_GPIO4_C0\t144\n#define RK_GPIO4_C1\t145\n#define RK_GPIO4_C2\t146\n#define RK_GPIO4_C3\t147\n#define RK_GPIO4_C4\t148\n#define RK_GPIO4_C5\t149\n#define RK_GPIO4_C6\t150\n#define RK_GPIO4_C7\t151\n#define RK_GPIO4_D0\t152\n#define RK_GPIO4_D1\t153\n#define RK_GPIO4_D2\t154\n#define RK_GPIO4_D3\t155\n#define RK_GPIO4_D4\t156\n#define RK_GPIO4_D5\t157\n#define RK_GPIO4_D6\t158\n#define RK_GPIO4_D7\t159\n\nenum rockchip_pinctrl_type {\n\tPX30,\n\tRV1108,\n\tRV1126,\n\tRK2928,\n\tRK3066B,\n\tRK3128,\n\tRK3188,\n\tRK3288,\n\tRK3308,\n\tRK3368,\n\tRK3399,\n\tRK3568,\n\tRK3588,\n};\n\n \nstruct rockchip_gpio_regs {\n\tu32 port_dr;\n\tu32 port_ddr;\n\tu32 int_en;\n\tu32 int_mask;\n\tu32 int_type;\n\tu32 int_polarity;\n\tu32 int_bothedge;\n\tu32 int_status;\n\tu32 int_rawstatus;\n\tu32 debounce;\n\tu32 dbclk_div_en;\n\tu32 dbclk_div_con;\n\tu32 port_eoi;\n\tu32 ext_port;\n\tu32 version_id;\n};\n\n \nstruct rockchip_iomux {\n\tint type;\n\tint offset;\n};\n\n \nenum rockchip_pin_drv_type {\n\tDRV_TYPE_IO_DEFAULT = 0,\n\tDRV_TYPE_IO_1V8_OR_3V0,\n\tDRV_TYPE_IO_1V8_ONLY,\n\tDRV_TYPE_IO_1V8_3V0_AUTO,\n\tDRV_TYPE_IO_3V3_ONLY,\n\tDRV_TYPE_MAX\n};\n\n \nenum rockchip_pin_pull_type {\n\tPULL_TYPE_IO_DEFAULT = 0,\n\tPULL_TYPE_IO_1V8_ONLY,\n\tPULL_TYPE_MAX\n};\n\n \nstruct rockchip_drv {\n\tenum rockchip_pin_drv_type\tdrv_type;\n\tint\t\t\t\toffset;\n};\n\n \nstruct rockchip_pin_bank {\n\tstruct device\t\t\t*dev;\n\tvoid __iomem\t\t\t*reg_base;\n\tstruct regmap\t\t\t*regmap_pull;\n\tstruct clk\t\t\t*clk;\n\tstruct clk\t\t\t*db_clk;\n\tint\t\t\t\tirq;\n\tu32\t\t\t\tsaved_masks;\n\tu32\t\t\t\tpin_base;\n\tu8\t\t\t\tnr_pins;\n\tchar\t\t\t\t*name;\n\tu8\t\t\t\tbank_num;\n\tstruct rockchip_iomux\t\tiomux[4];\n\tstruct rockchip_drv\t\tdrv[4];\n\tenum rockchip_pin_pull_type\tpull_type[4];\n\tbool\t\t\t\tvalid;\n\tstruct device_node\t\t*of_node;\n\tstruct rockchip_pinctrl\t\t*drvdata;\n\tstruct irq_domain\t\t*domain;\n\tstruct gpio_chip\t\tgpio_chip;\n\tstruct pinctrl_gpio_range\tgrange;\n\traw_spinlock_t\t\t\tslock;\n\tconst struct rockchip_gpio_regs\t*gpio_regs;\n\tu32\t\t\t\tgpio_type;\n\tu32\t\t\t\ttoggle_edge_mode;\n\tu32\t\t\t\trecalced_mask;\n\tu32\t\t\t\troute_mask;\n\tstruct list_head\t\tdeferred_pins;\n\tstruct mutex\t\t\tdeferred_lock;\n};\n\n \nstruct rockchip_mux_recalced_data {\n\tu8 num;\n\tu8 pin;\n\tu32 reg;\n\tu8 bit;\n\tu8 mask;\n};\n\nenum rockchip_mux_route_location {\n\tROCKCHIP_ROUTE_SAME = 0,\n\tROCKCHIP_ROUTE_PMU,\n\tROCKCHIP_ROUTE_GRF,\n};\n\n \nstruct rockchip_mux_route_data {\n\tu8 bank_num;\n\tu8 pin;\n\tu8 func;\n\tenum rockchip_mux_route_location route_location;\n\tu32 route_offset;\n\tu32 route_val;\n};\n\nstruct rockchip_pin_ctrl {\n\tstruct rockchip_pin_bank\t*pin_banks;\n\tu32\t\t\t\tnr_banks;\n\tu32\t\t\t\tnr_pins;\n\tchar\t\t\t\t*label;\n\tenum rockchip_pinctrl_type\ttype;\n\tint\t\t\t\tgrf_mux_offset;\n\tint\t\t\t\tpmu_mux_offset;\n\tint\t\t\t\tgrf_drv_offset;\n\tint\t\t\t\tpmu_drv_offset;\n\tstruct rockchip_mux_recalced_data *iomux_recalced;\n\tu32\t\t\t\tniomux_recalced;\n\tstruct rockchip_mux_route_data *iomux_routes;\n\tu32\t\t\t\tniomux_routes;\n\n\tint\t(*pull_calc_reg)(struct rockchip_pin_bank *bank,\n\t\t\t\t    int pin_num, struct regmap **regmap,\n\t\t\t\t    int *reg, u8 *bit);\n\tint\t(*drv_calc_reg)(struct rockchip_pin_bank *bank,\n\t\t\t\t    int pin_num, struct regmap **regmap,\n\t\t\t\t    int *reg, u8 *bit);\n\tint\t(*schmitt_calc_reg)(struct rockchip_pin_bank *bank,\n\t\t\t\t    int pin_num, struct regmap **regmap,\n\t\t\t\t    int *reg, u8 *bit);\n};\n\nstruct rockchip_pin_config {\n\tunsigned int\t\tfunc;\n\tunsigned long\t\t*configs;\n\tunsigned int\t\tnconfigs;\n};\n\nenum pin_config_param;\n\nstruct rockchip_pin_deferred {\n\tstruct list_head head;\n\tunsigned int pin;\n\tenum pin_config_param param;\n\tu32 arg;\n};\n\n \nstruct rockchip_pin_group {\n\tconst char\t\t\t*name;\n\tunsigned int\t\t\tnpins;\n\tunsigned int\t\t\t*pins;\n\tstruct rockchip_pin_config\t*data;\n};\n\n \nstruct rockchip_pmx_func {\n\tconst char\t\t*name;\n\tconst char\t\t**groups;\n\tu8\t\t\tngroups;\n};\n\nstruct rockchip_pinctrl {\n\tstruct regmap\t\t\t*regmap_base;\n\tint\t\t\t\treg_size;\n\tstruct regmap\t\t\t*regmap_pull;\n\tstruct regmap\t\t\t*regmap_pmu;\n\tstruct device\t\t\t*dev;\n\tstruct rockchip_pin_ctrl\t*ctrl;\n\tstruct pinctrl_desc\t\tpctl;\n\tstruct pinctrl_dev\t\t*pctl_dev;\n\tstruct rockchip_pin_group\t*groups;\n\tunsigned int\t\t\tngroups;\n\tstruct rockchip_pmx_func\t*functions;\n\tunsigned int\t\t\tnfunctions;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}