Simulator report for lab5
Wed Jun 08 20:38:31 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 207 nodes    ;
; Simulation Coverage         ;      31.40 % ;
; Total Number of Transitions ; 482          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------------------------------+
; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      31.40 % ;
; Total nodes checked                                 ; 207          ;
; Total output ports checked                          ; 207          ;
; Total output ports with complete 1/0-value coverage ; 65           ;
; Total output ports with no 1/0-value coverage       ; 56           ;
; Total output ports with no 1-value coverage         ; 102          ;
; Total output ports with no 0-value coverage         ; 96           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |lab5|ADDR                                                                             ; |lab5|ADDR                                                                             ; out              ;
; |lab5|bus_res[7]                                                                       ; |lab5|bus_res[7]                                                                       ; pin_out          ;
; |lab5|bus_res[6]                                                                       ; |lab5|bus_res[6]                                                                       ; pin_out          ;
; |lab5|bus_res[5]                                                                       ; |lab5|bus_res[5]                                                                       ; pin_out          ;
; |lab5|bus_res[4]                                                                       ; |lab5|bus_res[4]                                                                       ; pin_out          ;
; |lab5|bus_res[3]                                                                       ; |lab5|bus_res[3]                                                                       ; pin_out          ;
; |lab5|bus_res[2]                                                                       ; |lab5|bus_res[2]                                                                       ; pin_out          ;
; |lab5|bus_res[1]                                                                       ; |lab5|bus_res[1]                                                                       ; pin_out          ;
; |lab5|bus_res[0]                                                                       ; |lab5|bus_res[0]                                                                       ; pin_out          ;
; |lab5|WE                                                                               ; |lab5|WE                                                                               ; out              ;
; |lab5|CP                                                                               ; |lab5|CP                                                                               ; out              ;
; |lab5|d[7]                                                                             ; |lab5|d[7]                                                                             ; out              ;
; |lab5|d[5]                                                                             ; |lab5|d[5]                                                                             ; out              ;
; |lab5|d[3]                                                                             ; |lab5|d[3]                                                                             ; out              ;
; |lab5|d[1]                                                                             ; |lab5|d[1]                                                                             ; out              ;
; |lab5|s[0]                                                                             ; |lab5|s[0]                                                                             ; out              ;
; |lab5|LED                                                                              ; |lab5|LED                                                                              ; out              ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~5               ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~5               ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~7               ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~7               ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~13              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~13              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~15              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~15              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~17              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~17              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]~1  ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]~1  ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]    ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~18              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~18              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]~2  ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]~2  ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~35              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~35              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]~3  ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]~3  ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]    ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[6]    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~41              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~41              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~43              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~43              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~49              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~49              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~51              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~51              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~53              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~53              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[5]~5  ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[5]~5  ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[5]    ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[5]    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~54              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~54              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[4]~6  ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[4]~6  ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~71              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~71              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[4]~7  ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[4]~7  ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[4]    ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[4]    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~77              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~77              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~79              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~79              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~85              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~85              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~87              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~87              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~89              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~89              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[3]~9  ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[3]~9  ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[3]    ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[3]    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~90              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~90              ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[2]~10 ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[2]~10 ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~107             ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~107             ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[2]~11 ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[2]~11 ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[2]    ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[2]    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~113             ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~113             ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~115             ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~115             ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~121             ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~121             ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~123             ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~123             ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~125             ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~125             ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[1]~13 ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[1]~13 ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[1]    ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[1]    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~126             ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~126             ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[0]~14 ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[0]~14 ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~143             ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~143             ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[0]~15 ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[0]~15 ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[0]    ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[0]    ; out0             ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                          ; Output Port Name                                                                             ; Output Port Type ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; |lab5|AR_out[6]                                                                                    ; |lab5|AR_out[6]                                                                              ; pin_out          ;
; |lab5|AR_out[4]                                                                                    ; |lab5|AR_out[4]                                                                              ; pin_out          ;
; |lab5|AR_out[2]                                                                                    ; |lab5|AR_out[2]                                                                              ; pin_out          ;
; |lab5|AR_out[0]                                                                                    ; |lab5|AR_out[0]                                                                              ; pin_out          ;
; |lab5|SRAM_out[7]                                                                                  ; |lab5|SRAM_out[7]                                                                            ; pin_out          ;
; |lab5|SRAM_out[5]                                                                                  ; |lab5|SRAM_out[5]                                                                            ; pin_out          ;
; |lab5|SRAM_out[3]                                                                                  ; |lab5|SRAM_out[3]                                                                            ; pin_out          ;
; |lab5|SRAM_out[1]                                                                                  ; |lab5|SRAM_out[1]                                                                            ; pin_out          ;
; |lab5|R0_out[7]                                                                                    ; |lab5|R0_out[7]                                                                              ; pin_out          ;
; |lab5|R0_out[6]                                                                                    ; |lab5|R0_out[6]                                                                              ; pin_out          ;
; |lab5|R0_out[5]                                                                                    ; |lab5|R0_out[5]                                                                              ; pin_out          ;
; |lab5|R0_out[4]                                                                                    ; |lab5|R0_out[4]                                                                              ; pin_out          ;
; |lab5|R0_out[3]                                                                                    ; |lab5|R0_out[3]                                                                              ; pin_out          ;
; |lab5|R0_out[2]                                                                                    ; |lab5|R0_out[2]                                                                              ; pin_out          ;
; |lab5|R0_out[1]                                                                                    ; |lab5|R0_out[1]                                                                              ; pin_out          ;
; |lab5|R0_out[0]                                                                                    ; |lab5|R0_out[0]                                                                              ; pin_out          ;
; |lab5|REG                                                                                          ; |lab5|REG                                                                                    ; out              ;
; |lab5|d[6]                                                                                         ; |lab5|d[6]                                                                                   ; out              ;
; |lab5|d[4]                                                                                         ; |lab5|d[4]                                                                                   ; out              ;
; |lab5|d[2]                                                                                         ; |lab5|d[2]                                                                                   ; out              ;
; |lab5|d[0]                                                                                         ; |lab5|d[0]                                                                                   ; out              ;
; |lab5|s[1]                                                                                         ; |lab5|s[1]                                                                                   ; out              ;
; |lab5|out[7]                                                                                       ; |lab5|out[7]                                                                                 ; pin_out          ;
; |lab5|out[5]                                                                                       ; |lab5|out[5]                                                                                 ; pin_out          ;
; |lab5|out[3]                                                                                       ; |lab5|out[3]                                                                                 ; pin_out          ;
; |lab5|out[1]                                                                                       ; |lab5|out[1]                                                                                 ; pin_out          ;
; |lab5|lpm_latch0:LED_DISP|lpm_latch:lpm_latch_component|latches[7]                                 ; |lab5|lpm_latch0:LED_DISP|lpm_latch:lpm_latch_component|latches[7]                           ; out              ;
; |lab5|lpm_latch0:LED_DISP|lpm_latch:lpm_latch_component|latches[5]                                 ; |lab5|lpm_latch0:LED_DISP|lpm_latch:lpm_latch_component|latches[5]                           ; out              ;
; |lab5|lpm_latch0:LED_DISP|lpm_latch:lpm_latch_component|latches[3]                                 ; |lab5|lpm_latch0:LED_DISP|lpm_latch:lpm_latch_component|latches[3]                           ; out              ;
; |lab5|lpm_latch0:LED_DISP|lpm_latch:lpm_latch_component|latches[1]                                 ; |lab5|lpm_latch0:LED_DISP|lpm_latch:lpm_latch_component|latches[1]                           ; out              ;
; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[7]                                       ; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[7]                                 ; out              ;
; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[6]                                       ; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[6]                                 ; out              ;
; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[5]                                       ; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[5]                                 ; out              ;
; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[4]                                       ; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[4]                                 ; out              ;
; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[3]                                       ; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[3]                                 ; out              ;
; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[2]                                       ; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[2]                                 ; out              ;
; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[1]                                       ; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[1]                                 ; out              ;
; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[0]                                       ; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[0]                                 ; out              ;
; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|ram_block1a1 ; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|q_a[1] ; portadataout0    ;
; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|ram_block1a3 ; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|q_a[3] ; portadataout0    ;
; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|ram_block1a5 ; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|q_a[5] ; portadataout0    ;
; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|ram_block1a7 ; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|q_a[7] ; portadataout0    ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~0                           ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~0                     ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~6                           ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~6                     ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]~0              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]~0        ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~14                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~14                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~20                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~20                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~22                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~22                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~23                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~23                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~24                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~24                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~25                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~25                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~28                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~28                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~30                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~30                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~31                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~31                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~32                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~32                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~33                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~33                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~36                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~36                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~42                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~42                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[5]~4              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[5]~4        ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~50                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~50                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~56                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~56                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~58                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~58                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~59                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~59                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~60                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~60                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~61                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~61                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~64                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~64                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~66                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~66                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~67                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~67                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~68                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~68                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~69                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~69                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~72                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~72                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~78                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~78                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[3]~8              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[3]~8        ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~86                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~86                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~92                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~92                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~94                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~94                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~95                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~95                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~96                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~96                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~97                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~97                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~100                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~100                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~102                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~102                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~103                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~103                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~104                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~104                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~105                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~105                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~108                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~108                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~114                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~114                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[1]~12             ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[1]~12       ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~122                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~122                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~128                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~128                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~130                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~130                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~131                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~131                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~132                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~132                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~133                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~133                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~136                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~136                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~138                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~138                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~139                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~139                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~140                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~140                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~141                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~141                   ; out0             ;
; |lab5|lpm_latch0:AR|lpm_latch:lpm_latch_component|latches[6]                                       ; |lab5|lpm_latch0:AR|lpm_latch:lpm_latch_component|latches[6]                                 ; out              ;
; |lab5|lpm_latch0:AR|lpm_latch:lpm_latch_component|latches[4]                                       ; |lab5|lpm_latch0:AR|lpm_latch:lpm_latch_component|latches[4]                                 ; out              ;
; |lab5|lpm_latch0:AR|lpm_latch:lpm_latch_component|latches[2]                                       ; |lab5|lpm_latch0:AR|lpm_latch:lpm_latch_component|latches[2]                                 ; out              ;
; |lab5|lpm_latch0:AR|lpm_latch:lpm_latch_component|latches[0]                                       ; |lab5|lpm_latch0:AR|lpm_latch:lpm_latch_component|latches[0]                                 ; out              ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                          ; Output Port Name                                                                             ; Output Port Type ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; |lab5|AR_out[7]                                                                                    ; |lab5|AR_out[7]                                                                              ; pin_out          ;
; |lab5|AR_out[5]                                                                                    ; |lab5|AR_out[5]                                                                              ; pin_out          ;
; |lab5|AR_out[3]                                                                                    ; |lab5|AR_out[3]                                                                              ; pin_out          ;
; |lab5|AR_out[1]                                                                                    ; |lab5|AR_out[1]                                                                              ; pin_out          ;
; |lab5|SRAM_out[7]                                                                                  ; |lab5|SRAM_out[7]                                                                            ; pin_out          ;
; |lab5|SRAM_out[6]                                                                                  ; |lab5|SRAM_out[6]                                                                            ; pin_out          ;
; |lab5|SRAM_out[5]                                                                                  ; |lab5|SRAM_out[5]                                                                            ; pin_out          ;
; |lab5|SRAM_out[4]                                                                                  ; |lab5|SRAM_out[4]                                                                            ; pin_out          ;
; |lab5|SRAM_out[3]                                                                                  ; |lab5|SRAM_out[3]                                                                            ; pin_out          ;
; |lab5|SRAM_out[2]                                                                                  ; |lab5|SRAM_out[2]                                                                            ; pin_out          ;
; |lab5|SRAM_out[1]                                                                                  ; |lab5|SRAM_out[1]                                                                            ; pin_out          ;
; |lab5|SRAM_out[0]                                                                                  ; |lab5|SRAM_out[0]                                                                            ; pin_out          ;
; |lab5|R0_out[7]                                                                                    ; |lab5|R0_out[7]                                                                              ; pin_out          ;
; |lab5|R0_out[6]                                                                                    ; |lab5|R0_out[6]                                                                              ; pin_out          ;
; |lab5|R0_out[5]                                                                                    ; |lab5|R0_out[5]                                                                              ; pin_out          ;
; |lab5|R0_out[4]                                                                                    ; |lab5|R0_out[4]                                                                              ; pin_out          ;
; |lab5|R0_out[3]                                                                                    ; |lab5|R0_out[3]                                                                              ; pin_out          ;
; |lab5|R0_out[2]                                                                                    ; |lab5|R0_out[2]                                                                              ; pin_out          ;
; |lab5|R0_out[1]                                                                                    ; |lab5|R0_out[1]                                                                              ; pin_out          ;
; |lab5|R0_out[0]                                                                                    ; |lab5|R0_out[0]                                                                              ; pin_out          ;
; |lab5|out[6]                                                                                       ; |lab5|out[6]                                                                                 ; pin_out          ;
; |lab5|out[4]                                                                                       ; |lab5|out[4]                                                                                 ; pin_out          ;
; |lab5|out[2]                                                                                       ; |lab5|out[2]                                                                                 ; pin_out          ;
; |lab5|out[0]                                                                                       ; |lab5|out[0]                                                                                 ; pin_out          ;
; |lab5|lpm_latch0:LED_DISP|lpm_latch:lpm_latch_component|latches[6]                                 ; |lab5|lpm_latch0:LED_DISP|lpm_latch:lpm_latch_component|latches[6]                           ; out              ;
; |lab5|lpm_latch0:LED_DISP|lpm_latch:lpm_latch_component|latches[4]                                 ; |lab5|lpm_latch0:LED_DISP|lpm_latch:lpm_latch_component|latches[4]                           ; out              ;
; |lab5|lpm_latch0:LED_DISP|lpm_latch:lpm_latch_component|latches[2]                                 ; |lab5|lpm_latch0:LED_DISP|lpm_latch:lpm_latch_component|latches[2]                           ; out              ;
; |lab5|lpm_latch0:LED_DISP|lpm_latch:lpm_latch_component|latches[0]                                 ; |lab5|lpm_latch0:LED_DISP|lpm_latch:lpm_latch_component|latches[0]                           ; out              ;
; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[7]                                       ; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[7]                                 ; out              ;
; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[6]                                       ; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[6]                                 ; out              ;
; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[5]                                       ; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[5]                                 ; out              ;
; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[4]                                       ; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[4]                                 ; out              ;
; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[3]                                       ; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[3]                                 ; out              ;
; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[2]                                       ; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[2]                                 ; out              ;
; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[1]                                       ; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[1]                                 ; out              ;
; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[0]                                       ; |lab5|lpm_latch0:R0|lpm_latch:lpm_latch_component|latches[0]                                 ; out              ;
; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|ram_block1a0 ; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|q_a[0] ; portadataout0    ;
; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|ram_block1a1 ; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|q_a[1] ; portadataout0    ;
; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|ram_block1a2 ; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|q_a[2] ; portadataout0    ;
; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|ram_block1a3 ; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|q_a[3] ; portadataout0    ;
; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|ram_block1a4 ; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|q_a[4] ; portadataout0    ;
; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|ram_block1a5 ; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|q_a[5] ; portadataout0    ;
; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|ram_block1a6 ; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|q_a[6] ; portadataout0    ;
; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|ram_block1a7 ; |lab5|lpm_ram_dq0:SRAM|altsyncram:altsyncram_component|altsyncram_9df1:auto_generated|q_a[7] ; portadataout0    ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~0                           ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~0                     ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~2                           ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~2                     ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~4                           ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~4                     ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]~0              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[7]~0        ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~10                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~10                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~12                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~12                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~20                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~20                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~22                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~22                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~23                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~23                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~28                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~28                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~30                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~30                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~31                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~31                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~36                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~36                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~38                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~38                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~40                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~40                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[5]~4              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[5]~4        ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~46                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~46                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~48                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~48                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~56                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~56                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~58                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~58                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~59                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~59                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~64                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~64                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~66                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~66                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~67                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~67                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~72                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~72                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~74                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~74                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~76                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~76                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[3]~8              ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[3]~8        ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~82                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~82                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~84                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~84                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~92                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~92                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~94                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~94                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~95                          ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~95                    ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~100                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~100                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~102                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~102                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~103                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~103                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~108                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~108                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~110                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~110                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~112                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~112                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[1]~12             ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|result_node[1]~12       ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~118                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~118                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~120                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~120                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~128                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~128                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~130                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~130                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~131                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~131                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~136                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~136                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~138                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~138                   ; out0             ;
; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~139                         ; |lab5|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_j6e:auto_generated|_~139                   ; out0             ;
; |lab5|lpm_latch0:AR|lpm_latch:lpm_latch_component|latches[7]                                       ; |lab5|lpm_latch0:AR|lpm_latch:lpm_latch_component|latches[7]                                 ; out              ;
; |lab5|lpm_latch0:AR|lpm_latch:lpm_latch_component|latches[5]                                       ; |lab5|lpm_latch0:AR|lpm_latch:lpm_latch_component|latches[5]                                 ; out              ;
; |lab5|lpm_latch0:AR|lpm_latch:lpm_latch_component|latches[3]                                       ; |lab5|lpm_latch0:AR|lpm_latch:lpm_latch_component|latches[3]                                 ; out              ;
; |lab5|lpm_latch0:AR|lpm_latch:lpm_latch_component|latches[1]                                       ; |lab5|lpm_latch0:AR|lpm_latch:lpm_latch_component|latches[1]                                 ; out              ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Jun 08 20:38:31 2022
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab5 -c lab5
Info: Using vector source file "D:/code/Quartus/b/lab5/lab5.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      31.40 %
Info: Number of transitions in simulation is 482
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Wed Jun 08 20:38:31 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


