{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698392347887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698392347888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 15:39:07 2023 " "Processing started: Fri Oct 27 15:39:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698392347888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698392347888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cmos4 -c cmos4 " "Command: quartus_sta cmos4 -c cmos4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698392347889 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1698392347974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1698392348368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698392348368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698392348401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698392348401 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_2il3 " "Entity altpll_2il3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349202 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349202 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698392349202 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1tk1 " "Entity dcfifo_1tk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hf9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hf9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349202 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gf9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gf9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349202 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698392349202 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bul1 " "Entity dcfifo_bul1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kf9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kf9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349202 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jf9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jf9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349202 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698392349202 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_g7n1 " "Entity dcfifo_g7n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_bf9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_bf9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349202 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_af9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_af9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349202 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698392349202 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_kuk1 " "Entity dcfifo_kuk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_if9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_if9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349202 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698392349202 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349202 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349202 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1698392349202 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1698392349202 ""}
{ "Info" "ISTA_SDC_FOUND" "ethernet_test.sdc " "Reading SDC File: 'ethernet_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1698392349287 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name source_clk source_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name source_clk source_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349291 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sd\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_sd\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349291 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sd\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_sd\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349291 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349291 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 108 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 108 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349291 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2500 -duty_cycle 50.00 -name \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349291 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349291 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -phase -90.00 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -phase -90.00 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349291 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349291 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349291 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1698392349292 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2_example_top.sdc " "Reading SDC File: 'ddr2_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1698392349294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 1 pnf port " "Ignored filter at ddr2_example_top.sdc(1): pnf could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698392349295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349296 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698392349296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 2 test_complete port " "Ignored filter at ddr2_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698392349296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349296 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698392349296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at ddr2_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698392349296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ddr2_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at ddr2_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349296 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/ddr2_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698392349296 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr2_phy_ddr_timing.sdc " "Reading SDC File: 'ddr2_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1698392349299 ""}
{ "Info" "0" "" "Adding SDC requirements for ddr2_phy instance ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst" {  } {  } 0 0 "Adding SDC requirements for ddr2_phy instance ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst" 0 0 "Quartus II" 0 0 1698392349347 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1698392349409 ""}
{ "Info" "0" "" "Creating scan clock ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" {  } {  } 0 0 "Creating scan clock ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" 0 0 "Quartus II" 0 0 1698392349455 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1698392349557 ""}
{ "Info" "ISTA_SDC_FOUND" "cmos4.sdc " "Reading SDC File: 'cmos4.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1698392349558 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349560 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "e_rxc " "Overwriting existing clock: e_rxc" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349560 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "source_clk " "Overwriting existing clock: source_clk" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349560 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349560 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349560 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 53 m6_camera_pclk port " "Ignored filter at cmos4.sdc(53): m6_camera_pclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698392349561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cmos4.sdc 53 Argument <targets> is an empty collection " "Ignored create_clock at cmos4.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{cmos6_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m6_camera_pclk\}\] " "create_clock -name \{cmos6_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m6_camera_pclk\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349561 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698392349561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 54 m7_camera_pclk port " "Ignored filter at cmos4.sdc(54): m7_camera_pclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698392349561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cmos4.sdc 54 Argument <targets> is an empty collection " "Ignored create_clock at cmos4.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{cmos7_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m7_camera_pclk\}\] " "create_clock -name \{cmos7_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m7_camera_pclk\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349561 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698392349561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 55 m8_camera_pclk port " "Ignored filter at cmos4.sdc(55): m8_camera_pclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698392349561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cmos4.sdc 55 Argument <targets> is an empty collection " "Ignored create_clock at cmos4.sdc(55): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{cmos8_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m8_camera_pclk\}\] " "create_clock -name \{cmos8_pclk\} -period 41.666 -waveform \{ 0.000 20.833 \} \[get_ports \{m8_camera_pclk\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349562 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698392349562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 56 m6_camera_xclk port " "Ignored filter at cmos4.sdc(56): m6_camera_xclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698392349562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 56 m7_camera_xclk port " "Ignored filter at cmos4.sdc(56): m7_camera_xclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698392349562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 56 m8_camera_xclk port " "Ignored filter at cmos4.sdc(56): m8_camera_xclk could not be matched with a port" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698392349562 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349562 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349562 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349563 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349563 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Overwriting existing clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349563 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Overwriting existing clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349563 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349563 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349563 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349563 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349563 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349563 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349563 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349564 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349564 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349564 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349564 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349564 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349564 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349564 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349564 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349564 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349564 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349565 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349565 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349565 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349565 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349565 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349565 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349565 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349565 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349565 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349565 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349565 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349566 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349566 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349566 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349566 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349566 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349566 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349566 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349566 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349566 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349566 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349567 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349567 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349567 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349567 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349567 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " "Overwriting existing clock: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1698392349567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 868 *ws_dgrp\|dffpipe_1f9:dffpipe8\|dffe9a* keeper " "Ignored filter at cmos4.sdc(868): *ws_dgrp\|dffpipe_1f9:dffpipe8\|dffe9a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 868 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698392349584 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 868 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(868): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_1f9:dffpipe8\|dffe9a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_1f9:dffpipe8\|dffe9a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 868 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349584 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 868 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698392349584 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 869 *rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a* keeper " "Ignored filter at cmos4.sdc(869): *rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 869 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698392349587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 869 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(869): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_0f9:dffpipe5\|dffe6a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 869 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349587 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 869 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698392349587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 872 *ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a* keeper " "Ignored filter at cmos4.sdc(872): *ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 872 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698392349588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 872 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(872): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 872 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349588 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 872 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698392349588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 873 *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* keeper " "Ignored filter at cmos4.sdc(873): *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 873 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698392349591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 873 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(873): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 873 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349591 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 873 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698392349591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cmos4.sdc 874 *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* keeper " "Ignored filter at cmos4.sdc(874): *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* could not be matched with a keeper" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 874 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1698392349593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cmos4.sdc 874 Argument <to> is an empty collection " "Ignored set_false_path at cmos4.sdc(874): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*\}\]" {  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 874 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349593 ""}  } { { "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" "" { Text "F:/old_Quartus_File/cmos_eth_v2/cmos4.sdc" 874 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1698392349593 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Node: top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1698392349617 "|top_sdv|top_sd_rw:sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349708 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349708 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1698392349708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349800 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1698392349801 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 12, found: 229), -divide_by (expected: 25, found: 477) " "-multiply_by (expected: 12, found: 229), -divide_by (expected: 25, found: 477)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349803 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349803 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698392349803 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos0_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos0_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos1_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos1_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos2_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos2_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos0_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos0_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos0_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos0_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos1_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos1_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos1_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos1_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos2_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos2_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos2_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos2_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392349806 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1698392349806 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1698392349809 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1698392349828 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1698392350285 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698392350285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.863 " "Worst-case setup slack is -5.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.863            -518.886 e_rxc  " "   -5.863            -518.886 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.599           -1387.017 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.599           -1387.017 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.595              -4.595 n/a  " "   -4.595              -4.595 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.530            -155.287 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.530            -155.287 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.693            -116.110 cmos0_pclk  " "   -3.693            -116.110 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.007             -92.176 cmos1_pclk  " "   -3.007             -92.176 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.613             -79.306 cmos2_pclk  " "   -2.613             -79.306 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.837             -52.862 cmos3_pclk  " "   -1.837             -52.862 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.048              -1.781 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.048              -1.781 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.882             -20.157 cmos4_pclk  " "   -0.882             -20.157 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.397              -3.480 cmos5_pclk  " "   -0.397              -3.480 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    0.002               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    0.050               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    0.528               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.899               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.899               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.968               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    0.968               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.068               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.117               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.117               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.428               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.428               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.477               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.477               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.886               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.886               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.200               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.200               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.597               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.597               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.646               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.646               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.330               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.330               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.869               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   11.869               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.134               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   16.134               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.051               0.000 source_clk  " "   17.051               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.322               0.000 altera_reserved_tck  " "   43.322               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698392350287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.821 " "Worst-case hold slack is -6.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.821            -302.799 cmos0_pclk  " "   -6.821            -302.799 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.337            -274.157 cmos4_pclk  " "   -6.337            -274.157 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.318            -341.281 cmos5_pclk  " "   -6.318            -341.281 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.658            -211.807 cmos3_pclk  " "   -5.658            -211.807 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.179            -167.135 cmos2_pclk  " "   -5.179            -167.135 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.151            -122.977 cmos1_pclk  " "   -4.151            -122.977 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.760              -0.760 e_rxc  " "   -0.760              -0.760 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.285               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    0.305               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    0.342               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.431               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.436               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.453               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.454               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 altera_reserved_tck  " "    0.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.456               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.456               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.468               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 source_clk  " "    0.485               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.505               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.084               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.084               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.131               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.131               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.141               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    1.141               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.188               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    1.188               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.326               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.326               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.373               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.373               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.417               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    1.417               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.646               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    1.646               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698392350362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.771 " "Worst-case recovery slack is -10.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.771           -1167.063 e_rxc  " "  -10.771           -1167.063 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.609           -3982.884 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.609           -3982.884 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.663             -80.028 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.663             -80.028 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 cmos0_pclk  " "    0.440               0.000 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.313               0.000 cmos1_pclk  " "    1.313               0.000 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.054               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.054               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.173               0.000 cmos2_pclk  " "    2.173               0.000 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.655               0.000 cmos3_pclk  " "    2.655               0.000 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.139               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.139               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.237               0.000 cmos4_pclk  " "    3.237               0.000 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.293               0.000 cmos5_pclk  " "    3.293               0.000 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.575               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.575               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.850               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.850               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.055               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.055               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.362               0.000 altera_reserved_tck  " "   48.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698392350393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -5.796 " "Worst-case removal slack is -5.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.796             -14.103 cmos0_pclk  " "   -5.796             -14.103 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.312             -18.496 cmos4_pclk  " "   -5.312             -18.496 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.293             -60.122 cmos5_pclk  " "   -5.293             -60.122 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.633              -9.264 cmos3_pclk  " "   -4.633              -9.264 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.154              -8.306 cmos2_pclk  " "   -4.154              -8.306 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.126              -6.250 cmos1_pclk  " "   -3.126              -6.250 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.507               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.137               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.323               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.323               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.370               0.000 altera_reserved_tck  " "    1.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.543               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    1.543               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.829               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.829               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.979               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.979               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.103               0.000 e_rxc  " "    2.103               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.556               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.556               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698392350425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.799 " "Worst-case minimum pulse width slack is 1.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.799               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.799               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.799               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.799               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.682               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.682               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.707               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1  " "    2.707               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.707               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4  " "    2.707               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.707               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5  " "    2.707               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.707               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7  " "    2.707               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.707               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8  " "    2.707               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17  " "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18  " "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19  " "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2  " "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20  " "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21  " "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22  " "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23  " "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24  " "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3  " "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6  " "    2.708               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.731               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    2.731               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.731               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    2.731               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.767               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12  " "    2.767               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.767               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13  " "    2.767               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.767               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15  " "    2.767               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.767               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16  " "    2.767               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.767               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9  " "    2.767               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.484               0.000 e_rxc  " "    3.484               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.902               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.902               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.716               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.716               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.760               0.000 source_clk  " "    9.760               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.622               0.000 cmos0_pclk  " "   16.622               0.000 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.678               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.678               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.700               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.700               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.097               0.000 cmos1_pclk  " "   20.097               0.000 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.170               0.000 cmos2_pclk  " "   20.170               0.000 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.171               0.000 cmos5_pclk  " "   20.171               0.000 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.225               0.000 cmos4_pclk  " "   20.225               0.000 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.294               0.000 cmos3_pclk  " "   20.294               0.000 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.651               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.651               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.222               0.000 cmos_xclk  " "   37.222               0.000 cmos_xclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.472               0.000 altera_reserved_tck  " "   49.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.697               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "24999.697               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698392350432 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 208 synchronizer chains. " "Report Metastability: Found 208 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698392352436 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698392352436 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (31 violated).  Worst case slack is -0.392 " "Report Timing: Found 100 setup paths (31 violated).  Worst case slack is -0.392" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392352974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392352974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392352974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392352974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392352974 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392352974 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.435 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.435" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353121 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353121 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353121 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353239 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.528 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.528" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353247 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353247 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353247 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353247 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353247 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353247 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353247 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353310 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.646 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.646" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353318 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353318 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.054 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.054" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353389 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353389 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353389 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.187 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.187" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353525 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353525 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353525 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353525 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353525 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353525 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353658 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353658 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.528 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.528" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353668 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353668 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353668 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353746 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 2.597 " "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 2.597" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353755 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353755 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353755 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353863 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.141 " "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.141" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353873 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353873 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.068 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.068" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353996 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392353996 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.084 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392354096 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392354096 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392354096 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392354096 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392354096 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392354096 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1698392354213 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 85C Model)               \|  2.597  1.141" {  } {  } 0 0 "Address Command (Slow 1200mV 85C Model)               \|  2.597  1.141" 0 0 "Quartus II" 0 0 1698392354213 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.068  1.084" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.068  1.084" 0 0 "Quartus II" 0 0 1698392354213 ""}
{ "Info" "0" "" "Mimic (Slow 1200mV 85C Model)                         \|  0.528       " {  } {  } 0 0 "Mimic (Slow 1200mV 85C Model)                         \|  0.528       " 0 0 "Quartus II" 0 0 1698392354213 ""}
{ "Warning" "0" "" "Phy (Slow 1200mV 85C Model)                        \| -0.392  0.435" {  } {  } 0 0 "Phy (Slow 1200mV 85C Model)                        \| -0.392  0.435" 0 0 "Quartus II" 0 0 1698392354213 ""}
{ "Info" "0" "" "Phy Reset (Slow 1200mV 85C Model)                     \|  2.054  1.187" {  } {  } 0 0 "Phy Reset (Slow 1200mV 85C Model)                     \|  2.054  1.187" 0 0 "Quartus II" 0 0 1698392354213 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 85C Model)                  \|  0.045  0.060" {  } {  } 0 0 "Read Capture (Slow 1200mV 85C Model)                  \|  0.045  0.060" 0 0 "Quartus II" 0 0 1698392354213 ""}
{ "Info" "0" "" "Write (Slow 1200mV 85C Model)                         \|  0.044  0.347" {  } {  } 0 0 "Write (Slow 1200mV 85C Model)                         \|  0.044  0.347" 0 0 "Quartus II" 0 0 1698392354213 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Quartus II" 0 0 1698392354214 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1698392354389 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1698392354435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1698392355630 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Node: top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1698392356165 "|top_sdv|top_sd_rw:sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356184 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1698392356184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356192 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1698392356192 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 12, found: 229), -divide_by (expected: 25, found: 477) " "-multiply_by (expected: 12, found: 229), -divide_by (expected: 25, found: 477)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356194 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356194 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356194 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos0_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos0_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos1_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos1_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos2_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos2_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos0_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos0_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos0_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos0_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos1_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos1_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos1_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos1_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos2_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos2_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos2_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos2_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392356196 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1698392356196 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1698392356431 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698392356431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.127 " "Worst-case setup slack is -5.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.127            -867.659 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -5.127            -867.659 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.737            -353.907 e_rxc  " "   -4.737            -353.907 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.250            -146.281 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.250            -146.281 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.127              -4.127 n/a  " "   -4.127              -4.127 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.536            -110.721 cmos0_pclk  " "   -3.536            -110.721 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.914             -88.406 cmos1_pclk  " "   -2.914             -88.406 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.562             -76.962 cmos2_pclk  " "   -2.562             -76.962 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.830             -51.993 cmos3_pclk  " "   -1.830             -51.993 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.978              -1.697 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.978              -1.697 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.969             -22.517 cmos4_pclk  " "   -0.969             -22.517 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.636              -6.358 cmos5_pclk  " "   -0.636              -6.358 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    0.025               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    0.074               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    0.501               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.928               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    0.928               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.087               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.087               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.107               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.107               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.144               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.144               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.443               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.443               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.500               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.009               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.009               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.374               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.374               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.753               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.753               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.810               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.810               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.433               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.433               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.541               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   12.541               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.325               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   16.325               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.340               0.000 source_clk  " "   17.340               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.771               0.000 altera_reserved_tck  " "   43.771               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698392356515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.293 " "Worst-case hold slack is -6.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.293            -280.575 cmos0_pclk  " "   -6.293            -280.575 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.853            -256.482 cmos4_pclk  " "   -5.853            -256.482 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.827            -319.765 cmos5_pclk  " "   -5.827            -319.765 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.236            -197.423 cmos3_pclk  " "   -5.236            -197.423 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.785            -155.502 cmos2_pclk  " "   -4.785            -155.502 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.850            -115.398 cmos1_pclk  " "   -3.850            -115.398 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.718              -0.718 e_rxc  " "   -0.718              -0.718 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.257               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    0.329               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    0.366               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.384               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.386               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.402               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.403               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.403               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.403               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.419               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 source_clk  " "    0.430               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.473               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.069               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    1.069               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.100               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.100               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    1.122               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.153               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.153               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.348               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.348               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.360               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    1.360               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.401               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.401               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.700               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    1.700               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698392356669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.857 " "Worst-case recovery slack is -9.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.857           -1065.240 e_rxc  " "   -9.857           -1065.240 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.100           -3592.858 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -6.100           -3592.858 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.491             -74.967 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.491             -74.967 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 cmos0_pclk  " "    0.368               0.000 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.155               0.000 cmos1_pclk  " "    1.155               0.000 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.941               0.000 cmos2_pclk  " "    1.941               0.000 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.261               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.261               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.391               0.000 cmos3_pclk  " "    2.391               0.000 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.919               0.000 cmos4_pclk  " "    2.919               0.000 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.960               0.000 cmos5_pclk  " "    2.960               0.000 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.443               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    3.443               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.725               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.725               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.984               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    3.984               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.318               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.318               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.663               0.000 altera_reserved_tck  " "   48.663               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698392356783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -5.412 " "Worst-case removal slack is -5.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.412             -13.584 cmos0_pclk  " "   -5.412             -13.584 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.972             -20.966 cmos4_pclk  " "   -4.972             -20.966 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.946             -59.442 cmos5_pclk  " "   -4.946             -59.442 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.355              -8.705 cmos3_pclk  " "   -4.355              -8.705 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.904              -7.803 cmos2_pclk  " "   -3.904              -7.803 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.969              -5.933 cmos1_pclk  " "   -2.969              -5.933 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.473               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.000               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.182               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.182               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.232               0.000 altera_reserved_tck  " "    1.232               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.377               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    1.377               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.636               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.636               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.815               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.815               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.830               0.000 e_rxc  " "    1.830               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.303               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.303               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698392356895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.799 " "Worst-case minimum pulse width slack is 1.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.799               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.799               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.799               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.799               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.297               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.652               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.652               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.701               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.701               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18  " "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23  " "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3  " "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5  " "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6  " "    2.704               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8  " "    2.705               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.730               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    2.730               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.730               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    2.730               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11  " "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13  " "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14  " "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26  " "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31  " "    2.750               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9  " "    2.751               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.324               0.000 e_rxc  " "    3.324               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.858               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.858               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.715               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.715               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.748               0.000 source_clk  " "    9.748               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.763               0.000 cmos0_pclk  " "   16.763               0.000 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.644               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.644               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.701               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.701               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.793               0.000 cmos1_pclk  " "   19.793               0.000 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.825               0.000 cmos2_pclk  " "   19.825               0.000 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.903               0.000 cmos4_pclk  " "   19.903               0.000 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.937               0.000 cmos5_pclk  " "   19.937               0.000 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.039               0.000 cmos3_pclk  " "   20.039               0.000 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.635               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.635               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.222               0.000 cmos_xclk  " "   37.222               0.000 cmos_xclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.333               0.000 altera_reserved_tck  " "   49.333               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.697               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "24999.697               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698392356985 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 208 synchronizer chains. " "Report Metastability: Found 208 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698392372252 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698392372252 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (1 violated).  Worst case slack is -0.029 " "Report Timing: Found 100 setup paths (1 violated).  Worst case slack is -0.029" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373176 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373176 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.385 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.385" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373398 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373398 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373594 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.501 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.501" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373604 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373604 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373745 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.700 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 1.700" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373753 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373753 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.261 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 2.261" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373900 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373900 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373900 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373900 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373900 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392373900 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.090 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 1.090" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374130 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374130 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374356 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374356 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.501 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 0.501" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374366 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374366 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374537 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 2.753 " "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 2.753" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374548 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374548 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374740 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.069 " "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 1.069" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374749 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374749 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374749 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.087 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.087" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374958 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392374958 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.100 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.100" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392375148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392375148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392375148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392375148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392375148 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392375148 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1698392375356 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 0C Model)                \|  2.753  1.069" {  } {  } 0 0 "Address Command (Slow 1200mV 0C Model)                \|  2.753  1.069" 0 0 "Quartus II" 0 0 1698392375356 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.087  1.100" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.087  1.100" 0 0 "Quartus II" 0 0 1698392375356 ""}
{ "Info" "0" "" "Mimic (Slow 1200mV 0C Model)                          \|  0.501       " {  } {  } 0 0 "Mimic (Slow 1200mV 0C Model)                          \|  0.501       " 0 0 "Quartus II" 0 0 1698392375356 ""}
{ "Warning" "0" "" "Phy (Slow 1200mV 0C Model)                         \| -0.029  0.385" {  } {  } 0 0 "Phy (Slow 1200mV 0C Model)                         \| -0.029  0.385" 0 0 "Quartus II" 0 0 1698392375356 ""}
{ "Info" "0" "" "Phy Reset (Slow 1200mV 0C Model)                      \|  2.261  1.090" {  } {  } 0 0 "Phy Reset (Slow 1200mV 0C Model)                      \|  2.261  1.090" 0 0 "Quartus II" 0 0 1698392375356 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 0C Model)                   \|  0.001  0.016" {  } {  } 0 0 "Read Capture (Slow 1200mV 0C Model)                   \|  0.001  0.016" 0 0 "Quartus II" 0 0 1698392375356 ""}
{ "Info" "0" "" "Write (Slow 1200mV 0C Model)                          \|  0.063  0.367" {  } {  } 0 0 "Write (Slow 1200mV 0C Model)                          \|  0.063  0.367" 0 0 "Quartus II" 0 0 1698392375356 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Quartus II" 0 0 1698392375356 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1698392375722 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "Node: top_sd_rw:sd_rw\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1698392376176 "|top_sdv|top_sd_rw:sd_rw|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[0\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376194 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout " "Cell: ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|dpio\|dqs\[1\].dqs_ddio_out  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376194 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1698392376194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376203 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1698392376203 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 12, found: 229), -divide_by (expected: 25, found: 477) " "-multiply_by (expected: 12, found: 229), -divide_by (expected: 25, found: 477)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376205 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376205 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376205 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos0_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos0_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos1_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos1_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold cmos2_pclk (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) 0.100 0.110 " "Hold clock transfer from cmos2_pclk (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) 0.000 0.110 " "Hold clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos0_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos0_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos0_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos0_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos1_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos1_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos1_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos1_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos2_pclk (Rise) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos2_pclk (Rise) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) cmos2_pclk (Fall) 0.100 0.110 " "Setup clock transfer from ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to cmos2_pclk (Fall) has uncertainty 0.100 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1698392376206 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1698392376206 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1698392376273 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698392376273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.486 " "Worst-case setup slack is -2.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.486            -185.472 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.486            -185.472 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.096              -2.096 n/a  " "   -2.096              -2.096 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.030             -68.404 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.030             -68.404 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.719             -52.070 cmos0_pclk  " "   -1.719             -52.070 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -40.983 cmos1_pclk  " "   -1.403             -40.983 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.269             -36.427 cmos2_pclk  " "   -1.269             -36.427 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.932             -24.969 cmos3_pclk  " "   -0.932             -24.969 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.542             -11.709 cmos4_pclk  " "   -0.542             -11.709 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289              -4.533 cmos5_pclk  " "   -0.289              -4.533 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    0.189               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    0.238               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 e_rxc  " "    0.504               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.666               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.254               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.254               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.278               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.506               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    1.506               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.553               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.553               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.577               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.577               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.983               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    1.983               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.479               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.479               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.766               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.766               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.169               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    3.169               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.193               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    3.193               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.312               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.312               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.899               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.899               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.412               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   16.412               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.278               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   18.278               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.666               0.000 source_clk  " "   18.666               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.220               0.000 altera_reserved_tck  " "   47.220               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698392376450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.116 " "Worst-case hold slack is -3.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.116            -139.225 cmos0_pclk  " "   -3.116            -139.225 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.922            -127.203 cmos4_pclk  " "   -2.922            -127.203 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.896            -153.411 cmos5_pclk  " "   -2.896            -153.411 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.673            -102.196 cmos3_pclk  " "   -2.673            -102.196 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.448             -82.177 cmos2_pclk  " "   -2.448             -82.177 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.018             -64.581 cmos1_pclk  " "   -2.018             -64.581 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452              -0.629 e_rxc  " "   -0.452              -0.629 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.046 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.046              -0.046 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.119               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.149               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.174               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.187               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.187               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.188               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.194               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.195               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 source_clk  " "    0.201               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    0.497               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    0.537               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    0.731               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.785               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    0.785               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.959               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    0.959               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.982               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    0.982               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.209               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    1.209               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.232               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    1.232               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.509               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    1.509               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.532               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    1.532               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698392376691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.731 " "Worst-case recovery slack is -4.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.731            -513.195 e_rxc  " "   -4.731            -513.195 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.058           -1632.251 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.058           -1632.251 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.209             -37.070 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.209             -37.070 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139              -0.275 cmos0_pclk  " "   -0.139              -0.275 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 cmos1_pclk  " "    0.287               0.000 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637               0.000 cmos2_pclk  " "    0.637               0.000 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.870               0.000 cmos3_pclk  " "    0.870               0.000 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.071               0.000 cmos4_pclk  " "    1.071               0.000 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.082               0.000 cmos5_pclk  " "    1.082               0.000 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.678               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.678               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.648               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.648               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.917               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.917               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.043               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    5.043               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.699               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.699               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.455               0.000 altera_reserved_tck  " "   49.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698392376889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.412 " "Worst-case removal slack is -2.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.412              -5.367 cmos0_pclk  " "   -2.412              -5.367 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.218              -5.588 cmos4_pclk  " "   -2.218              -5.588 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.192             -21.670 cmos5_pclk  " "   -2.192             -21.670 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.969              -3.935 cmos3_pclk  " "   -1.969              -3.935 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.744              -3.485 cmos2_pclk  " "   -1.744              -3.485 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.314              -2.625 cmos1_pclk  " "   -1.314              -2.625 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.055               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.481               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.548               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 altera_reserved_tck  " "    0.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.642               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.774               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.868               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.868               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.980               0.000 e_rxc  " "    0.980               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.080               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.080               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698392377090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.667 " "Worst-case minimum pulse width slack is 2.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_n_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ck_p_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\]  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\]  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_dqsout_mem_dqs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock  " "    2.667               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.747               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.747               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9  " "    2.768               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27  " "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28  " "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29  " "    2.769               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.778               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture  " "    2.778               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.778               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic  " "    2.778               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.783               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.783               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.785               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.785               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.787               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19  " "    2.787               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.787               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20  " "    2.787               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.787               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21  " "    2.787               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8  " "    2.788               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.289               0.000 e_rxc  " "    3.289               0.000 e_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.945               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    4.945               0.000 ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.769               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.769               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.446               0.000 source_clk  " "    9.446               0.000 source_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.489               0.000 cmos0_pclk  " "   18.489               0.000 cmos0_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.749               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.749               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.785               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.785               0.000 pll_sd\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.006               0.000 cmos4_pclk  " "   20.006               0.000 cmos4_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.014               0.000 cmos3_pclk  " "   20.014               0.000 cmos3_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.023               0.000 cmos2_pclk  " "   20.023               0.000 cmos2_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.024               0.000 cmos5_pclk  " "   20.024               0.000 cmos5_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.051               0.000 cmos1_pclk  " "   20.051               0.000 cmos1_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.686               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.686               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.666               0.000 cmos_xclk  " "   37.666               0.000 cmos_xclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.461               0.000 altera_reserved_tck  " "   49.461               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "24999.784               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "24999.784               0.000 pll_sdvga\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698392377270 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 208 synchronizer chains. " "Report Metastability: Found 208 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698392405513 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 208 " "Number of Synchronizer Chains Found: 208" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698392405513 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698392405513 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698392405513 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.395 ns " "Worst Case Available Settling Time: 8.395 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698392405513 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698392405513 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698392405513 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698392405513 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1698392405513 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.479 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 2.479" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392406951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392406951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392406951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392406951 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392406951 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392406951 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.149 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.149" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\] " "-to \[remove_from_collection \[remove_from_collection \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_l\[*\]\}\]\] \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407262 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407262 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407559 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.506 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.506" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (setup 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407567 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407567 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]. " "mem_clk\[0\] is interpreted as \[get_keepers \{mem_clk\[0\]\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407813 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 0.785 " "Report Timing: Found 2 hold paths (0 violated).  Worst case slack is 0.785" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{mem_clk\[0\]\}\] " "-from \[get_keepers \{mem_clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*input_cell_h\[*\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407821 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy (hold 2)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407821 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392407821 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.678 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 3.678" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408072 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408072 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408072 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.500 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.500" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\] " "-to \[get_registers \{ddr_wr_ctrl:ddr_wr_ctrl\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408388 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408388 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408388 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]. " "\{mem_clk\[0\]\} is interpreted as \[get_keepers \{\{mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408700 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408700 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.506 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.506" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408709 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408709 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408709 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408709 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408709 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408709 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408709 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408964 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 3.169 " "Report Timing: Found 44 setup paths (0 violated).  Worst case slack is 3.169" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408973 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392408973 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]. " "\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409260 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 0.959 " "Report Timing: Found 44 hold paths (0 violated).  Worst case slack is 0.959" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{mem_addr\[0\]\} \{mem_addr\[10\]\} \{mem_addr\[11\]\} \{mem_addr\[12\]\} \{mem_addr\[1\]\} \{mem_addr\[2\]\} \{mem_addr\[3\]\} \{mem_addr\[4\]\} \{mem_addr\[5\]\} \{mem_addr\[6\]\} \{mem_addr\[7\]\} \{mem_addr\[8\]\} \{mem_addr\[9\]\} \{mem_ba\[0\]\} \{mem_ba\[1\]\} \{mem_ba\[2\]\} mem_cas_n mem_ras_n mem_we_n \{mem_cke\[0\]\} \{mem_odt\[0\]\} \{mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409268 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409268 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.254 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 1.254" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409569 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409569 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409569 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.209 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 1.209" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{mem_dqs\[0\]\} \{mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\} " "-panel_name \{ddr_wr_ctrl\|ddr_m0\|ddr2_controller_phy_inst\|ddr2_phy_inst\|ddr2_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409851 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1698392409851 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1698392410146 ""}
{ "Info" "0" "" "Address Command (Fast 1200mV 0C Model)                \|  3.169  0.959" {  } {  } 0 0 "Address Command (Fast 1200mV 0C Model)                \|  3.169  0.959" 0 0 "Quartus II" 0 0 1698392410147 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1200mV 0C Model)                      \|  1.254  1.209" {  } {  } 0 0 "DQS vs CK (Fast 1200mV 0C Model)                      \|  1.254  1.209" 0 0 "Quartus II" 0 0 1698392410147 ""}
{ "Info" "0" "" "Mimic (Fast 1200mV 0C Model)                          \|  1.506       " {  } {  } 0 0 "Mimic (Fast 1200mV 0C Model)                          \|  1.506       " 0 0 "Quartus II" 0 0 1698392410147 ""}
{ "Info" "0" "" "Phy (Fast 1200mV 0C Model)                            \|  1.506  0.149" {  } {  } 0 0 "Phy (Fast 1200mV 0C Model)                            \|  1.506  0.149" 0 0 "Quartus II" 0 0 1698392410147 ""}
{ "Info" "0" "" "Phy Reset (Fast 1200mV 0C Model)                      \|  3.678  0.500" {  } {  } 0 0 "Phy Reset (Fast 1200mV 0C Model)                      \|  3.678  0.500" 0 0 "Quartus II" 0 0 1698392410147 ""}
{ "Info" "0" "" "Read Capture (Fast 1200mV 0C Model)                   \|  0.302  0.307" {  } {  } 0 0 "Read Capture (Fast 1200mV 0C Model)                   \|  0.302  0.307" 0 0 "Quartus II" 0 0 1698392410147 ""}
{ "Info" "0" "" "Write (Fast 1200mV 0C Model)                          \|  0.207  0.515" {  } {  } 0 0 "Write (Fast 1200mV 0C Model)                          \|  0.207  0.515" 0 0 "Quartus II" 0 0 1698392410147 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698392412209 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698392412214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 99 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5098 " "Peak virtual memory: 5098 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698392414646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 15:40:14 2023 " "Processing ended: Fri Oct 27 15:40:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698392414646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698392414646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698392414646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698392414646 ""}
