5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd concat1.vcd -o concat1.cdd -v concat1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" concat1.v 1 25 1
2 1 8 140015 1 1 8 0 0 b0
2 2 8 100011 2 1 8 0 0 b1
2 3 8 c000d 2 1 c 0 0 b2
2 4 8 c0011 2 31 20288 2 3 3 2 772a
2 5 8 c0015 2 31 20208 1 4 4 2 feaa
2 6 8 b0016 2 26 20008 5 0 4 2 feaa
2 7 8 70007 0 1 400 0 0 a
2 8 8 70016 2 35 f00a 6 7
1 a 3 3000d 1 0 3 0 4 33 4aaa
1 b0 4 3000d 1 0 0 0 1 33 2
1 b1 5 3000d 1 0 1 0 2 33 210a
1 b2 6 3000d 1 0 0 0 1 33 102
4 8 8 8
3 1 main.$u0 "main.$u0" concat1.v 0 23 1
