INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/ip/uart_bmpg_0/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/ip/RAM_d_64K/sim/RAM_d_64K.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_d_64K
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/ip/RAM_i_64K/sim/RAM_i_64K.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_i_64K
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/ip/cpu_wiz_clk/cpu_wiz_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_wiz_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/ip/cpu_wiz_clk/cpu_wiz_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_wiz_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/cpu_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/interrupt_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/keyboard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/stabilizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stabilizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/sys_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sources_1/new/vic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Manual-Merged/Manual-Merged.srcs/sim_1/new/uarttest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uarttest
