

================================================================
== Vitis HLS Report for 'A_PE_dummy_10_x2'
================================================================
* Date:           Sat Sep 17 09:31:12 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.854 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36929|    36929|  0.123 ms|  0.123 ms|  36929|  36929|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_PE_dummy_10_x2_loop_1     |    36928|    36928|      1154|          -|          -|    32|        no|
        | + A_PE_dummy_10_x2_loop_2    |     1152|     1152|        18|          -|          -|    64|        no|
        |  ++ A_PE_dummy_10_x2_loop_3  |       16|       16|         1|          -|          -|    16|        no|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_10_2_x248, void @empty_198, i32 0, i32 0, void @empty_647, i32 0, i32 0, void @empty_647, void @empty_647, void @empty_647, i32 0, i32 0, i32 0, i32 0, void @empty_647, void @empty_647"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%br_ln16583 = br void" [./dut.cpp:16583]   --->   Operation 6 'br' 'br_ln16583' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %add_ln691, void, i6 0, void"   --->   Operation 7 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.70ns)   --->   "%add_ln691 = add i6 %c5_V, i6 1"   --->   Operation 8 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.61ns)   --->   "%icmp_ln890 = icmp_eq  i6 %c5_V, i6 32"   --->   Operation 9 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln16583 = br i1 %icmp_ln890, void %.split4, void" [./dut.cpp:16583]   --->   Operation 11 'br' 'br_ln16583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln16583 = specloopname void @_ssdm_op_SpecLoopName, void @empty_677" [./dut.cpp:16583]   --->   Operation 12 'specloopname' 'specloopname_ln16583' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.38ns)   --->   "%br_ln16585 = br void" [./dut.cpp:16585]   --->   Operation 13 'br' 'br_ln16585' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln16594 = ret" [./dut.cpp:16594]   --->   Operation 14 'ret' 'ret_ln16594' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %add_ln691_654, void, i7 0, void %.split4"   --->   Operation 15 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.70ns)   --->   "%add_ln691_654 = add i7 %c6_V, i7 1"   --->   Operation 16 'add' 'add_ln691_654' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.59ns)   --->   "%icmp_ln890_519 = icmp_eq  i7 %c6_V, i7 64"   --->   Operation 17 'icmp' 'icmp_ln890_519' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln16585 = br i1 %icmp_ln890_519, void %.split2, void" [./dut.cpp:16585]   --->   Operation 19 'br' 'br_ln16585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln16585 = specloopname void @_ssdm_op_SpecLoopName, void @empty_702" [./dut.cpp:16585]   --->   Operation 20 'specloopname' 'specloopname_ln16585' <Predicate = (!icmp_ln890_519)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln16587 = br void" [./dut.cpp:16587]   --->   Operation 21 'br' 'br_ln16587' <Predicate = (!icmp_ln890_519)> <Delay = 0.38>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = (icmp_ln890_519)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.85>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_655, void %.split, i5 0, void %.split2"   --->   Operation 23 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln691_655 = add i5 %c7_V, i5 1"   --->   Operation 24 'add' 'add_ln691_655' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.63ns)   --->   "%icmp_ln890_520 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 25 'icmp' 'icmp_ln890_520' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln16587 = br i1 %icmp_ln890_520, void %.split, void" [./dut.cpp:16587]   --->   Operation 27 'br' 'br_ln16587' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_660" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_520)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.21ns)   --->   "%p_0 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_10_2_x248" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 'p_0' <Predicate = (!icmp_ln890_520)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln890_520)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 31 'br' 'br_ln0' <Predicate = (icmp_ln890_520)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_PE_10_2_x248]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 00000]
br_ln16583            (br               ) [ 01111]
c5_V                  (phi              ) [ 00100]
add_ln691             (add              ) [ 01111]
icmp_ln890            (icmp             ) [ 00111]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
br_ln16583            (br               ) [ 00000]
specloopname_ln16583  (specloopname     ) [ 00000]
br_ln16585            (br               ) [ 00111]
ret_ln16594           (ret              ) [ 00000]
c6_V                  (phi              ) [ 00010]
add_ln691_654         (add              ) [ 00111]
icmp_ln890_519        (icmp             ) [ 00111]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
br_ln16585            (br               ) [ 00000]
specloopname_ln16585  (specloopname     ) [ 00000]
br_ln16587            (br               ) [ 00111]
br_ln0                (br               ) [ 01111]
c7_V                  (phi              ) [ 00001]
add_ln691_655         (add              ) [ 00111]
icmp_ln890_520        (icmp             ) [ 00111]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
br_ln16587            (br               ) [ 00000]
specloopname_ln0      (specloopname     ) [ 00000]
p_0                   (read             ) [ 00000]
br_ln0                (br               ) [ 00111]
br_ln0                (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_PE_10_2_x248">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_10_2_x248"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_198"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_647"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_677"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_702"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_660"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="p_0_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="256" slack="0"/>
<pin id="48" dir="0" index="1" bw="256" slack="0"/>
<pin id="49" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="52" class="1005" name="c5_V_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="6" slack="1"/>
<pin id="54" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="56" class="1004" name="c5_V_phi_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="1" slack="1"/>
<pin id="60" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/2 "/>
</bind>
</comp>

<comp id="63" class="1005" name="c6_V_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="7" slack="1"/>
<pin id="65" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="c6_V_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="7" slack="0"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="1" slack="1"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/3 "/>
</bind>
</comp>

<comp id="74" class="1005" name="c7_V_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="1"/>
<pin id="76" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="c7_V_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="5" slack="0"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="1" slack="1"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="add_ln691_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="icmp_ln890_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="6" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="add_ln691_654_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_654/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln890_519_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="0" index="1" bw="7" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_519/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln691_655_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_655/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln890_520_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="5" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_520/4 "/>
</bind>
</comp>

<comp id="121" class="1005" name="add_ln691_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="129" class="1005" name="add_ln691_654_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_654 "/>
</bind>
</comp>

<comp id="137" class="1005" name="add_ln691_655_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_655 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="44" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="62"><net_src comp="52" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="63" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="56" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="56" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="67" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="67" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="78" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="78" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="38" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="85" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="132"><net_src comp="97" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="140"><net_src comp="109" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: A_PE_dummy_10_x2 : fifo_A_PE_10_2_x248 | {4 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln16583 : 2
	State 3
		add_ln691_654 : 1
		icmp_ln890_519 : 1
		br_ln16585 : 2
	State 4
		add_ln691_655 : 1
		icmp_ln890_520 : 1
		br_ln16587 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln691_fu_85    |    0    |    13   |
|    add   |  add_ln691_654_fu_97  |    0    |    14   |
|          |  add_ln691_655_fu_109 |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln890_fu_91   |    0    |    10   |
|   icmp   | icmp_ln890_519_fu_103 |    0    |    10   |
|          | icmp_ln890_520_fu_115 |    0    |    9    |
|----------|-----------------------|---------|---------|
|   read   |     p_0_read_fu_46    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    68   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|add_ln691_654_reg_129|    7   |
|add_ln691_655_reg_137|    5   |
|  add_ln691_reg_121  |    6   |
|     c5_V_reg_52     |    6   |
|     c6_V_reg_63     |    7   |
|     c7_V_reg_74     |    5   |
+---------------------+--------+
|        Total        |   36   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   68   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   36   |    -   |
+-----------+--------+--------+
|   Total   |   36   |   68   |
+-----------+--------+--------+
