<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Hardware on Your Name - Website</title>
    <link>http://localhost:1313/tags/hardware/</link>
    <description>Recent content in Hardware on Your Name - Website</description>
    <generator>Hugo</generator>
    <language>en</language>
    <lastBuildDate>Sun, 23 Feb 2025 12:30:00 +0000</lastBuildDate>
    <atom:link href="http://localhost:1313/tags/hardware/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Pipelining vs Concurrency: Understanding the Difference</title>
      <link>http://localhost:1313/til/pipelining-concurrency/</link>
      <pubDate>Sun, 23 Feb 2025 12:30:00 +0000</pubDate>
      <guid>http://localhost:1313/til/pipelining-concurrency/</guid>
      <description>&lt;p&gt;Today I learned about the key differences between pipelining and concurrency:&lt;/p&gt;&#xA;&lt;h2 id=&#34;pipelining&#34;&gt;Pipelining&lt;/h2&gt;&#xA;&lt;ul&gt;&#xA;&lt;li&gt;&lt;strong&gt;Low-level Hardware Technique:&lt;/strong&gt; Breaks down instruction execution into stages like fetch, decode, execute, memory access, and write-back.&lt;/li&gt;&#xA;&lt;li&gt;&lt;strong&gt;Assembly Line Approach:&lt;/strong&gt; Multiple instructions are processed simultaneously with each in a different stage, enabling a new instruction per clock cycle.&lt;/li&gt;&#xA;&lt;li&gt;&lt;strong&gt;Improved Throughput:&lt;/strong&gt; Enhances processing without the need to increase the clock speed.&lt;/li&gt;&#xA;&lt;/ul&gt;&#xA;&lt;h2 id=&#34;concurrency&#34;&gt;Concurrency&lt;/h2&gt;&#xA;&lt;ul&gt;&#xA;&lt;li&gt;&lt;strong&gt;Higher-level Concept:&lt;/strong&gt; Deals with multiple computations happening during overlapping time periods.&lt;/li&gt;&#xA;&lt;li&gt;&lt;strong&gt;Various Models:&lt;/strong&gt; Implemented via multithreading, multiprocessing, or asynchronous programming.&lt;/li&gt;&#xA;&lt;li&gt;&lt;strong&gt;Design Focus:&lt;/strong&gt; Emphasizes logical task parallelism and efficient program design rather than instruction-level execution.&lt;/li&gt;&#xA;&lt;/ul&gt;&#xA;&lt;h2 id=&#34;key-distinction&#34;&gt;Key Distinction&lt;/h2&gt;&#xA;&lt;ul&gt;&#xA;&lt;li&gt;&lt;strong&gt;Pipelining:&lt;/strong&gt; Implemented in the CPU hardware, focusing on instruction-level parallelism.&lt;/li&gt;&#xA;&lt;li&gt;&lt;strong&gt;Concurrency:&lt;/strong&gt; Managed by software and operating systems to run multiple tasks simultaneously.&lt;/li&gt;&#xA;&lt;/ul&gt;&#xA;&lt;p&gt;Understanding these concepts helps align hardware execution with software design for more efficient systems.&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
