// Seed: 2473289492
`timescale 1ps / 1ps
module module_0 ();
  assign id_0[1] = 1;
  type_8(
      1'b0, 1, id_1, 1
  );
  logic id_2 = id_2;
  logic id_3, id_4, id_5;
  logic id_6 = 1;
  logic id_7;
endmodule
