Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Sun Oct  8 15:06:23 2023


Cell Usage:
GTP_DFF_C                    28 uses
GTP_DFF_CE                   22 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      9 uses
GTP_LUT2                     14 uses
GTP_LUT3                     11 uses
GTP_LUT4                      6 uses
GTP_LUT5                      6 uses
GTP_LUT5CARRY               177 uses

I/O ports: 32
GTP_INBUF                   2 uses
GTP_IOBUF                   3 uses
GTP_OUTBUF                  6 uses
GTP_OUTBUFT                21 uses

Mapping Summary:
Total LUTs: 223 of 22560 (0.99%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 223
Total Registers: 50 of 33840 (0.15%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 32 of 226 (14.16%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 2        | 0                 2
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                28
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                22
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file lcd_rgb_colorbar_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| lcd_rgb_colorbar     | 223     | 50     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 32     | 0           | 0           | 0            | 0        | 177           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_clk_div          | 20      | 3      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_lcd_display      | 36      | 3      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_lcd_driver       | 157     | 33     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 145           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rd_id            | 10      | 11     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                        
*******************************************************************************************************
                                                                          Clock   Non-clock            
 Clock                     Period       Waveform            Type          Loads       Loads  Sources   
-------------------------------------------------------------------------------------------------------
 lcd_rgb_colorbar|sys_clk  1000.0000    {0.0000 500.0000}   Declared         50           1  {sys_clk} 
=======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               lcd_rgb_colorbar|sys_clk                  
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 lcd_rgb_colorbar|sys_clk
                             1.0000 MHz    105.1857 MHz      1000.0000         9.5070        990.493
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 lcd_rgb_colorbar|sys_clk
                        lcd_rgb_colorbar|sys_clk
                                                   990.493       0.000              0             61
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 lcd_rgb_colorbar|sys_clk
                        lcd_rgb_colorbar|sys_clk
                                                     1.001       0.000              0             61
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 lcd_rgb_colorbar|sys_clk                          499.380       0.000              0             50
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_driver/v_cnt[10]/D (GTP_DFF_CE)
Path Group  : lcd_rgb_colorbar|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.899  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock lcd_rgb_colorbar|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       3.204       4.415         nt_sys_clk       
                                                                           r       u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         lcd_id[1]        
                                                                                   u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_clk_div/_N495  
                                                                                   u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=50)       1.028       7.425         u_lcd_driver/h_back [2]
                                                                                   u_clk_div/N19_2/I0 (GTP_LUT2)
                                   td                    0.209       7.634 r       u_clk_div/N19_2/Z (GTP_LUT2)
                                   net (fanout=10)       0.758       8.392         u_lcd_driver/v_sync [0]
                                                                                   u_clk_div/N19/I1 (GTP_LUT2)
                                   td                    0.185       8.577 r       u_clk_div/N19/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       9.387         u_clk_div/N19    
                                                                                   u_lcd_display/N9_sub8_maj1_1/I0 (GTP_LUT2)
                                   td                    0.185       9.572 r       u_lcd_display/N9_sub8_maj1_1/Z (GTP_LUT2)
                                   net (fanout=2)        0.553      10.125         u_lcd_driver/h_sync [3]
                                                                                   u_lcd_driver/N144_1.fsub_8/I1 (GTP_LUT5CARRY)
                                   td                    0.233      10.358 f       u_lcd_driver/N144_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.358         u_lcd_driver/N144_1.co [8]
                                                                                   u_lcd_driver/N144_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.594 r       u_lcd_driver/N144_1.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.058         u_lcd_driver/N144 [9]
                                                                                   u_lcd_driver/N145.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233      11.291 f       u_lcd_driver/N145.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.291         u_lcd_driver/N145.co [8]
                                                                                   u_lcd_driver/N145.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.527 r       u_lcd_driver/N145.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      12.298         u_lcd_driver/N145
                                                                                   u_lcd_driver/N23_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      12.531 f       u_lcd_driver/N23_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.531         u_lcd_driver/_N240
                                                                                   u_lcd_driver/N23_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.561 r       u_lcd_driver/N23_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.561         u_lcd_driver/_N241
                                                                                   u_lcd_driver/N23_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.591 r       u_lcd_driver/N23_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.591         u_lcd_driver/_N242
                                                                                   u_lcd_driver/N23_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.621 r       u_lcd_driver/N23_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.621         u_lcd_driver/_N243
                                                                                   u_lcd_driver/N23_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.651 r       u_lcd_driver/N23_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.651         u_lcd_driver/_N244
                                                                                   u_lcd_driver/N23_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.681 r       u_lcd_driver/N23_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.681         u_lcd_driver/_N245
                                                                                   u_lcd_driver/N23_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.711 r       u_lcd_driver/N23_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.711         u_lcd_driver/_N246
                                                                                   u_lcd_driver/N23_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.741 r       u_lcd_driver/N23_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.741         u_lcd_driver/_N247
                                                                                   u_lcd_driver/N23_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.771 r       u_lcd_driver/N23_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.771         u_lcd_driver/_N248
                                                                                   u_lcd_driver/N23_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.007 r       u_lcd_driver/N23_1_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.007         u_lcd_driver/N153 [10]
                                                                           r       u_lcd_driver/v_cnt[10]/D (GTP_DFF_CE)

 Data arrival time                                                  13.007         Logic Levels: 10 
                                                                                   Logic: 3.103ns(36.115%), Route: 5.489ns(63.885%)
----------------------------------------------------------------------------------------------------

 Clock lcd_rgb_colorbar|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       1.297    1002.508         nt_sys_clk       
                                                                                   u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250    1002.758 r       u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=37)       0.758    1003.516         lcd_pclk         
                                                                           r       u_lcd_driver/v_cnt[10]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.516                          
 clock uncertainty                                      -0.050    1003.466                          

 Setup time                                              0.034    1003.500                          

 Data required time                                               1003.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.500                          
 Data arrival time                                                  13.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_driver/v_cnt[9]/D (GTP_DFF_CE)
Path Group  : lcd_rgb_colorbar|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.899  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock lcd_rgb_colorbar|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       3.204       4.415         nt_sys_clk       
                                                                           r       u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         lcd_id[1]        
                                                                                   u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_clk_div/_N495  
                                                                                   u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=50)       1.028       7.425         u_lcd_driver/h_back [2]
                                                                                   u_clk_div/N19_2/I0 (GTP_LUT2)
                                   td                    0.209       7.634 r       u_clk_div/N19_2/Z (GTP_LUT2)
                                   net (fanout=10)       0.758       8.392         u_lcd_driver/v_sync [0]
                                                                                   u_clk_div/N19/I1 (GTP_LUT2)
                                   td                    0.185       8.577 r       u_clk_div/N19/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       9.387         u_clk_div/N19    
                                                                                   u_lcd_display/N9_sub8_maj1_1/I0 (GTP_LUT2)
                                   td                    0.185       9.572 r       u_lcd_display/N9_sub8_maj1_1/Z (GTP_LUT2)
                                   net (fanout=2)        0.553      10.125         u_lcd_driver/h_sync [3]
                                                                                   u_lcd_driver/N144_1.fsub_8/I1 (GTP_LUT5CARRY)
                                   td                    0.233      10.358 f       u_lcd_driver/N144_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.358         u_lcd_driver/N144_1.co [8]
                                                                                   u_lcd_driver/N144_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.594 r       u_lcd_driver/N144_1.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.058         u_lcd_driver/N144 [9]
                                                                                   u_lcd_driver/N145.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233      11.291 f       u_lcd_driver/N145.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.291         u_lcd_driver/N145.co [8]
                                                                                   u_lcd_driver/N145.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.527 r       u_lcd_driver/N145.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      12.298         u_lcd_driver/N145
                                                                                   u_lcd_driver/N23_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      12.531 f       u_lcd_driver/N23_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.531         u_lcd_driver/_N240
                                                                                   u_lcd_driver/N23_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.561 r       u_lcd_driver/N23_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.561         u_lcd_driver/_N241
                                                                                   u_lcd_driver/N23_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.591 r       u_lcd_driver/N23_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.591         u_lcd_driver/_N242
                                                                                   u_lcd_driver/N23_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.621 r       u_lcd_driver/N23_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.621         u_lcd_driver/_N243
                                                                                   u_lcd_driver/N23_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.651 r       u_lcd_driver/N23_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.651         u_lcd_driver/_N244
                                                                                   u_lcd_driver/N23_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.681 r       u_lcd_driver/N23_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.681         u_lcd_driver/_N245
                                                                                   u_lcd_driver/N23_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.711 r       u_lcd_driver/N23_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.711         u_lcd_driver/_N246
                                                                                   u_lcd_driver/N23_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.741 r       u_lcd_driver/N23_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.741         u_lcd_driver/_N247
                                                                                   u_lcd_driver/N23_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.977 r       u_lcd_driver/N23_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.977         u_lcd_driver/N153 [9]
                                                                           r       u_lcd_driver/v_cnt[9]/D (GTP_DFF_CE)

 Data arrival time                                                  12.977         Logic Levels: 10 
                                                                                   Logic: 3.073ns(35.891%), Route: 5.489ns(64.109%)
----------------------------------------------------------------------------------------------------

 Clock lcd_rgb_colorbar|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       1.297    1002.508         nt_sys_clk       
                                                                                   u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250    1002.758 r       u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=37)       0.758    1003.516         lcd_pclk         
                                                                           r       u_lcd_driver/v_cnt[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.516                          
 clock uncertainty                                      -0.050    1003.466                          

 Setup time                                              0.034    1003.500                          

 Data required time                                               1003.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.500                          
 Data arrival time                                                  12.977                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_driver/v_cnt[8]/D (GTP_DFF_CE)
Path Group  : lcd_rgb_colorbar|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.899  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock lcd_rgb_colorbar|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       3.204       4.415         nt_sys_clk       
                                                                           r       u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         lcd_id[1]        
                                                                                   u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_clk_div/_N495  
                                                                                   u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=50)       1.028       7.425         u_lcd_driver/h_back [2]
                                                                                   u_clk_div/N19_2/I0 (GTP_LUT2)
                                   td                    0.209       7.634 r       u_clk_div/N19_2/Z (GTP_LUT2)
                                   net (fanout=10)       0.758       8.392         u_lcd_driver/v_sync [0]
                                                                                   u_clk_div/N19/I1 (GTP_LUT2)
                                   td                    0.185       8.577 r       u_clk_div/N19/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       9.387         u_clk_div/N19    
                                                                                   u_lcd_display/N9_sub8_maj1_1/I0 (GTP_LUT2)
                                   td                    0.185       9.572 r       u_lcd_display/N9_sub8_maj1_1/Z (GTP_LUT2)
                                   net (fanout=2)        0.553      10.125         u_lcd_driver/h_sync [3]
                                                                                   u_lcd_driver/N144_1.fsub_8/I1 (GTP_LUT5CARRY)
                                   td                    0.233      10.358 f       u_lcd_driver/N144_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.358         u_lcd_driver/N144_1.co [8]
                                                                                   u_lcd_driver/N144_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.594 r       u_lcd_driver/N144_1.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.058         u_lcd_driver/N144 [9]
                                                                                   u_lcd_driver/N145.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233      11.291 f       u_lcd_driver/N145.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.291         u_lcd_driver/N145.co [8]
                                                                                   u_lcd_driver/N145.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.527 r       u_lcd_driver/N145.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      12.298         u_lcd_driver/N145
                                                                                   u_lcd_driver/N23_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      12.531 f       u_lcd_driver/N23_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.531         u_lcd_driver/_N240
                                                                                   u_lcd_driver/N23_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.561 r       u_lcd_driver/N23_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.561         u_lcd_driver/_N241
                                                                                   u_lcd_driver/N23_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.591 r       u_lcd_driver/N23_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.591         u_lcd_driver/_N242
                                                                                   u_lcd_driver/N23_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.621 r       u_lcd_driver/N23_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.621         u_lcd_driver/_N243
                                                                                   u_lcd_driver/N23_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.651 r       u_lcd_driver/N23_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.651         u_lcd_driver/_N244
                                                                                   u_lcd_driver/N23_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.681 r       u_lcd_driver/N23_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.681         u_lcd_driver/_N245
                                                                                   u_lcd_driver/N23_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.711 r       u_lcd_driver/N23_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.711         u_lcd_driver/_N246
                                                                                   u_lcd_driver/N23_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.947 r       u_lcd_driver/N23_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.947         u_lcd_driver/N153 [8]
                                                                           r       u_lcd_driver/v_cnt[8]/D (GTP_DFF_CE)

 Data arrival time                                                  12.947         Logic Levels: 9  
                                                                                   Logic: 3.043ns(35.666%), Route: 5.489ns(64.334%)
----------------------------------------------------------------------------------------------------

 Clock lcd_rgb_colorbar|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 sys_clk                                                 0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       1.297    1002.508         nt_sys_clk       
                                                                                   u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250    1002.758 r       u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=37)       0.758    1003.516         lcd_pclk         
                                                                           r       u_lcd_driver/v_cnt[8]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.516                          
 clock uncertainty                                      -0.050    1003.466                          

 Setup time                                              0.034    1003.500                          

 Data required time                                               1003.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.500                          
 Data arrival time                                                  12.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.553                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk_div/clk_25m/CLK (GTP_DFF_C)
Endpoint    : u_clk_div/clk_25m/D (GTP_DFF_C)
Path Group  : lcd_rgb_colorbar|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock lcd_rgb_colorbar|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       3.204       4.415         nt_sys_clk       
                                                                           r       u_clk_div/clk_25m/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_clk_div/clk_25m/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         u_clk_div/clk_25m
                                                                                   u_clk_div/N1/I0 (GTP_LUT1)
                                   td                    0.172       5.463 f       u_clk_div/N1/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       5.463         u_clk_div/N1     
                                                                           f       u_clk_div/clk_25m/D (GTP_DFF_C)

 Data arrival time                                                   5.463         Logic Levels: 1  
                                                                                   Logic: 0.495ns(47.233%), Route: 0.553ns(52.767%)
----------------------------------------------------------------------------------------------------

 Clock lcd_rgb_colorbar|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       3.204       4.415         nt_sys_clk       
                                                                           r       u_clk_div/clk_25m/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk_div/div_4_cnt/CLK (GTP_DFF_C)
Endpoint    : u_clk_div/div_4_cnt/D (GTP_DFF_C)
Path Group  : lcd_rgb_colorbar|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock lcd_rgb_colorbar|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       3.204       4.415         nt_sys_clk       
                                                                           r       u_clk_div/div_4_cnt/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_clk_div/div_4_cnt/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         u_clk_div/div_4_cnt
                                                                                   u_clk_div/div_4_cnt_inv/I0 (GTP_LUT1)
                                   td                    0.172       5.463 f       u_clk_div/div_4_cnt_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       5.463         u_clk_div/N3     
                                                                           f       u_clk_div/div_4_cnt/D (GTP_DFF_C)

 Data arrival time                                                   5.463         Logic Levels: 1  
                                                                                   Logic: 0.495ns(47.233%), Route: 0.553ns(52.767%)
----------------------------------------------------------------------------------------------------

 Clock lcd_rgb_colorbar|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       3.204       4.415         nt_sys_clk       
                                                                           r       u_clk_div/div_4_cnt/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk_div/clk_12_5m/CLK (GTP_DFF_C)
Endpoint    : u_clk_div/clk_12_5m/D (GTP_DFF_C)
Path Group  : lcd_rgb_colorbar|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock lcd_rgb_colorbar|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       3.204       4.415         nt_sys_clk       
                                                                           r       u_clk_div/clk_12_5m/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_clk_div/clk_12_5m/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         u_clk_div/clk_12_5m
                                                                                   u_clk_div/clk_12_5m_ce_mux/I0 (GTP_LUT2)
                                   td                    0.215       5.506 f       u_clk_div/clk_12_5m_ce_mux/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       5.506         u_clk_div/_N486  
                                                                           f       u_clk_div/clk_12_5m/D (GTP_DFF_C)

 Data arrival time                                                   5.506         Logic Levels: 1  
                                                                                   Logic: 0.538ns(49.313%), Route: 0.553ns(50.687%)
----------------------------------------------------------------------------------------------------

 Clock lcd_rgb_colorbar|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       3.204       4.415         nt_sys_clk       
                                                                           r       u_clk_div/clk_12_5m/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock lcd_rgb_colorbar|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       3.204       4.415         nt_sys_clk       
                                                                           r       u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         lcd_id[1]        
                                                                                   u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_clk_div/_N495  
                                                                                   u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=50)       1.028       7.425         u_lcd_driver/h_back [2]
                                                                                   u_clk_div/N19_2/I0 (GTP_LUT2)
                                   td                    0.209       7.634 r       u_clk_div/N19_2/Z (GTP_LUT2)
                                   net (fanout=10)       0.758       8.392         u_lcd_driver/v_sync [0]
                                                                                   u_clk_div/lcd_pclk_or[0]_3/I3 (GTP_LUT5)
                                   td                    0.172       8.564 f       u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=37)       1.385       9.949         lcd_pclk         
                                                                                   lcd_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.803      12.752 f       lcd_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.752         lcd_clk          
 lcd_clk                                                                   f       lcd_clk (port)   

 Data arrival time                                                  12.752         Logic Levels: 5  
                                                                                   Logic: 4.061ns(48.711%), Route: 4.276ns(51.289%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_driver/lcd_de/CLK (GTP_DFF_C)
Endpoint    : lcd_rgb[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock lcd_rgb_colorbar|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       1.297       2.508         nt_sys_clk       
                                                                                   u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.758 r       u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=37)       0.758       3.516         lcd_pclk         
                                                                           r       u_lcd_driver/lcd_de/CLK (GTP_DFF_C)

                                   tco                   0.329       3.845 r       u_lcd_driver/lcd_de/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       4.515         nt_lcd_de        
                                                                                   u_lcd_driver/lcd_de_inv/I0 (GTP_LUT1)
                                   td                    0.185       4.700 r       u_lcd_driver/lcd_de_inv/Z (GTP_LUT1)
                                   net (fanout=24)       1.497       6.197         nt_lcd_de_inv    
                                                                                   lcd_rgb_tri[0]/T (GTP_OUTBUFT)
                                   tse                   2.810       9.007 f       lcd_rgb_tri[0]/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.007         nt_lcd_rgb[0]    
 lcd_rgb[0]                                                                f       lcd_rgb[0] (port)

 Data arrival time                                                   9.007         Logic Levels: 2  
                                                                                   Logic: 3.324ns(60.535%), Route: 2.167ns(39.465%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_driver/lcd_de/CLK (GTP_DFF_C)
Endpoint    : lcd_rgb[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock lcd_rgb_colorbar|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       1.297       2.508         nt_sys_clk       
                                                                                   u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.758 r       u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=37)       0.758       3.516         lcd_pclk         
                                                                           r       u_lcd_driver/lcd_de/CLK (GTP_DFF_C)

                                   tco                   0.329       3.845 r       u_lcd_driver/lcd_de/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       4.515         nt_lcd_de        
                                                                                   u_lcd_driver/lcd_de_inv/I0 (GTP_LUT1)
                                   td                    0.185       4.700 r       u_lcd_driver/lcd_de_inv/Z (GTP_LUT1)
                                   net (fanout=24)       1.497       6.197         nt_lcd_de_inv    
                                                                                   lcd_rgb_tri[1]/T (GTP_OUTBUFT)
                                   tse                   2.810       9.007 f       lcd_rgb_tri[1]/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.007         nt_lcd_rgb[1]    
 lcd_rgb[1]                                                                f       lcd_rgb[1] (port)

 Data arrival time                                                   9.007         Logic Levels: 2  
                                                                                   Logic: 3.324ns(60.535%), Route: 2.167ns(39.465%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_clk_div/clk_12_5m/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_clk_div/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_clk_div/N0/Z (GTP_INV)
                                   net (fanout=50)       1.419       2.630         u_clk_div/N0     
                                                                           f       u_clk_div/clk_12_5m/C (GTP_DFF_C)

 Data arrival time                                                   2.630         Logic Levels: 2  
                                                                                   Logic: 1.211ns(46.046%), Route: 1.419ns(53.954%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_clk_div/clk_25m/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_clk_div/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_clk_div/N0/Z (GTP_INV)
                                   net (fanout=50)       1.419       2.630         u_clk_div/N0     
                                                                           f       u_clk_div/clk_25m/C (GTP_DFF_C)

 Data arrival time                                                   2.630         Logic Levels: 2  
                                                                                   Logic: 1.211ns(46.046%), Route: 1.419ns(53.954%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_clk_div/div_4_cnt/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_clk_div/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_clk_div/N0/Z (GTP_INV)
                                   net (fanout=50)       1.419       2.630         u_clk_div/N0     
                                                                           f       u_clk_div/div_4_cnt/C (GTP_DFF_C)

 Data arrival time                                                   2.630         Logic Levels: 2  
                                                                                   Logic: 1.211ns(46.046%), Route: 1.419ns(53.954%)
====================================================================================================

{lcd_rgb_colorbar|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          u_clk_div/clk_12_5m/CLK
 499.380     500.000         0.620           Low Pulse Width                           u_clk_div/clk_12_5m/CLK
 499.380     500.000         0.620           High Pulse Width                          u_clk_div/clk_25m/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                  
+--------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/compile/lcd_rgb_colorbar_comp.adf               
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/source/lcd_rgb_colorbar.fdc                     
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/synthesize/lcd_rgb_colorbar_syn.adf             
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/synthesize/lcd_rgb_colorbar_syn.vm              
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/synthesize/lcd_rgb_colorbar_controlsets.txt     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/synthesize/snr.db                               
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_colorbar/prj/synthesize/lcd_rgb_colorbar.snr                 
+--------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 250 MB
Total CPU time to synthesize completion : 0h:0m:2s
Process Total CPU time to synthesize completion : 0h:0m:2s
Total real time to synthesize completion : 0h:0m:4s
