// Seed: 2146355092
module module_0;
  wire  id_1;
  logic id_2;
  assign id_2 = 1 / 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input tri0 id_2,
    input wor id_3,
    input uwire id_4,
    input wire id_5,
    output wire id_6,
    input uwire id_7,
    input wand id_8,
    input wand id_9,
    input tri1 id_10,
    output supply1 id_11,
    input uwire id_12,
    output wire id_13,
    output wire id_14,
    output wor id_15,
    output logic id_16,
    input tri0 id_17,
    input tri id_18,
    output logic id_19,
    input uwire id_20
);
  assign id_1 = 1 - id_5;
  always begin : LABEL_0
    id_16 <= -1;
    id_19 <= id_10;
  end
  module_0 modCall_1 ();
endmodule
