{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574688191992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574688191992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 10:23:11 2019 " "Processing started: Mon Nov 25 10:23:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574688191992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1574688191992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BlackJack -c BlackJack --generate_symbol=/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off BlackJack -c BlackJack --generate_symbol=/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1574688191992 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Shuffler.v(41) " "Verilog HDL information at Shuffler.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1574688192155 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Begin Shuffler.v(45) " "Verilog HDL error at Shuffler.v(45): object \"Begin\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 45 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1574688192156 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 1  0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1148 " "Peak virtual memory: 1148 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574688192157 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 25 10:23:12 2019 " "Processing ended: Mon Nov 25 10:23:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574688192157 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574688192157 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574688192157 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1574688192157 ""}
