Ireneusz Brzozowski , Andrzej Kos, Power dissipation reduction during synthesis of two-level logic based on probability of input vectors changes, Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 21-23, 2005, Leuven, Belgium
C. Chang , B. Hu , M. Marek-Sadowska, In-place delay constrained power optimization using functional symmetries, Proceedings of the conference on Design, automation and test in Europe, p.377-382, March 2001, Munich, Germany
Chih-Wei Jim Chang , Malgorzata Marek-Sadowska, ATPG-based logic synthesis: an overview, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.786-789, November 10-14, 2002, San Jose, California
