//  Catapult Ultra Synthesis 10.5c/896140 (Production Release) Sun Sep  6 22:45:38 PDT 2020
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2020, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux jd4691@newnano.poly.edu 3.10.0-1062.4.1.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v23.5_3.0, HLS_PKGS v23.5_3.0, 
//                       SIF_TOOLKITS v23.5_3.0, SIF_XILINX v23.5_3.0, 
//                       SIF_ALTERA v23.5_3.0, CCS_LIBS v23.5_3.0, 
//                       CDS_PPRO v10.3c_2, CDS_DesigChecker v10.5c, 
//                       CDS_OASYS v19.1_3.7, CDS_PSR v20.1_0.0, 
//                       DesignPad v2.78_1.0
//  
//  Start time Wed Jun 16 10:59:28 2021
# -------------------------------------------------
# Logging session transcript to file "/tmp/log63881342bcd19.0"
project load /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4.ccs
# Moving session transcript to file "/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/catapult.log"
go assembly
directive set /peaceNTT/vec:rsc -INTERLEAVE 0
# CU_DIRECTIVE sid6 SET /peaceNTT/twiddle:rsc {INTERLEAVE 32}: Race condition
# CU_DIRECTIVE sid6 SET /peaceNTT/result:rsc {INTERLEAVE 32}: Race condition
# CU_DIRECTIVE sid6 SET /peaceNTT/vec:rsc {INTERLEAVE 32}: Race condition
# CU_DIRECTIVE sid6 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid6 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid6 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid6 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid6 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid6 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid6 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid6 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 32}: Race condition
# CU_DIRECTIVE sid6 SET /peaceNTT/core/COMP_LOOP {UNROLL 32}: Race condition
# CU_DIRECTIVE sid6 SET /peaceNTT/core/COPY_LOOP {UNROLL 32}: Race condition
# CU_DIRECTIVE sid6 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid6 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid6 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid6 ADD {} {VERSION v5 SID sid6 BRANCH_SID sid5 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx485tffg1157-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v5' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v5/CDesignChecker/design_checker.sh'
# /peaceNTT/vec:rsc/INTERLEAVE 0
directive set /peaceNTT/vec:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
# /peaceNTT/vec:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
directive set /peaceNTT/result:rsc -INTERLEAVE 0
# /peaceNTT/result:rsc/INTERLEAVE 0
directive set /peaceNTT/result:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
# /peaceNTT/result:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
directive set /peaceNTT/twiddle:rsc -INTERLEAVE 0
# /peaceNTT/twiddle:rsc/INTERLEAVE 0
directive set /peaceNTT/twiddle:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
# /peaceNTT/twiddle:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
directive set /peaceNTT/core/xt:rsc -INTERLEAVE 0
# /peaceNTT/core/xt:rsc/INTERLEAVE 0
directive set /peaceNTT/core/xt:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
# /peaceNTT/core/xt:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
directive set /peaceNTT/core/COPY_LOOP -UNROLL no
# /peaceNTT/core/COPY_LOOP/UNROLL no
directive set /peaceNTT/core/COPY_LOOP -PIPELINE_INIT_INTERVAL 0
# /peaceNTT/core/COPY_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /peaceNTT/core/COMP_LOOP -UNROLL no
# /peaceNTT/core/COMP_LOOP/UNROLL no
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 0
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_INIT_INTERVAL 0
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_INIT_INTERVAL 0
directive set /peaceNTT/core/COPY_LOOP#1 -UNROLL no
# /peaceNTT/core/COPY_LOOP#1/UNROLL no
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v5' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v5': elapsed time 0.02 seconds, memory usage 2822620kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 58, Real ops = 15, Vars = 23 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v5' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v5': elapsed time 0.38 seconds, memory usage 2822620kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 60, Real ops = 15, Vars = 23 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v5' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v5': elapsed time 0.03 seconds, memory usage 2822620kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 60, Real ops = 15, Vars = 23 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v5' (SOL-8)
# Design 'peaceNTT' contains '15' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v5': elapsed time 0.15 seconds, memory usage 2822620kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 76, Real ops = 15, Vars = 26 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v5' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (46 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 269334 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 269329, Area (Datapath, Register, Total) = 41293.81, 0.00, 41293.81 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 320529, Area (Datapath, Register, Total) = 33670.39, 0.00, 33670.39 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v5': elapsed time 0.28 seconds, memory usage 2822620kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 76, Real ops = 15, Vars = 26 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v5' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.q' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.radr' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'result:rsc.q' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.radr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'twiddle:rsc.q' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.radr' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v5': elapsed time 2.80 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2167, Real ops = 18, Vars = 120 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v5' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COMP_LOOP:acc#3.psp' for variables 'COMP_LOOP:acc#3.psp, COMP_LOOP:f1.sva, COMP_LOOP:f2:asn#1.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i(10:0).sva(9:0)' for variables 'COPY_LOOP#1:i(10:0).sva(9:0), COPY_LOOP:i(10:0).sva(9:0), COMP_LOOP:r(9:0).sva#1' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v5': elapsed time 1.00 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 598, Real ops = 203, Vars = 150 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v5' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v5': elapsed time 0.88 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 565, Real ops = 173, Vars = 424 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v5' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v5/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v5/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v5/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v5/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v5': elapsed time 5.97 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 561, Real ops = 173, Vars = 144 (SOL-21)
go compile
solution library remove *
# Info: Branching solution 'peaceNTT.v6' at state 'compile' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v6/CDesignChecker/design_checker.sh'
solution library add nangate-45nm_beh -- -rtlsyntool DesignCompiler -vendor Nangate -technology 045nm
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v6' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v6': elapsed time 0.46 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 48, Real ops = 15, Vars = 18 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v6' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v6': elapsed time 0.09 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 48, Real ops = 15, Vars = 18 (SOL-21)
go compile
solution library remove *
# Info: Branching solution 'peaceNTT.v7' at state 'compile' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v7/CDesignChecker/design_checker.sh'
solution library add nangate-45nm_beh -- -rtlsyntool DesignCompiler -vendor Nangate -technology 045nm
solution library add ccs_sample_mem
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v7' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_sample_mem.lib' [ccs_sample_mem]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v7': elapsed time 0.45 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 48, Real ops = 15, Vars = 18 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v7' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v7': elapsed time 0.08 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 48, Real ops = 15, Vars = 18 (SOL-21)
go compile
solution library remove *
# Info: Branching solution 'peaceNTT.v8' at state 'compile' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v8/CDesignChecker/design_checker.sh'
solution library add nangate-45nm_beh -- -rtlsyntool DesignCompiler -vendor Nangate -technology 045nm
solution library add ccs_sample_mem
solution library add amba
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v8' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_sample_mem.lib' [ccs_sample_mem]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v8': elapsed time 0.63 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 48, Real ops = 15, Vars = 18 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v8' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v8': elapsed time 0.09 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 48, Real ops = 15, Vars = 18 (SOL-21)
go compile
solution library remove *
# Info: Branching solution 'peaceNTT.v9' at state 'compile' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v9/CDesignChecker/design_checker.sh'
solution library add nangate-45nm_beh -- -rtlsyntool OasysRTL -vendor Nangate -technology 045nm
solution library add ram_nangate-45nm-singleport_beh
solution library add ccs_sample_mem
solution library add amba
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v9' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/nangate/ram_nangate-45nm-singleport_beh.lib' [ram_nangate-45nm-singleport_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_sample_mem.lib' [ccs_sample_mem]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v9': elapsed time 0.63 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 48, Real ops = 15, Vars = 18 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v9' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v9': elapsed time 0.10 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 48, Real ops = 15, Vars = 18 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v9' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v9': elapsed time 0.03 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 58, Real ops = 15, Vars = 23 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v9' (SOL-8)
# Error: $PROJECT_HOME/src/ntt.cpp(75): Invalid component selection 'Xilinx_RAMS.BLOCK_1R1W_RBW' for Resource '/peaceNTT/core/xt:rsc' (ALOC-3)
# Error: $PROJECT_HOME/src/ntt.cpp(75): Splitting of Resource '/peaceNTT/core/xt:rsc' into 1024 variables could cause excessive runtime or memory requirements (MEM-8)
# Error: $PROJECT_HOME/src/ntt.cpp(75): Please select a library with memories or increase REGISTER_THRESHOLD (MEM-8)
# Error: $PROJECT_HOME/src/ntt.cpp(68): Invalid component selection 'Xilinx_RAMS.BLOCK_1R1W_RBW' for Resource '/peaceNTT/vec:rsc' (ALOC-3)
# Error: $PROJECT_HOME/src/ntt.cpp(68): Splitting of Resource '/peaceNTT/vec:rsc' into 1024 variables could cause excessive runtime or memory requirements (MEM-8)
# Error: $PROJECT_HOME/src/ntt.cpp(68): Please select a library with memories or increase REGISTER_THRESHOLD (MEM-8)
# Error: $PROJECT_HOME/src/ntt.cpp(68): Invalid component selection 'Xilinx_RAMS.BLOCK_1R1W_RBW' for Resource '/peaceNTT/result:rsc' (ALOC-3)
# Error: $PROJECT_HOME/src/ntt.cpp(68): Splitting of Resource '/peaceNTT/result:rsc' into 1024 variables could cause excessive runtime or memory requirements (MEM-8)
# Error: $PROJECT_HOME/src/ntt.cpp(68): Please select a library with memories or increase REGISTER_THRESHOLD (MEM-8)
# Error: $PROJECT_HOME/src/ntt.cpp(68): Invalid component selection 'Xilinx_RAMS.BLOCK_1R1W_RBW' for Resource '/peaceNTT/twiddle:rsc' (ALOC-3)
# Error: $PROJECT_HOME/src/ntt.cpp(68): Splitting of Resource '/peaceNTT/twiddle:rsc' into 1024 variables could cause excessive runtime or memory requirements (MEM-8)
# Error: $PROJECT_HOME/src/ntt.cpp(68): Please select a library with memories or increase REGISTER_THRESHOLD (MEM-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v9': elapsed time 1.38 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 58, Real ops = 15, Vars = 23 (SOL-21)
# Error: incomplete memory allocation
go compile
solution library remove *
# Info: Branching solution 'peaceNTT.v10' at state 'compile' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v10/CDesignChecker/design_checker.sh'
solution library add mgc_sample-065nm_beh_or -- -rtlsyntool OasysRTL -vendor Sample -technology 065nm
solution library add ccs_sample_mem
solution library add amba
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v10' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/oasysrtl/mgc_sample-065nm_beh_or.lib' [mgc_sample-065nm_beh_or]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_sample_mem.lib' [ccs_sample_mem]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v10': elapsed time 0.63 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 48, Real ops = 15, Vars = 18 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v10' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v10': elapsed time 0.08 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 48, Real ops = 15, Vars = 18 (SOL-21)
directive set /peaceNTT/vec:rsc -MAP_TO_MODULE amba.ccs_axi4_slave_mem
# Warning: AXI4 Component 'amba.ccs_axi4_slave_mem' requires asynchronous reset when processing MAP_TO_MODULE directive (DIR-48)
# /peaceNTT/vec:rsc/MAP_TO_MODULE amba.ccs_axi4_slave_mem
directive set /peaceNTT/result:rsc -MAP_TO_MODULE amba.ccs_axi4_slave_mem
# Warning: AXI4 Component 'amba.ccs_axi4_slave_mem' requires asynchronous reset when processing MAP_TO_MODULE directive (DIR-48)
# /peaceNTT/result:rsc/MAP_TO_MODULE amba.ccs_axi4_slave_mem
directive set /peaceNTT/twiddle:rsc -MAP_TO_MODULE amba.ccs_axi4_slave_mem
# Warning: AXI4 Component 'amba.ccs_axi4_slave_mem' requires asynchronous reset when processing MAP_TO_MODULE directive (DIR-48)
# /peaceNTT/twiddle:rsc/MAP_TO_MODULE amba.ccs_axi4_slave_mem
directive set /peaceNTT/core/xt:rsc -MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_1R1W
# /peaceNTT/core/xt:rsc/MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_1R1W
directive set /peaceNTT/core/xt:rsc -GEN_EXTERNAL_ENABLE true
# /peaceNTT/core/xt:rsc/GEN_EXTERNAL_ENABLE true
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v10' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v10': elapsed time 0.02 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 58, Real ops = 15, Vars = 23 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v10' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'ccs_sample_mem.ccs_ram_sync_1R1W' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v10': elapsed time 0.93 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 60, Real ops = 15, Vars = 23 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v10' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v10': elapsed time 0.03 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 60, Real ops = 15, Vars = 23 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v10' (SOL-8)
# Design 'peaceNTT' contains '15' real operations. (SOL-11)
# Warning: Extrapolation detected. Script '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v10/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v10': elapsed time 0.14 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 76, Real ops = 15, Vars = 26 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v10' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 78870 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 83986, Area (Datapath, Register, Total) = 3191112.73, 7890.56, 3199003.29 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 283666, Area (Datapath, Register, Total) = 2755304.45, 7890.56, 2763195.01 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v10': elapsed time 0.24 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 76, Real ops = 15, Vars = 26 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v10' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'g:rsc' (SCHD-46)
# Global signal 'result:rsc.AWID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWADDR' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWLEN' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWSIZE' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWBURST' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWLOCK' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWCACHE' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWPROT' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWQOS' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWREGION' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWUSER' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWVALID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWREADY' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.WDATA' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.WSTRB' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.WLAST' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.WUSER' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.WVALID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.WREADY' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.BID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.BRESP' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.BUSER' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.BVALID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.BREADY' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARADDR' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARLEN' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARSIZE' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARBURST' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARLOCK' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARCACHE' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARPROT' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARQOS' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARREGION' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARUSER' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARVALID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARREADY' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.RID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.RDATA' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.RRESP' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.RLAST' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.RUSER' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.RVALID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.RREADY' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(89): Creating buffer for wait controller for component 'result:rsc' (SCHD-46)
# Global signal 'result:rsc.tr_write_done' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.s_tdone' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(87): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(87): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.re' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Creating buffer for wait controller for component 'xt:rsc' (SCHD-46)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v10': elapsed time 6.06 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 4079, Real ops = 103, Vars = 824 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v10' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v10': elapsed time 2.39 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 1128, Real ops = 191, Vars = 748 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v10' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v10': elapsed time 3.13 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 1120, Real ops = 172, Vars = 999 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v10' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_ram_sync_1R1W.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v10/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_ram_sync_1R1W.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v10/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: no LEF files specified in the Catapult library
# Warning: RAM module 'ccs_ram_sync_1R1W' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ccs_ram_sync_1R1W
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Warning: no LEF files specified in the Catapult library
# Warning: RAM module 'ccs_ram_sync_1R1W' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ccs_ram_sync_1R1W
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_ram_sync_1R1W.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v10/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_ram_sync_1R1W.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v10/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: no LEF files specified in the Catapult library
# Warning: RAM module 'ccs_ram_sync_1R1W' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ccs_ram_sync_1R1W
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Warning: no LEF files specified in the Catapult library
# Warning: RAM module 'ccs_ram_sync_1R1W' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ccs_ram_sync_1R1W
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v10': elapsed time 9.32 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 1115, Real ops = 172, Vars = 750 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# CU_DIRECTIVE sid12 SET {} {DSP_EXTRACTION yes}: Race condition
# CU_DESIGN sid12 ADD {} {VERSION v11 SID sid12 BRANCH_SID sid11 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG OasysRTL UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Sample/PARAMETERS/065nm/PARAMETERS/mgc_sample-065nm_beh_or/74 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Sample/PARAMETERS/065nm/PARAMETERS/ccs_sample_mem/1 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v11' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v11/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v11' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v11': elapsed time 0.08 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 48, Real ops = 15, Vars = 18 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v11' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v11': elapsed time 0.03 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 58, Real ops = 15, Vars = 23 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v11' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(75): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'ccs_sample_mem.ccs_ram_sync_1R1W' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v11': elapsed time 0.94 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 60, Real ops = 15, Vars = 23 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v11' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v11': elapsed time 0.03 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 60, Real ops = 15, Vars = 23 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v11' (SOL-8)
# Design 'peaceNTT' contains '15' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v11': elapsed time 0.10 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 76, Real ops = 15, Vars = 26 (SOL-21)
flow run /DesignAnalyzer/launch
flow run /CDesignChecker/query_user ./CDesignChecker/design_checker.sh
flow run /CDesignChecker/write_options {VER_MODE -code_checks} 
flow run /CDesignChecker/launch_sleccpc_sh ./CDesignChecker/design_checker.sh -code_checks 
# Info: Using CPC install '/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/cds_cpc/rls'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/cds_cpc/rls/platform/common/init/check_env.sh < "/dev/null" (BASIC-15)
# Found perl version ,. SLEC needs perl version 5.8.8 or higher.
# Warning: Opening IPC...
# Warning: SystemC 2.2 compatibility is currently selected but the built-in installation (i.e. '/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/cds_cpc/rls/tools/systemc2.2/') does not point to such SystemC installation. (CEG-SCVER)
# Warning: The SystemC installation in built-in SystemC (i.e. '/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/cds_cpc/rls/tools/systemc2.2/') cannot be used and will be ignored. (CEG-BSCI)
# Reading startup script '/opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/cds_cpc/rls/slecrc' (APP-RSS)
# > 
# > 
# 0
# 
# > 
# 10000
# 
# > 
# > 
# 1
# 
# > 
# 1
# 
# Warning: Generating SLEC wrappers and TCL script...
# > 
# -cat2slec_work_dir .cat2slec -workdir .. -cpc -symbolic_memory_threshold_size 256
# 
# > 
# Warning: ".cat2slec/cat2slec.debug" could not be opened for writing. No debug-file will be generated. (CTS-UTDL)
# SLEC process is using 27 MB, peak 33 MB, and 1 seconds [+27MB, +33MB, +1s] @ Wed Jun 16 11:15:30 2021 (UI-STATS)
# 
# Detected SLEC Version : SLEC design-checking-10.5c (CTS-SVI)
# The tool command file will be written to "cat2slec.cmd". (CTS-CCFN)
# Detected Catapult Version : 8.2 (CTS-CVI)
# Extracting information for the block "peaceNTT". (CTS-ETN)
# Encountered active high clock "clk". (CTS-CAH)
# Encountered active high reset "rst". (CTS-RAH)
# Warning: Found the following INOUTs at the interface: "result". They will be treated as inputs while generating the setup. (CTS-ITAIC)
#     ######################################################################
#     Generating SystemC and RTL wrappers for the specified design
#     ######################################################################
# SPEC Wrapper file(s) is/are : "spec_wrapper.h spec_wrapper.cpp". (CTS-SWF)
# SPEC Design top module name is now "spec_wrapper". (CTS-SWTMN)
# Printing SPEC Wrapper files. (CTS-PSW)
# SLEC process is using 28 MB, peak 33 MB, and 1 seconds [+1MB, +0MB, +0s] @ Wed Jun 16 11:15:30 2021 (UI-STATS)
# 
# Final SLEC script is generated at: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v11/CDesignChecker/run_design_checker.tcl (CTS-FSSN)
# cat2slec is running via IPC from Catapult - not exiting TCL shell. (CTS-SFCI)
# > 
# 10000
# 
# > 
# 1
# 
# > 
# > 
# Warning: Running CDesignChecker...
# > 
# 1
# 
# > 
# 0
# 
# > 
# Solver cache location set to 'workdir'. (SOL-SCL)
# # # This file is automatically generated by Catapult each time CDesignChecker is
# # # is launched from Catapult. Any user-applied edits will be overwritten.
# # 
# # set ::env(SLEC_GCC_HOME) /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/dcs_gcc/gcc-4.9.2
# # # Property checks
# # 
# # # add Verification Mode settings
# # set_verification_mode -c_property_checks -code_checks
# Setting the currently running product to SLEC CPC. (APP-SCP)
# set_global -if_unchanged systemc_version                            2.3
# set_global -if_unchanged print_slec_summary                           0
# config_trace_files -disable
# set_global -if_unchanged enable_hierarchy_synthesis                   1
# set_global -if_unchanged ctrl_c_unattended_mode                       1
# set_global -if_unchanged honor_loop_unroll_pragma                     1
# set_global -if_unchanged reduce_memory_exprs                          1
# set_global -if_unchanged _enable_pragma_hls_exclude                   0
# # 
# # # Symbolic Memory Control
# # set_global symbolic_memory_threshold_size 256
# # 
# # # verification effort
# # set_verification_effort -medium
# set_global output_problem_time_limit 1
# set_global output_problem_time_limit_factor 4.0
# set_global sim_max_transactions 200
# set_global sim_based_validation_timeout 900
# set_global soft_runtime_limit 7200
# set_global number_of_ll3_iterations 3
# set_global __sol_use_engine_time_limit_for_last_output 0
# # 
# ### Reading user-provided value '1' from the Tcl variable 'Run_Formal_Part_One'
# ### Reading user-provided value '0' from the Tcl variable 'Run_Formal_Part_Two'
# # # CDesignChecker Pre-build-design user options
# Please refer to /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v11/./CDesignChecker/calypto/build_design.log for a comprehensive list of messages and warnings issued in build_design. These may provide hints for debugging issues (if any) related to performance, potential out of bound accesses etc. (UI-BDLM)
# 
#                   (Subsequent repetitions of this message will be suppressed.
#                    Use 'enable_msg UI-BDLM' to show all repetitions.)
# 
# Reading design files into the 'spec' design library. (CPT-RDF)
# SystemC version 2.3 features will be used. (CPT-SC21)
# Using GCC 4.9.2 to parse system function interfaces and STL. (CPT-UGV)
# Warning: ./../../../src/../include/config.h(17): warning: last line of file ends without a newline (SC-1)
# 
# 
# 
# Warning: ./../../../src/../include/ntt.h(10): warning: last line of file ends without a newline (SC-1)
# 
# 
# 
# Warning: ./../../../include/config.h(17): warning: last line of file ends without a newline (SC-1)
# 
# 
# 
# Warning: ./../../../include/ntt.h(10): warning: last line of file ends without a newline (SC-1)
# 
# 
# 
# Finished reading SystemC files into the 'spec' design library. (CPT-FRD)
# Linking the 'spec' design library. (CPT-LDF)
# /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v11/CDesignChecker/spec_wrapper.h(36): SC_MODULE class "spec_wrapper" identified as top module for C++ elaboration. (CPT-CETI)
# Array 'xt' at (/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp:75,14) is treated as symbolic memory for verification. The initialization, if any, will be dropped and UMR checking will be skipped for this array. (CPT-AID)
# Array 'vec' at (/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v11/CDesignChecker/spec_wrapper.cpp:133,28) is treated as symbolic memory for verification. The initialization, if any, will be dropped and UMR checking will be skipped for this array. (CPT-AID)
# Array 'result' at (/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v11/CDesignChecker/spec_wrapper.cpp:134,28) is treated as symbolic memory for verification. The initialization, if any, will be dropped and UMR checking will be skipped for this array. (CPT-AID)
# Array 'twiddle' at (/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v11/CDesignChecker/spec_wrapper.cpp:135,28) is treated as symbolic memory for verification. The initialization, if any, will be dropped and UMR checking will be skipped for this array. (CPT-AID)
# Generating design_checks.db file. (CPT-RCD)
# Generating design_checks.xml file. (CPT-OLX)
# Generating design check reports. (CPT-OLT)
# Warning: Closing IPC...
flow run /DesignAnalyzer/launch
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v11' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (9 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 68630 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 73746, Area (Datapath, Register, Total) = 3191112.73, 7890.56, 3199003.29 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 222226, Area (Datapath, Register, Total) = 2755304.45, 7890.56, 2763195.01 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v11': elapsed time 0.29 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 76, Real ops = 15, Vars = 26 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v11' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'g:rsc' (SCHD-46)
# Global signal 'result:rsc.AWID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWADDR' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWLEN' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWSIZE' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWBURST' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWLOCK' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWCACHE' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWPROT' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWQOS' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWREGION' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWUSER' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWVALID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.AWREADY' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.WDATA' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.WSTRB' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.WLAST' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.WUSER' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.WVALID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.WREADY' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.BID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.BRESP' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.BUSER' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.BVALID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.BREADY' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARADDR' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARLEN' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARSIZE' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARBURST' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARLOCK' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARCACHE' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARPROT' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARQOS' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARREGION' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARUSER' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARVALID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.ARREADY' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.RID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.RDATA' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.RRESP' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.RLAST' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.RUSER' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.RVALID' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.RREADY' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(89): Creating buffer for wait controller for component 'result:rsc' (SCHD-46)
# Global signal 'result:rsc.tr_write_done' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.s_tdone' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWADDR' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLEN' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWSIZE' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWBURST' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWLOCK' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWCACHE' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWPROT' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWQOS' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREGION' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWUSER' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWVALID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.AWREADY' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WDATA' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WSTRB' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WLAST' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WUSER' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WVALID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.WREADY' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BRESP' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BUSER' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BVALID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.BREADY' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARADDR' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLEN' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARSIZE' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARBURST' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARLOCK' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARCACHE' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARPROT' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARQOS' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREGION' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARUSER' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARVALID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.ARREADY' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RDATA' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RRESP' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RLAST' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RUSER' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RVALID' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.RREADY' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(87): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(87): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.tr_write_done' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.s_tdone' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.re' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Creating buffer for wait controller for component 'xt:rsc' (SCHD-46)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v11': elapsed time 6.07 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 3456, Real ops = 102, Vars = 815 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v11' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v11': elapsed time 2.42 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 1093, Real ops = 187, Vars = 735 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v11' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v11': elapsed time 3.20 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 1085, Real ops = 168, Vars = 976 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v11' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_ram_sync_1R1W.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v11/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_ram_sync_1R1W.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v11/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: no LEF files specified in the Catapult library
# Warning: RAM module 'ccs_ram_sync_1R1W' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ccs_ram_sync_1R1W
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Warning: no LEF files specified in the Catapult library
# Warning: RAM module 'ccs_ram_sync_1R1W' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ccs_ram_sync_1R1W
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_ram_sync_1R1W.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v11/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_ram_sync_1R1W.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v11/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: no LEF files specified in the Catapult library
# Warning: RAM module 'ccs_ram_sync_1R1W' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ccs_ram_sync_1R1W
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Warning: no LEF files specified in the Catapult library
# Warning: RAM module 'ccs_ram_sync_1R1W' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ccs_ram_sync_1R1W
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v11': elapsed time 9.87 seconds, memory usage 2822104kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 1080, Real ops = 168, Vars = 737 (SOL-21)
flow run /Schedule/view ./schedule.gnt
flow run /Schedule/view ./schedule.gnt
flow run /Schematic/view ./schematic.nlv -state rtl
flow run /Schematic/view ./schematic.nlv -state datapath
flow run /Schematic/view ./schematic.nlv -state criticalpath
flow run /Schematic/view ./schematic.nlv -state criticalmap
flow run /Schematic/view ./schematic.nlv -state rtl
flow run /Schematic/view ./schematic.nlv -state datapath
flow run /Schematic/view ./schematic.nlv -state criticalpath
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/src/ntt.cpp' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(10): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.23 seconds, memory usage 2821628kB, peak memory usage 2822620kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v12' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(68): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(68): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(68): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(68): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'result' is only used as an output. (OPT-11)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v12/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v12': elapsed time 1.98 seconds, memory usage 2821628kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 40, Real ops = 14, Vars = 17 (SOL-21)
solution library remove *
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx485tffg1157-2
solution library add Xilinx_RAMS
solution library add amba
solution library remove *
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1927-2
solution library add Xilinx_RAMS
solution library add amba
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v12' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v12': elapsed time 0.87 seconds, memory usage 2821628kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 40, Real ops = 14, Vars = 17 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v12' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v12': elapsed time 0.08 seconds, memory usage 2821628kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 40, Real ops = 14, Vars = 17 (SOL-21)
go memories
# Info: Starting transformation 'loops' on solution 'peaceNTT.v12' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v12': elapsed time 0.04 seconds, memory usage 2821628kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 50, Real ops = 14, Vars = 22 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v12' (SOL-8)
# Error: $PROJECT_HOME/src/ntt.cpp(75): Invalid component selection 'ccs_sample_mem.ccs_ram_sync_1R1W' for Resource '/peaceNTT/core/xt:rsc' (ALOC-3)
# Error: $PROJECT_HOME/src/ntt.cpp(75): Splitting of Resource '/peaceNTT/core/xt:rsc' into 1024 variables could cause excessive runtime or memory requirements (MEM-8)
# Error: $PROJECT_HOME/src/ntt.cpp(75): Please select a library with memories or increase REGISTER_THRESHOLD (MEM-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v12': elapsed time 1.68 seconds, memory usage 2821628kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 50, Real ops = 14, Vars = 22 (SOL-21)
# Error: incomplete memory allocation
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(10): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 2.99 seconds, memory usage 2821628kB, peak memory usage 2822620kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v13' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(68): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(68): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(68): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(68): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'result' is only used as an output. (OPT-11)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v13/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v13': elapsed time 1.77 seconds, memory usage 2821628kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 18, Real ops = 6, Vars = 12 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v13' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v13': elapsed time 0.30 seconds, memory usage 2821628kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 18, Real ops = 6, Vars = 12 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v13' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v13': elapsed time 0.05 seconds, memory usage 2821628kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 18, Real ops = 6, Vars = 12 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v13' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v13': elapsed time 0.03 seconds, memory usage 2821628kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 26, Real ops = 6, Vars = 16 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v13' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'ccs_ioport.ccs_in' (size: 65536). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v13': elapsed time 0.83 seconds, memory usage 2821628kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 26, Real ops = 6, Vars = 15 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v13' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v13': elapsed time 0.02 seconds, memory usage 2821628kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 26, Real ops = 6, Vars = 15 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v13' (SOL-8)
# Design 'peaceNTT' contains '6' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v13': elapsed time 0.06 seconds, memory usage 2821628kB, peak memory usage 2822620kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 30, Real ops = 6, Vars = 17 (SOL-21)
go assembly
directive set /peaceNTT/result:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
# CU_DIRECTIVE sid15 SET /peaceNTT/result:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid15 SET /peaceNTT/vec:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid15 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE amba.ccs_axi4_slave_mem}: Race condition
# CU_DIRECTIVE sid15 SET /peaceNTT/result:rsc {MAP_TO_MODULE amba.ccs_axi4_slave_mem}: Race condition
# CU_DIRECTIVE sid15 SET /peaceNTT/vec:rsc {MAP_TO_MODULE amba.ccs_axi4_slave_mem}: Race condition
# CU_DIRECTIVE sid15 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid15 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid15 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid15 ADD {} {VERSION v14 SID sid15 BRANCH_SID sid14 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1927-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v14' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v14/CDesignChecker/design_checker.sh'
# /peaceNTT/result:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
directive set /peaceNTT/twiddle:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
# /peaceNTT/twiddle:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v14' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v14': elapsed time 0.02 seconds, memory usage 2887164kB, peak memory usage 2887164kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 26, Real ops = 6, Vars = 16 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v14' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'ccs_ioport.ccs_in' (size: 65536). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v14': elapsed time 0.81 seconds, memory usage 2887164kB, peak memory usage 2887164kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 26, Real ops = 6, Vars = 15 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v14' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v14': elapsed time 0.03 seconds, memory usage 2887164kB, peak memory usage 2887164kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 26, Real ops = 6, Vars = 15 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v14' (SOL-8)
# Design 'peaceNTT' contains '6' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v14': elapsed time 0.05 seconds, memory usage 2887164kB, peak memory usage 2887164kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 30, Real ops = 6, Vars = 17 (SOL-21)
go memories
directive set SCHED_USE_MULTICYCLE true
# CU_DESIGN sid16 ADD {} {VERSION v15 SID sid16 BRANCH_SID sid15 BRANCH_STATE memories INCREMENTAL 0 STATE memories TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1927-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v15' at state 'memories' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v15/CDesignChecker/design_checker.sh'
# /SCHED_USE_MULTICYCLE true
go allocate
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v15' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v15': elapsed time 0.02 seconds, memory usage 2887164kB, peak memory usage 2887164kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 26, Real ops = 6, Vars = 15 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v15' (SOL-8)
# Design 'peaceNTT' contains '6' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v15': elapsed time 0.06 seconds, memory usage 2887164kB, peak memory usage 2887164kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 30, Real ops = 6, Vars = 17 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v15' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 66572 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 66568, Area (Datapath, Register, Total) = 15999.68, 0.00, 15999.68 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 66568, Area (Datapath, Register, Total) = 15999.68, 0.00, 15999.68 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v15': elapsed time 0.14 seconds, memory usage 2887164kB, peak memory usage 2887164kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 30, Real ops = 6, Vars = 17 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v15' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v15': elapsed time 1.71 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 245, Real ops = 6, Vars = 43 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v15' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v15': elapsed time 0.29 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 147, Real ops = 46, Vars = 51 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v15' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v15': elapsed time 0.32 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 130, Real ops = 28, Vars = 92 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v15' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v15/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v15/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v15/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v15/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v15': elapsed time 4.52 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 127, Real ops = 29, Vars = 49 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(10): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(85): identifier "xt" is undefined (CRD-20)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 3.03 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/src/ntt.cpp' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(10): last line of file ends without a newline (CRD-1)
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.48 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(10): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 3.21 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'peaceNTT.v16' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(68): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(68): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(68): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(68): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'result' is only used as an output. (OPT-11)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v16/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v16': elapsed time 1.80 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 17, Real ops = 6, Vars = 11 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v16' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v16': elapsed time 0.28 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 17, Real ops = 6, Vars = 11 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v16' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v16': elapsed time 0.06 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 17, Real ops = 6, Vars = 11 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v16' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v16': elapsed time 0.02 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 23, Real ops = 6, Vars = 14 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v16' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'ccs_ioport.ccs_in' (size: 65536). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'ccs_ioport.ccs_in' (size: 65536). (MEM-2)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v16': elapsed time 0.70 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 24, Real ops = 6, Vars = 14 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v16' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v16': elapsed time 0.02 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 24, Real ops = 6, Vars = 14 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v16' (SOL-8)
# Design 'peaceNTT' contains '6' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v16': elapsed time 0.06 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 30, Real ops = 6, Vars = 16 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v16' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 66572 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 66568, Area (Datapath, Register, Total) = 15999.68, 0.00, 15999.68 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 66568, Area (Datapath, Register, Total) = 15999.68, 0.00, 15999.68 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v16': elapsed time 0.15 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 30, Real ops = 6, Vars = 16 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v16' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v16': elapsed time 1.66 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 245, Real ops = 6, Vars = 43 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v16' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v16': elapsed time 0.32 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 147, Real ops = 46, Vars = 51 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v16' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v16': elapsed time 0.34 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 130, Real ops = 28, Vars = 92 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v16' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v16/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v16/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v16/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v16/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v16': elapsed time 4.44 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 127, Real ops = 29, Vars = 49 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(10): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 3.45 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v17' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(68): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(68): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(68): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(68): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'result' is only used as an output. (OPT-11)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v17/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v17': elapsed time 1.84 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 15, Real ops = 5, Vars = 12 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v17' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v17': elapsed time 0.29 seconds, memory usage 2887172kB, peak memory usage 2887172kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 15, Real ops = 5, Vars = 12 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v17' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v17': elapsed time 0.05 seconds, memory usage 2911780kB, peak memory usage 2911780kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 15, Real ops = 5, Vars = 12 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v17' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v17': elapsed time 0.02 seconds, memory usage 2911780kB, peak memory usage 2911780kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 23, Real ops = 5, Vars = 16 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v17' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'ccs_ioport.ccs_in' (size: 65536). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v17': elapsed time 0.86 seconds, memory usage 2911780kB, peak memory usage 2911780kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 22, Real ops = 5, Vars = 15 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v17' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v17': elapsed time 0.02 seconds, memory usage 2911780kB, peak memory usage 2911780kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 22, Real ops = 5, Vars = 15 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v17' (SOL-8)
# Design 'peaceNTT' contains '5' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v17': elapsed time 0.06 seconds, memory usage 2911780kB, peak memory usage 2911780kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 25, Real ops = 5, Vars = 17 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v17' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (12 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 61452 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 61448, Area (Datapath, Register, Total) = 7640.43, 0.00, 7640.43 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 61448, Area (Datapath, Register, Total) = 7640.43, 0.00, 7640.43 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v17': elapsed time 0.13 seconds, memory usage 2911780kB, peak memory usage 2911780kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 25, Real ops = 5, Vars = 17 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v17' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v17': elapsed time 1.45 seconds, memory usage 2919972kB, peak memory usage 2919972kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 200, Real ops = 6, Vars = 41 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v17' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v17': elapsed time 0.26 seconds, memory usage 2919972kB, peak memory usage 2919972kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 120, Real ops = 33, Vars = 47 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v17' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v17': elapsed time 0.29 seconds, memory usage 2919972kB, peak memory usage 2919972kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 113, Real ops = 21, Vars = 78 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v17' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v17/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v17/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v17/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v17/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v17': elapsed time 4.68 seconds, memory usage 2919972kB, peak memory usage 2919972kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 110, Real ops = 22, Vars = 46 (SOL-21)
project save
# Saving project file '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4.ccs'. (PRJ-5)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/src/ntt.cpp' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(10): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 3.60 seconds, memory usage 2919972kB, peak memory usage 2919972kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v18' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(68): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(68): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(68): Inlining routine 'peaceNTT' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2813): Inlining routine 'operator%<64, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(68): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'result' is only used as an output. (OPT-11)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v18/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v18': elapsed time 1.89 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 18, Real ops = 6, Vars = 11 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v18' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v18': elapsed time 0.29 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 18, Real ops = 6, Vars = 11 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v18' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v18': elapsed time 0.07 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 18, Real ops = 6, Vars = 11 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v18' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v18': elapsed time 0.04 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 24, Real ops = 6, Vars = 14 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v18' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'ccs_ioport.ccs_in' (size: 65536). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'ccs_ioport.ccs_in' (size: 65536). (MEM-2)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v18': elapsed time 0.73 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 24, Real ops = 6, Vars = 14 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v18' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v18': elapsed time 0.02 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 24, Real ops = 6, Vars = 14 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v18' (SOL-8)
# Design 'peaceNTT' contains '6' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v18': elapsed time 0.25 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 31, Real ops = 6, Vars = 16 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v18' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 66572 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 66568, Area (Datapath, Register, Total) = 8124.81, 0.00, 8124.81 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 66568, Area (Datapath, Register, Total) = 8124.81, 0.00, 8124.81 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v18': elapsed time 0.17 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 31, Real ops = 6, Vars = 16 (SOL-21)
directive set DSP_EXTRACTION yes
# /DSP_EXTRACTION yes
go compile
solution library remove *
# Info: Branching solution 'peaceNTT.v19' at state 'compile' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v19/CDesignChecker/design_checker.sh'
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1930-2
solution library add Xilinx_RAMS
solution library add amba
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v19' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v19': elapsed time 0.84 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 18, Real ops = 6, Vars = 11 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v19' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v19': elapsed time 0.06 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 18, Real ops = 6, Vars = 11 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v19' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v19': elapsed time 0.03 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 24, Real ops = 6, Vars = 14 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v19' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'ccs_ioport.ccs_in' (size: 65536). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'ccs_ioport.ccs_in' (size: 65536). (MEM-2)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v19': elapsed time 0.74 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 24, Real ops = 6, Vars = 14 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v19' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v19': elapsed time 0.02 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 24, Real ops = 6, Vars = 14 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v19' (SOL-8)
# Design 'peaceNTT' contains '6' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v19': elapsed time 0.21 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 31, Real ops = 6, Vars = 16 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v19' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 66572 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 66568, Area (Datapath, Register, Total) = 8124.81, 0.00, 8124.81 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 66568, Area (Datapath, Register, Total) = 8124.81, 0.00, 8124.81 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v19': elapsed time 0.17 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 31, Real ops = 6, Vars = 16 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v19' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v19': elapsed time 3.54 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 269, Real ops = 7, Vars = 45 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v19' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v19': elapsed time 0.36 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 139, Real ops = 38, Vars = 55 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v19' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v19': elapsed time 0.34 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 132, Real ops = 26, Vars = 96 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v19' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v19/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v19/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v19/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v19/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v19': elapsed time 4.44 seconds, memory usage 2985508kB, peak memory usage 2985508kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 129, Real ops = 27, Vars = 54 (SOL-21)
flow run /Schedule/view ./schedule.gnt
flow run /Schematic/view ./schematic.nlv -state criticalpath
flow run /Schematic/view ./schematic.nlv -state criticalmap
# File '$PROJECT_HOME/include/ntt.h' saved
# Input file has changed
solution new -state new -solution peaceNTT.v19 peaceNTT
# Info: Branching solution 'peaceNTT.v20' at state 'new' (PRJ-2)
# peaceNTT.v20
# File '$PROJECT_HOME/src/ntt.cpp' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'peaceNTT.v20' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'peaceNTT.v20': elapsed time 3.73 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v20' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(69): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(69): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(69): Inlining routine 'peaceNTT' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2813): Inlining routine 'operator%<64, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(69): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(69): INOUT port 'result' is only used as an output. (OPT-11)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v20/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v20': elapsed time 1.94 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 18, Real ops = 6, Vars = 9 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v20' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v20': elapsed time 0.29 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 18, Real ops = 6, Vars = 9 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v20' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v20': elapsed time 0.06 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 18, Real ops = 6, Vars = 9 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v20' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(69): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v20': elapsed time 0.04 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 24, Real ops = 6, Vars = 12 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v20' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(69): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(69): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(69): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v20': elapsed time 0.73 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 24, Real ops = 6, Vars = 12 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v20' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v20': elapsed time 0.03 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 24, Real ops = 6, Vars = 12 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v20' (SOL-8)
# Design 'peaceNTT' contains '6' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v20': elapsed time 0.09 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 31, Real ops = 6, Vars = 14 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v20' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(69): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(69): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(69): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 66572 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(69): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 66568, Area (Datapath, Register, Total) = 8124.81, 0.00, 8124.81 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(69): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 66568, Area (Datapath, Register, Total) = 8124.81, 0.00, 8124.81 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v20': elapsed time 0.17 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 31, Real ops = 6, Vars = 14 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v20' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(69): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v20': elapsed time 3.27 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 269, Real ops = 7, Vars = 45 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v20' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v20': elapsed time 0.38 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 139, Real ops = 38, Vars = 55 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v20' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v20': elapsed time 0.34 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 132, Real ops = 26, Vars = 96 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v20' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v20/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v20/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v20/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v20/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v20': elapsed time 4.42 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 129, Real ops = 27, Vars = 54 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(89): expected an expression (CRD-29)
# Warning: $PROJECT_HOME/src/ntt.cpp(95): parsing restarts here after previous syntax error (CRD-12)
# Error: $PROJECT_HOME/src/ntt.cpp(95): expected a ";" (CRD-65)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v3': elapsed time 3.84 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/src/ntt.cpp' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(89): expected a ")" (CRD-18)
# Error: $PROJECT_HOME/src/ntt.cpp(89): expected an expression (CRD-29)
# Error: $PROJECT_HOME/src/ntt.cpp(89): identifier "i" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(89): expected a ";" (CRD-65)
# Warning: $PROJECT_HOME/src/ntt.cpp(95): parsing restarts here after previous syntax error (CRD-12)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v3': elapsed time 3.94 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v4' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(89): expected a ")" (CRD-18)
# Error: $PROJECT_HOME/src/ntt.cpp(89): expected an expression (CRD-29)
# Error: $PROJECT_HOME/src/ntt.cpp(89): identifier "i" is undefined (CRD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(89): expected a ";" (CRD-65)
# Warning: $PROJECT_HOME/src/ntt.cpp(95): parsing restarts here after previous syntax error (CRD-12)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v4': elapsed time 4.12 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v5' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v5' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v5': elapsed time 4.27 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v21' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(69): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(69): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(69): Inlining routine 'peaceNTT' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2813): Inlining routine 'operator%<64, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(69): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(69): INOUT port 'result' is only used as an output. (OPT-11)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/peaceNTT/core/INNER_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v21/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v21': elapsed time 2.07 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 27, Real ops = 10, Vars = 10 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v21' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v21': elapsed time 0.30 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 27, Real ops = 10, Vars = 10 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v21' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v21': elapsed time 0.10 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 27, Real ops = 10, Vars = 10 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v21' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/peaceNTT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(84): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(69): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v21': elapsed time 0.04 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 33, Real ops = 10, Vars = 13 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v21' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(69): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(69): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(69): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v21': elapsed time 0.77 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 33, Real ops = 10, Vars = 13 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v21' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v21': elapsed time 0.03 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 33, Real ops = 10, Vars = 13 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v21' (SOL-8)
# Design 'peaceNTT' contains '10' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v21': elapsed time 0.29 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 45, Real ops = 10, Vars = 16 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v21' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(89): Prescheduled LOOP '/peaceNTT/core/INNER_LOOP' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(84): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(69): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(69): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(69): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 66582 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(69): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 66577, Area (Datapath, Register, Total) = 9410.81, 0.00, 9410.81 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(69): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 66577, Area (Datapath, Register, Total) = 9410.81, 0.00, 9410.81 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v21': elapsed time 0.20 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 45, Real ops = 10, Vars = 16 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v21' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(69): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v21': elapsed time 3.55 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 257, Real ops = 9, Vars = 47 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v21' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v21': elapsed time 0.34 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 159, Real ops = 49, Vars = 57 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v21' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v21': elapsed time 0.39 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 160, Real ops = 37, Vars = 123 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v21' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v21/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v21/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v21/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v21/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v21': elapsed time 4.47 seconds, memory usage 3050936kB, peak memory usage 3050936kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 157, Real ops = 38, Vars = 55 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v5' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v5' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v5': elapsed time 4.46 seconds, memory usage 3116472kB, peak memory usage 3116472kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v22' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(69): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(69): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(69): Inlining routine 'peaceNTT' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2813): Inlining routine 'operator%<64, false>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(69): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(69): INOUT port 'result' is only used as an output. (OPT-11)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/peaceNTT/core/INNER_LOOP' iterated at most 9 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v22/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v22': elapsed time 2.03 seconds, memory usage 3116472kB, peak memory usage 3116472kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 33, Real ops = 13, Vars = 10 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v22' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v22': elapsed time 0.32 seconds, memory usage 3116472kB, peak memory usage 3116472kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 33, Real ops = 13, Vars = 10 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v22' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v22': elapsed time 0.07 seconds, memory usage 3116472kB, peak memory usage 3116472kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 33, Real ops = 13, Vars = 10 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v22' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(89): Loop '/peaceNTT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(84): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(69): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v22': elapsed time 0.04 seconds, memory usage 3116472kB, peak memory usage 3116472kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 39, Real ops = 13, Vars = 13 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v22' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(69): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(69): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(69): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v22': elapsed time 0.77 seconds, memory usage 3116472kB, peak memory usage 3116472kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 39, Real ops = 13, Vars = 13 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v22' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v22': elapsed time 0.02 seconds, memory usage 3116472kB, peak memory usage 3116472kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 39, Real ops = 13, Vars = 13 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v22' (SOL-8)
# Design 'peaceNTT' contains '16' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v22': elapsed time 0.14 seconds, memory usage 3116472kB, peak memory usage 3116472kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 65, Real ops = 16, Vars = 17 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v22' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(89): Prescheduled LOOP '/peaceNTT/core/INNER_LOOP' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(84): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(69): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(69): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(69): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 1202 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(69): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 1197, Area (Datapath, Register, Total) = 9409.81, 0.00, 9409.81 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(69): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 1197, Area (Datapath, Register, Total) = 9409.81, 0.00, 9409.81 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v22': elapsed time 0.23 seconds, memory usage 3116472kB, peak memory usage 3116472kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 65, Real ops = 16, Vars = 17 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v22' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(69): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v22': elapsed time 3.53 seconds, memory usage 3116472kB, peak memory usage 3116472kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 279, Real ops = 15, Vars = 48 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v22' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v22': elapsed time 0.34 seconds, memory usage 3116472kB, peak memory usage 3116472kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 174, Real ops = 51, Vars = 60 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v22' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v22': elapsed time 0.45 seconds, memory usage 3116472kB, peak memory usage 3116472kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 197, Real ops = 43, Vars = 156 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v22' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v22/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v22/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v22/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v22/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v22': elapsed time 4.71 seconds, memory usage 3116472kB, peak memory usage 3116472kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 191, Real ops = 45, Vars = 55 (SOL-21)
flow run /Schematic/view ./schematic.nlv -state datapath
flow run /Schematic/view ./schematic.nlv -state criticalpath
flow run /Schematic/view ./schematic.nlv -state rtl
flow run /Schematic/view ./schematic.nlv -state datapath
flow run /Schematic/view ./schematic.nlv -state datapath
flow run /Schematic/view ./schematic.nlv -state rtl
flow run /Schematic/view ./schematic.nlv -state criticalpath
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v5' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/src/ntt.cpp' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v5' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(87): identifier "twiddle" is undefined (CRD-20)
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v6' at state 'new' (PRJ-2)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v5': elapsed time 4.90 seconds, memory usage 3116472kB, peak memory usage 3116476kB (SOL-9)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/src/ntt.cpp' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v6': elapsed time 4.59 seconds, memory usage 3116472kB, peak memory usage 3116476kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v23' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(68): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(68): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(68): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(68): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'result' is only used as an output. (OPT-11)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v23/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v23': elapsed time 2.06 seconds, memory usage 3116472kB, peak memory usage 3116476kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 20, Real ops = 6, Vars = 13 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v23' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v23': elapsed time 0.32 seconds, memory usage 3116472kB, peak memory usage 3116476kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 20, Real ops = 6, Vars = 13 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v23' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v23': elapsed time 0.08 seconds, memory usage 3116472kB, peak memory usage 3116476kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 20, Real ops = 6, Vars = 13 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v23' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v23': elapsed time 0.05 seconds, memory usage 3116472kB, peak memory usage 3116476kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 28, Real ops = 6, Vars = 17 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v23' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'ccs_ioport.ccs_in' (size: 65536). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v23': elapsed time 0.99 seconds, memory usage 3116472kB, peak memory usage 3116476kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 27, Real ops = 6, Vars = 16 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v23' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v23': elapsed time 0.03 seconds, memory usage 3116472kB, peak memory usage 3116476kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 27, Real ops = 6, Vars = 16 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v23' (SOL-8)
# Design 'peaceNTT' contains '6' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v23': elapsed time 0.07 seconds, memory usage 3116472kB, peak memory usage 3116476kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 32, Real ops = 6, Vars = 18 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v6' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/src/ntt.cpp' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(19): ambiguous "?" operation: second operand of type "INT64_T" can be converted to third operand type "ac_int<66, true>", and vice versa (CRD-979)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v6': elapsed time 4.73 seconds, memory usage 3116472kB, peak memory usage 3116476kB (SOL-9)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v7' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v7' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v7': elapsed time 4.88 seconds, memory usage 3116472kB, peak memory usage 3116476kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v24' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(68): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(68): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(68): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(68): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'result' is only used as an output. (OPT-11)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v24/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v24': elapsed time 2.11 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 22, Real ops = 7, Vars = 13 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v24' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v24': elapsed time 0.29 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 22, Real ops = 7, Vars = 13 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v24' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v24': elapsed time 0.07 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 22, Real ops = 7, Vars = 13 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v24' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v24': elapsed time 0.05 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 28, Real ops = 7, Vars = 16 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v24' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'ccs_ioport.ccs_in' (size: 65536). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'ccs_ioport.ccs_in' (size: 65536). (MEM-2)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v24': elapsed time 0.76 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 28, Real ops = 7, Vars = 16 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v24' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v24': elapsed time 0.04 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 28, Real ops = 7, Vars = 16 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v24' (SOL-8)
# Design 'peaceNTT' contains '8' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v24': elapsed time 0.08 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 37, Real ops = 8, Vars = 19 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v24' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(82): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (13 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(78): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 133132 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 143368, Area (Datapath, Register, Total) = 8505.25, 0.00, 8505.25 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 143368, Area (Datapath, Register, Total) = 8505.25, 0.00, 8505.25 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v24': elapsed time 0.16 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 37, Real ops = 8, Vars = 19 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v24' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v24': elapsed time 1.66 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 224, Real ops = 7, Vars = 37 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v24' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v24': elapsed time 0.30 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 152, Real ops = 48, Vars = 44 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v24' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v24': elapsed time 0.30 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 124, Real ops = 33, Vars = 90 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v24' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v24/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v24/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v24/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v24/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v24': elapsed time 4.31 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 124, Real ops = 33, Vars = 43 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v7' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v7' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v7': elapsed time 4.98 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v25' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(68): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(68): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(68): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(68): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v25/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v25': elapsed time 2.28 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 61, Real ops = 19, Vars = 23 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v25' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v25': elapsed time 0.32 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 61, Real ops = 19, Vars = 23 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v25' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v25': elapsed time 0.12 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 61, Real ops = 19, Vars = 23 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v25' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v25': elapsed time 0.05 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 71, Real ops = 19, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v25' (SOL-8)
# Error: $PROJECT_HOME/src/ntt.cpp(74): Invalid component selection 'ccs_sample_mem.ccs_ram_sync_1R1W' for Resource '/peaceNTT/core/xt:rsc' (ALOC-3)
# Error: $PROJECT_HOME/src/ntt.cpp(74): Splitting of Resource '/peaceNTT/core/xt:rsc' into 1024 variables could cause excessive runtime or memory requirements (MEM-8)
# Error: $PROJECT_HOME/src/ntt.cpp(74): Please select a library with memories or increase REGISTER_THRESHOLD (MEM-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v25': elapsed time 2.73 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 71, Real ops = 19, Vars = 28 (SOL-21)
# Error: incomplete memory allocation
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v25' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v25': elapsed time 0.06 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 71, Real ops = 19, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v25' (SOL-8)
# Error: $PROJECT_HOME/src/ntt.cpp(74): Invalid component selection 'ccs_sample_mem.ccs_ram_sync_1R1W' for Resource '/peaceNTT/core/xt:rsc' (ALOC-3)
# Error: $PROJECT_HOME/src/ntt.cpp(74): Splitting of Resource '/peaceNTT/core/xt:rsc' into 1024 variables could cause excessive runtime or memory requirements (MEM-8)
# Error: $PROJECT_HOME/src/ntt.cpp(74): Please select a library with memories or increase REGISTER_THRESHOLD (MEM-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v25': elapsed time 2.69 seconds, memory usage 3182008kB, peak memory usage 3182008kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 71, Real ops = 19, Vars = 28 (SOL-21)
# Error: incomplete memory allocation
go compile
solution library remove *
# Info: Branching solution 'peaceNTT.v26' at state 'compile' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v26/CDesignChecker/design_checker.sh'
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx485tffg1930-2
solution library add Xilinx_RAMS
solution library add amba
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v26' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v26': elapsed time 0.84 seconds, memory usage 3247544kB, peak memory usage 3247544kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 61, Real ops = 19, Vars = 23 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v26' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v26': elapsed time 0.12 seconds, memory usage 3247544kB, peak memory usage 3247544kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 61, Real ops = 19, Vars = 23 (SOL-21)
directive set /peaceNTT/core/xt:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
# /peaceNTT/core/xt:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v26' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v26': elapsed time 0.05 seconds, memory usage 3247544kB, peak memory usage 3247544kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 71, Real ops = 19, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v26' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(74): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v26': elapsed time 1.13 seconds, memory usage 3247544kB, peak memory usage 3247544kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 72, Real ops = 19, Vars = 28 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v26' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v26': elapsed time 0.04 seconds, memory usage 3247544kB, peak memory usage 3247544kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 72, Real ops = 19, Vars = 28 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v26' (SOL-8)
# Design 'peaceNTT' contains '22' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v26': elapsed time 0.30 seconds, memory usage 3247544kB, peak memory usage 3247544kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 95, Real ops = 22, Vars = 32 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v26' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(82): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (27 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(78): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 309270 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 319506, Area (Datapath, Register, Total) = 25266.37, 0.00, 25266.37 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 432146, Area (Datapath, Register, Total) = 16907.12, 0.00, 16907.12 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v26': elapsed time 0.31 seconds, memory usage 3247544kB, peak memory usage 3247544kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 95, Real ops = 22, Vars = 32 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v26' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'g:rsc' (SCHD-46)
# Global signal 'result:rsc.q' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.radr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(88): Creating buffer for wait controller for component 'result:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.q' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.radr' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(86): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v26': elapsed time 5.97 seconds, memory usage 3247544kB, peak memory usage 3247544kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2607, Real ops = 71, Vars = 437 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v26' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COPY_LOOP#1:i(10:0).sva#1' for variables 'COPY_LOOP#1:i(10:0).sva#1, COPY_LOOP:i(10:0).sva#1, COMP_LOOP:r(10:0).sva#1' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v26': elapsed time 1.39 seconds, memory usage 3247544kB, peak memory usage 3247544kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 702, Real ops = 138, Vars = 391 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v26' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v26': elapsed time 2.42 seconds, memory usage 3247544kB, peak memory usage 3247544kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 681, Real ops = 118, Vars = 561 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v26' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v26/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v26/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v26/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v26/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v26': elapsed time 7.83 seconds, memory usage 3247544kB, peak memory usage 3247544kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 678, Real ops = 119, Vars = 389 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v7' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v7' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v7': elapsed time 5.38 seconds, memory usage 3313080kB, peak memory usage 3313080kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v27' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(68): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(68): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(68): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(68): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v27/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v27': elapsed time 2.23 seconds, memory usage 3313080kB, peak memory usage 3313080kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 55, Real ops = 17, Vars = 20 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v27' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v27': elapsed time 0.34 seconds, memory usage 3313080kB, peak memory usage 3313080kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 55, Real ops = 17, Vars = 20 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v27' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v27': elapsed time 0.12 seconds, memory usage 3313080kB, peak memory usage 3313080kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 55, Real ops = 17, Vars = 20 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v27' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v27': elapsed time 0.05 seconds, memory usage 3313080kB, peak memory usage 3313080kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 65, Real ops = 17, Vars = 25 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v27' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(74): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v27': elapsed time 1.18 seconds, memory usage 3313080kB, peak memory usage 3313080kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 66, Real ops = 17, Vars = 25 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v27' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v27': elapsed time 0.03 seconds, memory usage 3313080kB, peak memory usage 3313080kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 66, Real ops = 17, Vars = 25 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v27' (SOL-8)
# Design 'peaceNTT' contains '18' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v27': elapsed time 0.33 seconds, memory usage 3313080kB, peak memory usage 3313080kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 85, Real ops = 18, Vars = 28 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v27' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(82): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (35 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(78): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 391190 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 391186, Area (Datapath, Register, Total) = 43333.81, 0.00, 43333.81 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 462866, Area (Datapath, Register, Total) = 35710.39, 0.00, 35710.39 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v27': elapsed time 0.30 seconds, memory usage 3313080kB, peak memory usage 3313080kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 85, Real ops = 18, Vars = 28 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v27' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'g:rsc' (SCHD-46)
# Global signal 'result:rsc.q' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.radr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(88): Creating buffer for wait controller for component 'result:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.q' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.radr' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(86): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v27': elapsed time 5.60 seconds, memory usage 3313080kB, peak memory usage 3313080kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2854, Real ops = 68, Vars = 437 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v27' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COPY_LOOP#1:i(10:0).sva#1' for variables 'COPY_LOOP#1:i(10:0).sva#1, COPY_LOOP:i(10:0).sva#1, COMP_LOOP:r(10:0).sva#1' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v27': elapsed time 1.57 seconds, memory usage 3313080kB, peak memory usage 3313080kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 748, Real ops = 153, Vars = 397 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v27' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v27': elapsed time 2.65 seconds, memory usage 3313080kB, peak memory usage 3313080kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 740, Real ops = 134, Vars = 609 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v27' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v27/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v27/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v27/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v27/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v27': elapsed time 8.30 seconds, memory usage 3313080kB, peak memory usage 3313080kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 731, Real ops = 137, Vars = 394 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v7' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v7' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(86): no suitable conversion function from "ac_int<128, false>" to "int64_t" exists (CRD-413)
# Error: $PROJECT_HOME/src/ntt.cpp(88): no suitable conversion function from "ac_int<65, false>" to "int64_t" exists (CRD-413)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v7': elapsed time 5.50 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Error: go analyze: Failed analyze
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v7' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(86): no suitable conversion function from "ac_int<128, false>" to "int64_t" exists (CRD-413)
# Error: $PROJECT_HOME/src/ntt.cpp(88): no suitable conversion function from "ac_int<65, false>" to "int64_t" exists (CRD-413)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v7': elapsed time 5.57 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Error: go analyze: Failed analyze
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v7' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(86): no suitable conversion function from "ac_int<128, false>" to "int64_t" exists (CRD-413)
# Error: $PROJECT_HOME/src/ntt.cpp(88): no suitable conversion function from "ac_int<65, false>" to "int64_t" exists (CRD-413)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v7': elapsed time 5.75 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v8' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v8' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(86): no suitable conversion function from "ac_int<128, false>" to "int64_t" exists (CRD-413)
# Error: $PROJECT_HOME/src/ntt.cpp(88): no suitable conversion function from "ac_int<65, false>" to "int64_t" exists (CRD-413)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v8': elapsed time 5.74 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Error: go analyze: Failed analyze
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v8' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(86): no suitable conversion function from "ac_int<128, false>" to "int64_t" exists (CRD-413)
# Error: $PROJECT_HOME/src/ntt.cpp(88): no suitable conversion function from "ac_int<65, false>" to "int64_t" exists (CRD-413)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v8': elapsed time 5.80 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/src/ntt.cpp' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v8' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v9' at state 'new' (PRJ-2)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v8': elapsed time 6.23 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v9' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v9': elapsed time 6.15 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'peaceNTT.v28' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(68): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(68): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(68): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(68): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v28/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v28': elapsed time 2.32 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 61, Real ops = 19, Vars = 23 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v28' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v28': elapsed time 0.33 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 61, Real ops = 19, Vars = 23 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v28' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v28': elapsed time 0.12 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 61, Real ops = 19, Vars = 23 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v28' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v28': elapsed time 0.06 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 71, Real ops = 19, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v28' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(74): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v28': elapsed time 1.23 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 72, Real ops = 19, Vars = 28 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v28' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v28': elapsed time 0.03 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 72, Real ops = 19, Vars = 28 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v28' (SOL-8)
# Design 'peaceNTT' contains '22' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v28': elapsed time 0.19 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 95, Real ops = 22, Vars = 32 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v28' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(82): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (27 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(78): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 309270 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 319506, Area (Datapath, Register, Total) = 25266.37, 0.00, 25266.37 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 432146, Area (Datapath, Register, Total) = 16907.12, 0.00, 16907.12 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v28': elapsed time 0.34 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 95, Real ops = 22, Vars = 32 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v28' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'g:rsc' (SCHD-46)
# Global signal 'result:rsc.q' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.radr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(88): Creating buffer for wait controller for component 'result:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.q' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.radr' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(86): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v28': elapsed time 6.04 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2607, Real ops = 71, Vars = 437 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v28' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'COPY_LOOP#1:i(10:0).sva#1' for variables 'COPY_LOOP#1:i(10:0).sva#1, COPY_LOOP:i(10:0).sva#1, COMP_LOOP:r(10:0).sva#1' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v28': elapsed time 1.52 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 702, Real ops = 138, Vars = 391 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v28' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v28': elapsed time 2.70 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 681, Real ops = 118, Vars = 561 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v28' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v28/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v28/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v28/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v28/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v28': elapsed time 8.44 seconds, memory usage 3378616kB, peak memory usage 3378616kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 678, Real ops = 119, Vars = 389 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v9' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v9' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v9': elapsed time 6.29 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v29' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(68): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(68): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(68): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(68): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v29/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v29': elapsed time 2.33 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 57, Real ops = 18, Vars = 23 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v29' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v29': elapsed time 0.32 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 57, Real ops = 18, Vars = 23 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v29' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v29': elapsed time 0.10 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 57, Real ops = 18, Vars = 23 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v29' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v29': elapsed time 0.21 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 69, Real ops = 19, Vars = 29 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v29' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(74): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v29': elapsed time 1.12 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 71, Real ops = 19, Vars = 29 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v29' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v29': elapsed time 0.03 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 71, Real ops = 19, Vars = 29 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v29' (SOL-8)
# Design 'peaceNTT' contains '24' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v29': elapsed time 0.20 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 101, Real ops = 24, Vars = 34 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v29' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(82): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (29 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(78): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 299030 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 299026, Area (Datapath, Register, Total) = 25284.37, 0.00, 25284.37 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 401426, Area (Datapath, Register, Total) = 16925.12, 0.00, 16925.12 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v29': elapsed time 0.33 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 101, Real ops = 24, Vars = 34 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v29' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'g:rsc' (SCHD-46)
# Global signal 'result:rsc.q' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.radr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(88): Creating buffer for wait controller for component 'result:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.q' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.radr' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(86): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v29': elapsed time 8.10 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2506, Real ops = 76, Vars = 449 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v29' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v29': elapsed time 1.72 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 795, Real ops = 201, Vars = 413 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v29' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v29': elapsed time 3.05 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 763, Real ops = 158, Vars = 646 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v29' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v29/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v29/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v29/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v29/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v29': elapsed time 8.38 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 757, Real ops = 158, Vars = 410 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# File '$PROJECT_HOME/src/ntt.cpp' saved
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v9' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v9' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v9': elapsed time 6.62 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v30' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(68): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(68): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(68): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(68): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v30/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v30': elapsed time 2.32 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 57, Real ops = 18, Vars = 23 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v30' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v30': elapsed time 0.32 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 57, Real ops = 18, Vars = 23 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v30' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v30': elapsed time 0.09 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 57, Real ops = 18, Vars = 23 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v30' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v30': elapsed time 0.22 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 69, Real ops = 19, Vars = 29 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v30' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(74): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v30': elapsed time 1.11 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 71, Real ops = 19, Vars = 29 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v30' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v30': elapsed time 0.03 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 71, Real ops = 19, Vars = 29 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v30' (SOL-8)
# Design 'peaceNTT' contains '24' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v30': elapsed time 0.20 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 101, Real ops = 24, Vars = 34 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v30' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(82): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (29 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(78): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 299030 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 299026, Area (Datapath, Register, Total) = 25284.37, 0.00, 25284.37 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 401426, Area (Datapath, Register, Total) = 16925.12, 0.00, 16925.12 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v30': elapsed time 0.33 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 101, Real ops = 24, Vars = 34 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v30' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'g:rsc' (SCHD-46)
# Global signal 'result:rsc.q' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.radr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(88): Creating buffer for wait controller for component 'result:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.q' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.radr' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(86): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v30': elapsed time 7.75 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2506, Real ops = 76, Vars = 449 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v30' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v30': elapsed time 1.79 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 795, Real ops = 201, Vars = 413 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v30' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v30': elapsed time 3.23 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 763, Real ops = 158, Vars = 646 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v30' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v30/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v30/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v30/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v30/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v30': elapsed time 8.57 seconds, memory usage 3444152kB, peak memory usage 3444152kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 757, Real ops = 158, Vars = 410 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v9' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v9' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v9': elapsed time 6.65 seconds, memory usage 3509688kB, peak memory usage 3509688kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v31' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(68): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(68): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(68): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(68): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/INNER_LOOP' iterated at most 8 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 64 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v31/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v31': elapsed time 2.37 seconds, memory usage 3509688kB, peak memory usage 3509688kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 67, Real ops = 22, Vars = 25 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v31' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v31': elapsed time 0.33 seconds, memory usage 3509688kB, peak memory usage 3509688kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 67, Real ops = 22, Vars = 25 (SOL-21)
directive set -CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v31' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v31': elapsed time 0.12 seconds, memory usage 3509688kB, peak memory usage 3509688kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 67, Real ops = 22, Vars = 25 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v31' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v31': elapsed time 0.06 seconds, memory usage 3509688kB, peak memory usage 3509688kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 77, Real ops = 22, Vars = 30 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v31' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(74): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v31': elapsed time 1.14 seconds, memory usage 3509688kB, peak memory usage 3509688kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 78, Real ops = 22, Vars = 30 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v31' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v31': elapsed time 0.03 seconds, memory usage 3509688kB, peak memory usage 3509688kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 78, Real ops = 22, Vars = 30 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v31' (SOL-8)
# Design 'peaceNTT' contains '25' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v31': elapsed time 0.22 seconds, memory usage 3509688kB, peak memory usage 3509688kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 99, Real ops = 25, Vars = 35 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v31' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/INNER_LOOP' (36 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(82): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(78): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 217750 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 217746, Area (Datapath, Register, Total) = 25292.97, 0.00, 25292.97 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 294546, Area (Datapath, Register, Total) = 16933.72, 0.00, 16933.72 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v31': elapsed time 0.36 seconds, memory usage 3509688kB, peak memory usage 3509688kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 99, Real ops = 25, Vars = 35 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v31' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'g:rsc' (SCHD-46)
# Global signal 'result:rsc.q' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.radr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(89): Creating buffer for wait controller for component 'result:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.q' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.radr' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(87): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v31': elapsed time 7.12 seconds, memory usage 3575224kB, peak memory usage 3575224kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 3157, Real ops = 74, Vars = 440 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v31' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v31': elapsed time 1.74 seconds, memory usage 3575224kB, peak memory usage 3575224kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 809, Real ops = 169, Vars = 402 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v31' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v31': elapsed time 3.39 seconds, memory usage 3575224kB, peak memory usage 3575224kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 823, Real ops = 157, Vars = 690 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v31' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v31/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v31/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v31/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v31/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v31': elapsed time 8.90 seconds, memory usage 3575224kB, peak memory usage 3575224kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 813, Real ops = 156, Vars = 399 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v9' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v9' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(67): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v9': elapsed time 6.99 seconds, memory usage 3575224kB, peak memory usage 3640760kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v32' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(68): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(68): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(68): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(68): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(68): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/INNER_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v32/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v32': elapsed time 2.36 seconds, memory usage 3640760kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 67, Real ops = 22, Vars = 25 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v32' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v32': elapsed time 0.34 seconds, memory usage 3640760kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 67, Real ops = 22, Vars = 25 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v32' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v32': elapsed time 0.13 seconds, memory usage 3640760kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 67, Real ops = 22, Vars = 25 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v32' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(83): Loop '/peaceNTT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(78): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(68): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v32': elapsed time 0.07 seconds, memory usage 3640760kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 77, Real ops = 22, Vars = 30 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v32' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(74): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(68): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v32': elapsed time 1.15 seconds, memory usage 3640760kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 78, Real ops = 22, Vars = 30 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v32' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v32': elapsed time 0.04 seconds, memory usage 3640760kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 78, Real ops = 22, Vars = 30 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v32' (SOL-8)
# Design 'peaceNTT' contains '25' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v32': elapsed time 0.22 seconds, memory usage 3640760kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 99, Real ops = 25, Vars = 35 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v32' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(83): Prescheduled LOOP '/peaceNTT/core/INNER_LOOP' (36 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(82): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(78): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(68): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 217270 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 217266, Area (Datapath, Register, Total) = 25291.03, 0.00, 25291.03 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 294066, Area (Datapath, Register, Total) = 16931.78, 0.00, 16931.78 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v32': elapsed time 0.37 seconds, memory usage 3640760kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 99, Real ops = 25, Vars = 35 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v32' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(68): Creating buffer for wait controller for component 'g:rsc' (SCHD-46)
# Global signal 'result:rsc.q' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.radr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(89): Creating buffer for wait controller for component 'result:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.q' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.radr' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(87): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(68): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v32': elapsed time 7.23 seconds, memory usage 3640760kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 3157, Real ops = 74, Vars = 440 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v32' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v32': elapsed time 1.67 seconds, memory usage 3640760kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 782, Real ops = 165, Vars = 400 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v32' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v32': elapsed time 3.42 seconds, memory usage 3640760kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 795, Real ops = 145, Vars = 662 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v32' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v32/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v32/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v32/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v32/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v32': elapsed time 8.78 seconds, memory usage 3640760kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 786, Real ops = 145, Vars = 396 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v9' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v9' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(66): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v9': elapsed time 7.08 seconds, memory usage 3640760kB, peak memory usage 3640760kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v33' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(67): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(67): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(67): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(67): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(67): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(67): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/INNER_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/INNER_LOOP#1' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/INNER_LOOP#2' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(77): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v33/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v33': elapsed time 2.42 seconds, memory usage 3640760kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 83, Real ops = 28, Vars = 29 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v33' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v33': elapsed time 0.33 seconds, memory usage 3640760kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 83, Real ops = 28, Vars = 29 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v33' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v33': elapsed time 0.15 seconds, memory usage 3616184kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 83, Real ops = 28, Vars = 29 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v33' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(82): Loop '/peaceNTT/core/INNER_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(81): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(59): Loop '/peaceNTT/core/INNER_LOOP#2' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(77): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(67): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v33': elapsed time 0.08 seconds, memory usage 3616184kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 93, Real ops = 28, Vars = 34 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v33' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(73): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(67): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(67): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(67): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(67): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(67): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v33': elapsed time 1.12 seconds, memory usage 3616184kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 94, Real ops = 28, Vars = 34 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v33' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v33': elapsed time 0.04 seconds, memory usage 3616184kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 94, Real ops = 28, Vars = 34 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v33' (SOL-8)
# Design 'peaceNTT' contains '31' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v33': elapsed time 0.22 seconds, memory usage 3616184kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 119, Real ops = 31, Vars = 41 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v33' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/INNER_LOOP#2' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(82): Prescheduled LOOP '/peaceNTT/core/INNER_LOOP#1' (36 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(81): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(59): Prescheduled LOOP '/peaceNTT/core/INNER_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(77): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(67): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(67): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(67): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 218646 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(67): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 218641, Area (Datapath, Register, Total) = 25296.92, 0.00, 25296.92 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(67): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 295441, Area (Datapath, Register, Total) = 16937.68, 0.00, 16937.68 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v33': elapsed time 0.38 seconds, memory usage 3616184kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 119, Real ops = 31, Vars = 41 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v33' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(61): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(67): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(67): Creating buffer for wait controller for component 'g:rsc' (SCHD-46)
# Global signal 'result:rsc.q' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.radr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(88): Creating buffer for wait controller for component 'result:rsc' (SCHD-46)
# Global signal 'twiddle:rsc.q' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.radr' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(86): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(67): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v33': elapsed time 7.46 seconds, memory usage 3616184kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 3287, Real ops = 80, Vars = 446 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v33' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'INNER_LOOP#2:j(5:0).sva(4:0)' for variables 'INNER_LOOP#2:j(5:0).sva(4:0), INNER_LOOP:j(5:0).sva(4:0), INNER_LOOP#1:j(5:0).sva(4:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'INNER_LOOP#2:j(5:0).sva#1' for variables 'INNER_LOOP#2:j(5:0).sva#1, INNER_LOOP:j(5:0).sva#1, INNER_LOOP#1:j(5:0).sva#1' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v33': elapsed time 1.84 seconds, memory usage 3624376kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 896, Real ops = 251, Vars = 428 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v33' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v33': elapsed time 3.84 seconds, memory usage 3624376kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 967, Real ops = 267, Vars = 831 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v33' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v33/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v33/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v33/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v33/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v33': elapsed time 9.33 seconds, memory usage 3624376kB, peak memory usage 3640760kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 963, Real ops = 267, Vars = 427 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v9' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v9' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(59): identifier "r" is undefined (CRD-20)
# $PROJECT_HOME/src/ntt.cpp(64): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v9': elapsed time 7.51 seconds, memory usage 3689912kB, peak memory usage 3689912kB (SOL-9)
# Error: go analyze: Failed analyze
solution select peaceNTT.v33
# peaceNTT.v33
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v10' at state 'new' (PRJ-2)
option set Input/TargetPlatform x86_64
option set Input/CppStandard c++11
# c++11
directive set DSP_EXTRACTION yes
directive set -CLOCKS {clk {-CLOCK_PERIOD 15}}
# /CLOCKS {clk {-CLOCK_PERIOD 15}}
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v10' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# Error: $PROJECT_HOME/src/ntt.cpp(59): identifier "r" is undefined (CRD-20)
# $PROJECT_HOME/src/ntt.cpp(64): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Info: Completed transformation 'new' on solution 'solution.v10': elapsed time 7.39 seconds, memory usage 3689912kB, peak memory usage 3689912kB (SOL-9)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v11' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(64): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v11': elapsed time 7.50 seconds, memory usage 3689912kB, peak memory usage 3689912kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v34' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(65): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(65): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(65): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(65): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'result' is only used as an output. (OPT-11)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(80): Loop '/peaceNTT/core/INNER_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v34/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v34': elapsed time 2.28 seconds, memory usage 3689912kB, peak memory usage 3689912kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 59, Real ops = 21, Vars = 24 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v34' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v34': elapsed time 0.35 seconds, memory usage 3689912kB, peak memory usage 3689912kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 59, Real ops = 21, Vars = 24 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v34' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v34': elapsed time 0.11 seconds, memory usage 3706356kB, peak memory usage 3706356kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 59, Real ops = 21, Vars = 24 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v34' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(80): Loop '/peaceNTT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v34': elapsed time 0.06 seconds, memory usage 3706356kB, peak memory usage 3706356kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 69, Real ops = 21, Vars = 29 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v34' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v34': elapsed time 1.04 seconds, memory usage 3706356kB, peak memory usage 3706356kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 70, Real ops = 21, Vars = 29 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v34' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v34': elapsed time 0.03 seconds, memory usage 3706356kB, peak memory usage 3706356kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 70, Real ops = 21, Vars = 29 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v34' (SOL-8)
# Design 'peaceNTT' contains '24' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v34': elapsed time 0.21 seconds, memory usage 3706356kB, peak memory usage 3706356kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 87, Real ops = 24, Vars = 33 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v34' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/INNER_LOOP' (36 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 186550 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 186545, Area (Datapath, Register, Total) = 25291.03, 0.00, 25291.03 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 263345, Area (Datapath, Register, Total) = 16931.78, 0.00, 16931.78 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v34': elapsed time 0.34 seconds, memory usage 3706356kB, peak memory usage 3706356kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 87, Real ops = 24, Vars = 33 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v34' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Creating buffer for wait controller for component 'g:rsc' (SCHD-46)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'twiddle:rsc.q' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.radr' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(84): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(65): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v34': elapsed time 6.46 seconds, memory usage 3714548kB, peak memory usage 3714548kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2737, Real ops = 63, Vars = 397 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v34' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v34': elapsed time 1.48 seconds, memory usage 3714548kB, peak memory usage 3714548kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 678, Real ops = 136, Vars = 360 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v34' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v34': elapsed time 3.29 seconds, memory usage 3714548kB, peak memory usage 3714548kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 671, Real ops = 117, Vars = 546 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v34' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v34/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v34/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v34/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v34/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v34': elapsed time 8.73 seconds, memory usage 3714548kB, peak memory usage 3714548kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 664, Real ops = 117, Vars = 357 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v11' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(64): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v11': elapsed time 7.93 seconds, memory usage 3780084kB, peak memory usage 3780084kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v35' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(65): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(65): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(65): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(65): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'result' is only used as an output. (OPT-11)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(80): Loop '/peaceNTT/core/INNER_LOOP' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v35/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v35': elapsed time 2.21 seconds, memory usage 3780084kB, peak memory usage 3780084kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 59, Real ops = 21, Vars = 24 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v35' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v35': elapsed time 0.34 seconds, memory usage 3780084kB, peak memory usage 3780084kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 59, Real ops = 21, Vars = 24 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v35' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v35': elapsed time 0.10 seconds, memory usage 3780084kB, peak memory usage 3780084kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 59, Real ops = 21, Vars = 24 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v35' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(80): Loop '/peaceNTT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v35': elapsed time 0.06 seconds, memory usage 3780084kB, peak memory usage 3780084kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 69, Real ops = 21, Vars = 29 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v35' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v35': elapsed time 1.03 seconds, memory usage 3780084kB, peak memory usage 3780084kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 70, Real ops = 21, Vars = 29 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v35' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v35': elapsed time 0.04 seconds, memory usage 3780084kB, peak memory usage 3780084kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 70, Real ops = 21, Vars = 29 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v35' (SOL-8)
# Design 'peaceNTT' contains '24' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v35': elapsed time 0.20 seconds, memory usage 3780084kB, peak memory usage 3780084kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 87, Real ops = 24, Vars = 33 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v35' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/INNER_LOOP' (36 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 94390 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 94385, Area (Datapath, Register, Total) = 25285.03, 0.00, 25285.03 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 132785, Area (Datapath, Register, Total) = 16925.78, 0.00, 16925.78 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v35': elapsed time 0.32 seconds, memory usage 3780084kB, peak memory usage 3780084kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 87, Real ops = 24, Vars = 33 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v35' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Global signal 'vec:rsc.AWID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.AWREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WSTRB' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.WREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.BREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARADDR' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLEN' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARSIZE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARBURST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARLOCK' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARCACHE' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARPROT' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARQOS' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREGION' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.ARREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RDATA' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RRESP' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RLAST' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RUSER' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RVALID' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.RREADY' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Info: $PROJECT_HOME/src/ntt.cpp(59): Not creating buffer for wait controller for component 'vec:rsc' (SCHD-46)
# Global signal 'vec:rsc.tr_write_done' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'vec:rsc.s_tdone' added to design 'peaceNTT' for component 'vec:rsci' (LIB-3)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Creating buffer for wait controller for component 'p:rsc' (SCHD-46)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Creating buffer for wait controller for component 'g:rsc' (SCHD-46)
# Global signal 'result:rsc.we' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.d' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'result:rsc.wadr' added to design 'peaceNTT' for component 'result:rsci' (LIB-3)
# Global signal 'twiddle:rsc.q' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Global signal 'twiddle:rsc.radr' added to design 'peaceNTT' for component 'twiddle:rsci' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(84): Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
# Global signal 'xt:rsc.clken' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.q' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.radr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.we' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.d' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'xt:rsc.wadr' added to design 'peaceNTT' for component 'xt:rsci' (LIB-3)
# Global signal 'vec:rsc.triosy.lz' added to design 'peaceNTT' for component 'vec:rsc.triosy:obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy.lz' added to design 'peaceNTT' for component 'result:rsc.triosy:obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy.lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
# Warning: $PROJECT_HOME/src/ntt.cpp(65): Input port 'g:rsc.dat' is never used. (OPT-4)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v35': elapsed time 6.49 seconds, memory usage 3780084kB, peak memory usage 3780084kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 2737, Real ops = 63, Vars = 397 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v35' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v35': elapsed time 1.44 seconds, memory usage 3780084kB, peak memory usage 3780084kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 678, Real ops = 136, Vars = 360 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v35' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v35': elapsed time 3.38 seconds, memory usage 3780084kB, peak memory usage 3780084kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 663, Real ops = 115, Vars = 538 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v35' (SOL-8)
# Report written to file 'rtl.rpt'
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v35/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v35/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v35/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v35/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc. Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'peaceNTT.v35': elapsed time 8.92 seconds, memory usage 3780084kB, peak memory usage 3780084kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 656, Real ops = 115, Vars = 357 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v11' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(64): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v11': elapsed time 8.23 seconds, memory usage 3780084kB, peak memory usage 3845620kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v36' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(65): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(65): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(65): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(65): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(80): Loop '/peaceNTT/core/INNER_LOOP' iterated at most 16 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 32 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v36/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v36': elapsed time 2.48 seconds, memory usage 3845620kB, peak memory usage 3845620kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 69, Real ops = 22, Vars = 25 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v36' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v36': elapsed time 0.33 seconds, memory usage 3845620kB, peak memory usage 3845620kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 69, Real ops = 22, Vars = 25 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v36' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v36': elapsed time 0.12 seconds, memory usage 3845620kB, peak memory usage 3845620kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 69, Real ops = 22, Vars = 25 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v36' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(80): Loop '/peaceNTT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v36': elapsed time 0.06 seconds, memory usage 3845620kB, peak memory usage 3845620kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 79, Real ops = 22, Vars = 30 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v36' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc' (from var: vec) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v36': elapsed time 1.12 seconds, memory usage 3845620kB, peak memory usage 3845620kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 80, Real ops = 22, Vars = 30 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v36' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v36': elapsed time 0.05 seconds, memory usage 3845620kB, peak memory usage 3845620kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 80, Real ops = 22, Vars = 30 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v36' (SOL-8)
# Design 'peaceNTT' contains '25' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v36': elapsed time 0.22 seconds, memory usage 3845620kB, peak memory usage 3845620kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 102, Real ops = 25, Vars = 35 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v36' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/INNER_LOOP' (36 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 217430 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 217426, Area (Datapath, Register, Total) = 25289.26, 0.00, 25289.26 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 294226, Area (Datapath, Register, Total) = 16930.01, 0.00, 16930.01 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v36': elapsed time 0.36 seconds, memory usage 3845620kB, peak memory usage 3845620kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 102, Real ops = 25, Vars = 35 (SOL-21)
go assembly
directive set /peaceNTT/vec:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
# CU_DIRECTIVE sid47 SET /peaceNTT/vec:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid47 SET /peaceNTT/result:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid47 SET /peaceNTT/twiddle:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid47 SET /peaceNTT/core/xt:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid47 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid47 SET /peaceNTT/vec:rsc {MAP_TO_MODULE amba.ccs_axi4_slave_mem}: Race condition
# CU_DIRECTIVE sid47 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid47 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid47 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid47 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid47 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid47 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid47 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid47 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid47 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid47 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid47 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid47 ADD {} {VERSION v37 SID sid47 BRANCH_SID sid46 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx485tffg1930-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v37' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v37/CDesignChecker/design_checker.sh'
# /peaceNTT/vec:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
directive set /peaceNTT/vec:rsc -INTERLEAVE 16
# /peaceNTT/vec:rsc/INTERLEAVE 16
directive set /peaceNTT/result:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
# /peaceNTT/result:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
directive set /peaceNTT/result:rsc -INTERLEAVE 16
# /peaceNTT/result:rsc/INTERLEAVE 16
directive set /peaceNTT/twiddle:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
# /peaceNTT/twiddle:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
directive set /peaceNTT/twiddle:rsc -INTERLEAVE 16
# /peaceNTT/twiddle:rsc/INTERLEAVE 16
directive set /peaceNTT/core/xt:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
# /peaceNTT/core/xt:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW
directive set /peaceNTT/core/xt:rsc -INTERLEAVE 16
# /peaceNTT/core/xt:rsc/INTERLEAVE 16
directive set /peaceNTT/core/COPY_LOOP -UNROLL 16
# /peaceNTT/core/COPY_LOOP/UNROLL 16
directive set /peaceNTT/core/COPY_LOOP -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COPY_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /peaceNTT/core/INNER_LOOP -UNROLL yes
# /peaceNTT/core/INNER_LOOP/UNROLL yes
directive set /peaceNTT/core/COPY_LOOP#1 -UNROLL 16
# /peaceNTT/core/COPY_LOOP#1/UNROLL 16
directive set /peaceNTT/core/COPY_LOOP#1 -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COPY_LOOP#1/PIPELINE_INIT_INTERVAL 1
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v37' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(80): Loop '/peaceNTT/core/INNER_LOOP' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v37': elapsed time 1.93 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 261, Real ops = 82, Vars = 69 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v37' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v37': elapsed time 3.97 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 446, Real ops = 87, Vars = 187 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v37' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v37': elapsed time 0.13 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 446, Real ops = 87, Vars = 187 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v37' (SOL-8)
# Design 'peaceNTT' contains '134' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v37': elapsed time 1.78 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 593, Real ops = 134, Vars = 209 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v37' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(88):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#5" ntt.cpp(88,12,17) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(88):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#13" ntt.cpp(88,12,17) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(88):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#1" ntt.cpp(88,12,17) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(88):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#3" ntt.cpp(88,12,17) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(88):  ntt.cpp(88,12,17): chained data dependency at time 99cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#1" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):  ntt.cpp(88,12,17): chained feedback data dependency at time 99cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#13" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):  ntt.cpp(88,12,17): chained data dependency at time 98cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#5" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):  ntt.cpp(88,12,17): chained data dependency at time 100cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#3" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v37': elapsed time 3.02 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 593, Real ops = 134, Vars = 209 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 2
# CU_DIRECTIVE sid48 SET /peaceNTT/vec:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid48 SET /peaceNTT/result:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid48 SET /peaceNTT/twiddle:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid48 SET /peaceNTT/core/xt:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid48 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid48 SET /peaceNTT/vec:rsc {MAP_TO_MODULE amba.ccs_axi4_slave_mem}: Race condition
# CU_DIRECTIVE sid48 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid48 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid48 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid48 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid48 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid48 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid48 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid48 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid48 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid48 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid48 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid48 ADD {} {VERSION v38 SID sid48 BRANCH_SID sid47 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx485tffg1930-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v38' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v38/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 2
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v38' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(80): Loop '/peaceNTT/core/INNER_LOOP' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v38': elapsed time 1.90 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 261, Real ops = 82, Vars = 69 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v38' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v38': elapsed time 3.90 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 446, Real ops = 87, Vars = 187 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v38' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v38': elapsed time 0.12 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 446, Real ops = 87, Vars = 187 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v38' (SOL-8)
# Design 'peaceNTT' contains '134' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v38': elapsed time 1.71 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 593, Real ops = 134, Vars = 209 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v38' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(86):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#6" ntt.cpp(86,12,9) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(86):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#8" ntt.cpp(86,12,9) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(88):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#9" ntt.cpp(88,12,17) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(86):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#10" ntt.cpp(86,12,9) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(88):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#11" ntt.cpp(88,12,17) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(86):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#12" ntt.cpp(86,12,9) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(86):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(86,12,9) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(86):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#2" ntt.cpp(86,12,9) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(86):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#4" ntt.cpp(86,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(86):  ntt.cpp(86,12,9): chained data dependency at time 88cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#2" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):  ntt.cpp(86,12,9): chained data dependency at time 87cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):  ntt.cpp(86,12,9): chained feedback data dependency at time 88cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#12" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):  ntt.cpp(88,12,17): chained data dependency at time 87cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#11" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):  ntt.cpp(86,12,9): chained data dependency at time 88cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#10" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):  ntt.cpp(88,12,17): chained data dependency at time 87cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#9" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):  ntt.cpp(86,12,9): chained data dependency at time 90cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#8" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):  ntt.cpp(86,12,9): chained data dependency at time 89cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#6" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):  ntt.cpp(86,12,9): chained data dependency at time 89cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#4" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v38': elapsed time 3.08 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 593, Real ops = 134, Vars = 209 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 0
# CU_DIRECTIVE sid49 SET /peaceNTT/vec:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid49 SET /peaceNTT/result:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid49 SET /peaceNTT/twiddle:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid49 SET /peaceNTT/core/xt:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid49 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid49 SET /peaceNTT/vec:rsc {MAP_TO_MODULE amba.ccs_axi4_slave_mem}: Race condition
# CU_DIRECTIVE sid49 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid49 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid49 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid49 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid49 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid49 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid49 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid49 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid49 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid49 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid49 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid49 ADD {} {VERSION v39 SID sid49 BRANCH_SID sid48 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx485tffg1930-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v39' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v39/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 0
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v39' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(80): Loop '/peaceNTT/core/INNER_LOOP' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v39': elapsed time 1.92 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 261, Real ops = 82, Vars = 69 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v39' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v39': elapsed time 3.94 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 446, Real ops = 87, Vars = 187 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v39' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v39': elapsed time 0.12 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 446, Real ops = 87, Vars = 187 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v39' (SOL-8)
# Design 'peaceNTT' contains '134' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v39': elapsed time 1.07 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 589, Real ops = 134, Vars = 208 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v39' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (42 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 15574 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 16423, Area (Datapath, Register, Total) = 127530.54, 0.00, 127530.54 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 109543, Area (Datapath, Register, Total) = 18860.31, 0.00, 18860.31 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v39': elapsed time 3.04 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 589, Real ops = 134, Vars = 208 (SOL-21)
go assembly
directive set /peaceNTT/core/COMP_LOOP -UNROLL 16
# CU_DIRECTIVE sid50 SET /peaceNTT/vec:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid50 SET /peaceNTT/result:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid50 SET /peaceNTT/twiddle:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid50 SET /peaceNTT/core/xt:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid50 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid50 SET /peaceNTT/vec:rsc {MAP_TO_MODULE amba.ccs_axi4_slave_mem}: Race condition
# CU_DIRECTIVE sid50 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid50 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid50 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid50 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid50 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid50 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid50 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid50 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid50 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid50 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid50 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid50 ADD {} {VERSION v40 SID sid50 BRANCH_SID sid49 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx485tffg1930-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v40' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v40/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/UNROLL 16
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 1
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v40' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(80): Loop '/peaceNTT/core/INNER_LOOP' is being fully unrolled (16 times). (LOOP-7)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v40': elapsed time 15.47 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1610, Real ops = 488, Vars = 327 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v40' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v40': elapsed time 11.51 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1348, Real ops = 454, Vars = 414 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v40' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v40': elapsed time 0.28 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1348, Real ops = 454, Vars = 414 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v40' (SOL-8)
# Design 'peaceNTT' contains '583' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v40': elapsed time 4.48 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1658, Real ops = 583, Vars = 461 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v40' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(86):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#210" ntt.cpp(86,12,9) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(86):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(86,12,9) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(86):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#2" ntt.cpp(86,12,9) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(88):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#3" ntt.cpp(88,12,17) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(86):  ntt.cpp(86,12,9): chained data dependency at time 99cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#2" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):  ntt.cpp(86,12,9): chained data dependency at time 98cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):  ntt.cpp(86,12,9): chained feedback data dependency at time 98cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#210" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):  ntt.cpp(88,12,17): chained data dependency at time 100cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#3" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v40': elapsed time 3.83 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1658, Real ops = 583, Vars = 461 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 0
# CU_DIRECTIVE sid51 SET /peaceNTT/vec:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid51 SET /peaceNTT/result:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid51 SET /peaceNTT/twiddle:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid51 SET /peaceNTT/core/xt:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid51 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid51 SET /peaceNTT/vec:rsc {MAP_TO_MODULE amba.ccs_axi4_slave_mem}: Race condition
# CU_DIRECTIVE sid51 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid51 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid51 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid51 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid51 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid51 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid51 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid51 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid51 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid51 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid51 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid51 ADD {} {VERSION v41 SID sid51 BRANCH_SID sid50 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx485tffg1930-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v41' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v41/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /peaceNTT/core/INNER_LOOP -UNROLL no
# /peaceNTT/core/INNER_LOOP/UNROLL no
directive set /peaceNTT/core/INNER_LOOP -PIPELINE_INIT_INTERVAL 1
# /peaceNTT/core/INNER_LOOP/PIPELINE_INIT_INTERVAL 1
directive set /peaceNTT/core/INNER_LOOP -PIPELINE_STALL_MODE bubble
# /peaceNTT/core/INNER_LOOP/PIPELINE_STALL_MODE bubble
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v41' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(80): Loop '/peaceNTT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v41': elapsed time 2.54 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 783, Real ops = 247, Vars = 166 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v41' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Merged 'INNER_LOOP:f2:switch' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#1' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#1' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#2' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#2' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#3' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#3' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#4' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#4' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#5' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#5' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#6' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#6' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#7' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#7' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#8' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#8' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#9' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#9' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#10' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#10' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#11' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#11' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#12' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#12' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#13' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#13' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#14' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#14' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#15' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#15' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v41': elapsed time 5.76 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 4088, Real ops = 487, Vars = 319 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v41' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v41': elapsed time 0.49 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 4088, Real ops = 487, Vars = 319 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v41' (SOL-8)
# Design 'peaceNTT' contains '1287' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v41': elapsed time 19.76 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 7079, Real ops = 1287, Vars = 1010 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v41' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(88):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#31" ntt.cpp(88,12,17) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(86):   MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#30" ntt.cpp(86,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(88):  ntt.cpp(88,12,17): chained feedback data dependency at time 111cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#31" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(88):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):  ntt.cpp(86,12,9): chained data dependency at time 111cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    from operation MEMORYWRITE "INNER_LOOP:write_mem(result:rsc(0)(0).@)#30" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(86):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v41': elapsed time 4.04 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 7079, Real ops = 1287, Vars = 1010 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/INNER_LOOP -PIPELINE_INIT_INTERVAL 2
# CU_DIRECTIVE sid52 SET /peaceNTT/vec:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid52 SET /peaceNTT/result:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid52 SET /peaceNTT/twiddle:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid52 SET /peaceNTT/core/xt:rsc {INTERLEAVE 0}: Race condition
# CU_DIRECTIVE sid52 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid52 SET /peaceNTT/vec:rsc {MAP_TO_MODULE amba.ccs_axi4_slave_mem}: Race condition
# CU_DIRECTIVE sid52 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid52 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW}: Race condition
# CU_DIRECTIVE sid52 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid52 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid52 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid52 SET /peaceNTT/core/COPY_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid52 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid52 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL no}: Race condition
# CU_DIRECTIVE sid52 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid52 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid52 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid52 ADD {} {VERSION v42 SID sid52 BRANCH_SID sid51 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx485tffg1930-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v42' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v42/CDesignChecker/design_checker.sh'
# /peaceNTT/core/INNER_LOOP/PIPELINE_INIT_INTERVAL 2
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v42' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(80): Loop '/peaceNTT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v42': elapsed time 2.55 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 783, Real ops = 247, Vars = 166 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v42' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Merged 'INNER_LOOP:f2:switch' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#1' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#1' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#2' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#2' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#3' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#3' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#4' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#4' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#5' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#5' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#6' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#6' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#7' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#7' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#8' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#8' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#9' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#9' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#10' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#10' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#11' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#11' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#12' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#12' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#13' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#13' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#14' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#14' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#15' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#15' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v42': elapsed time 5.90 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 4088, Real ops = 487, Vars = 319 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v42' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v42': elapsed time 0.48 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 4088, Real ops = 487, Vars = 319 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v42' (SOL-8)
# Design 'peaceNTT' contains '1287' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v42': elapsed time 19.95 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 7079, Real ops = 1287, Vars = 1010 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v42' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-16:INNER_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-15:INNER_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-14:INNER_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-13:INNER_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-12:INNER_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-11:INNER_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-10:INNER_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-9:INNER_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-8:INNER_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-7:INNER_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-6:INNER_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-5:INNER_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-4:INNER_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-3:INNER_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-2:INNER_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-1:INNER_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 191594 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 22203, Area (Datapath, Register, Total) = 208105.71, 0.00, 208105.71 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 22203, Area (Datapath, Register, Total) = 208105.71, 0.00, 208105.71 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v42': elapsed time 18.02 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 7079, Real ops = 1287, Vars = 1010 (SOL-21)
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Branching solution 'peaceNTT.v43' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v43/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v43' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v43': elapsed time 0.14 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 69, Real ops = 22, Vars = 25 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v43' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(80): Loop '/peaceNTT/core/INNER_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v43': elapsed time 2.63 seconds, memory usage 3911156kB, peak memory usage 3911156kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 783, Real ops = 247, Vars = 166 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v43' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Merged 'INNER_LOOP:f2:switch' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#1' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#1' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#2' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#2' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#3' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#3' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#4' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#4' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#5' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#5' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#6' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#6' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#7' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#7' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#8' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#8' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#9' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#9' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#10' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#10' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#11' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#11' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#12' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#12' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#13' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#13' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#14' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#14' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Merged 'INNER_LOOP:f2:switch#15' at $PROJECT_HOME/src/ntt.cpp(84) to 'INNER_LOOP:f1:switch#15' at $PROJECT_HOME/src/ntt.cpp(82). (OPT-16)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v43': elapsed time 5.54 seconds, memory usage 3976692kB, peak memory usage 3976692kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 4088, Real ops = 487, Vars = 319 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v43' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v43': elapsed time 0.48 seconds, memory usage 3976692kB, peak memory usage 3976692kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 4088, Real ops = 487, Vars = 319 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v43' (SOL-8)
# Design 'peaceNTT' contains '1287' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v43': elapsed time 18.91 seconds, memory usage 3976692kB, peak memory usage 3976692kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 7079, Real ops = 1287, Vars = 1010 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v43' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-16:INNER_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-15:INNER_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-14:INNER_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-13:INNER_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-12:INNER_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-11:INNER_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-10:INNER_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-9:INNER_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-8:INNER_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-7:INNER_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-6:INNER_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-5:INNER_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-4:INNER_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-3:INNER_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-2:INNER_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(80): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP-1:INNER_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 278634 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 27643, Area (Datapath, Register, Total) = 308416.69, 0.00, 308416.69 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 27643, Area (Datapath, Register, Total) = 308416.69, 0.00, 308416.69 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v43': elapsed time 20.14 seconds, memory usage 4042228kB, peak memory usage 4042228kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 7079, Real ops = 1287, Vars = 1010 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# File '$PROJECT_HOME/src/ntt.cpp' saved
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v11' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(64): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v11': elapsed time 8.70 seconds, memory usage 4173300kB, peak memory usage 4173300kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v44' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(65): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(65): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(65): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(65): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v44/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v44': elapsed time 2.59 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 57, Real ops = 18, Vars = 23 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v44' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v44': elapsed time 0.34 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 57, Real ops = 18, Vars = 23 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v44' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v44': elapsed time 0.11 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 57, Real ops = 18, Vars = 23 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v44' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v44': elapsed time 2.56 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 535, Real ops = 169, Vars = 136 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v44' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v44': elapsed time 2.70 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 755, Real ops = 169, Vars = 271 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v44' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v44': elapsed time 0.19 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 755, Real ops = 169, Vars = 271 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v44' (SOL-8)
# Design 'peaceNTT' contains '356' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v44': elapsed time 2.98 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1274, Real ops = 356, Vars = 278 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v44' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 34774 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_2R1W_RBW_rwport_en(7,6,64,64,64,64,1)' to schedule '/peaceNTT/core'. 3 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(71):  please merge accesses to 'xt:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v44': elapsed time 4.10 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1274, Real ops = 356, Vars = 278 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - resource competition
go assembly
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 2
# CU_DIRECTIVE sid55 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid55 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid55 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid55 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid55 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid55 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid55 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid55 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid55 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid55 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid55 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid55 SET /peaceNTT/core/COMP_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid55 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid55 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid55 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid55 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid55 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid55 ADD {} {VERSION v45 SID sid55 BRANCH_SID sid54 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx485tffg1930-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v45' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v45/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 2
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v45' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v45': elapsed time 2.61 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 535, Real ops = 169, Vars = 136 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v45' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v45': elapsed time 2.81 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 755, Real ops = 169, Vars = 271 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v45' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v45': elapsed time 0.18 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 755, Real ops = 169, Vars = 271 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v45' (SOL-8)
# Design 'peaceNTT' contains '356' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v45': elapsed time 3.02 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1274, Real ops = 356, Vars = 278 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v45' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (54 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 34774 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_2R1W_RBW_rwport_en(7,6,64,64,64,64,1)' to schedule '/peaceNTT/core'. 3 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(71):  please merge accesses to 'xt:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v45': elapsed time 4.06 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1274, Real ops = 356, Vars = 278 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - resource competition
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# CU_DESIGN sid56 ADD {} {VERSION v46 SID sid56 BRANCH_SID sid55 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx485tffg1930-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v46' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v46/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v46' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v46': elapsed time 0.11 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 57, Real ops = 18, Vars = 23 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v46' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v46': elapsed time 2.63 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 535, Real ops = 169, Vars = 136 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v46' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v46': elapsed time 2.79 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 755, Real ops = 169, Vars = 271 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v46' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v46': elapsed time 0.18 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 755, Real ops = 169, Vars = 271 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v46' (SOL-8)
# Design 'peaceNTT' contains '356' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v46': elapsed time 3.01 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1274, Real ops = 356, Vars = 278 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v46' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 23894 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_2R1W_RBW_rwport_en(7,6,64,64,64,64,1)' to schedule '/peaceNTT/core'. 3 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(71):  please merge accesses to 'xt:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v46': elapsed time 4.10 seconds, memory usage 4173300kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1274, Real ops = 356, Vars = 278 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - resource competition
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v11' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(64): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v11': elapsed time 8.83 seconds, memory usage 4238836kB, peak memory usage 4238836kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v47' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(65): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(65): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(65): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(65): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v47/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v47': elapsed time 2.49 seconds, memory usage 4238836kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 54, Real ops = 17, Vars = 23 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v47' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v47': elapsed time 0.35 seconds, memory usage 4238836kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 54, Real ops = 17, Vars = 23 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v47' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v47': elapsed time 0.10 seconds, memory usage 4238836kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 54, Real ops = 17, Vars = 23 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v47' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v47': elapsed time 2.55 seconds, memory usage 4238836kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 439, Real ops = 153, Vars = 136 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v47' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v47': elapsed time 9.78 seconds, memory usage 4238836kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 884, Real ops = 153, Vars = 303 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v47' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v47': elapsed time 0.21 seconds, memory usage 4238836kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 884, Real ops = 153, Vars = 303 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v47' (SOL-8)
# Design 'peaceNTT' contains '580' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v47': elapsed time 3.97 seconds, memory usage 4238836kB, peak memory usage 4238836kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2338, Real ops = 580, Vars = 310 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v47' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)#7" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(80):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(80,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "COMP_LOOP-1:modulo_dev#1:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(84):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(84,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency with delay of 0.75 at time 1435cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev#1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 1435cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "COMP_LOOP-1:modulo_dev#1:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev#1:_qr#1.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 1419cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "COMP_LOOP-1:modulo_dev#1:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev#1:result#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,44,1): chained data dependency at time 1419cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation ACCU "COMP_LOOP-1:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 1419cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MUX1HOT "COMP_LOOP:f1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "tmp(63:0).lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 1419cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation READSLICE READSLICE "COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@))(63-0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 1418cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport_en(7,2,512,4,4,512,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@).ncse.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): chained feedback data dependency at time 1418cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)#7" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport_en(7,2,512,4,4,512,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): chained data dependency with delay of 0.75 at time 1418cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation CONCATENATE CONCATENATE "COPY_LOOP#1:conc#239" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 1417cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#24.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,12,9): chained data dependency at time 1435cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v47': elapsed time 5.38 seconds, memory usage 4304372kB, peak memory usage 4304372kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2338, Real ops = 580, Vars = 310 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go libraries
directive set -CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# CU_DESIGN sid58 ADD {} {VERSION v48 SID sid58 BRANCH_SID sid57 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx485tffg1930-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v48' at state 'libraries' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v48/CDesignChecker/design_checker.sh'
# /CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v48' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v48': elapsed time 0.10 seconds, memory usage 4304372kB, peak memory usage 4304372kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 54, Real ops = 17, Vars = 23 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v48' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v48': elapsed time 2.53 seconds, memory usage 4304372kB, peak memory usage 4304372kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 439, Real ops = 153, Vars = 136 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v48' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v48': elapsed time 9.86 seconds, memory usage 4304372kB, peak memory usage 4304372kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 884, Real ops = 153, Vars = 303 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v48' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v48': elapsed time 0.21 seconds, memory usage 4304372kB, peak memory usage 4304372kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 884, Real ops = 153, Vars = 303 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v48' (SOL-8)
# Design 'peaceNTT' contains '580' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v48': elapsed time 4.03 seconds, memory usage 4304372kB, peak memory usage 4304372kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2338, Real ops = 580, Vars = 310 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v48' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)#7" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(80):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(80,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "COMP_LOOP-1:modulo_dev#1:result:rem" ntt.cpp(17,23,1), delay:  11cy+11.9696, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(84):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(84,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency with delay of 0.75 at time 1456cy+13.8146 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev#1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 1456cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "COMP_LOOP-1:modulo_dev#1:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev#1:_qr#1.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 1444cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "COMP_LOOP-1:modulo_dev#1:result:rem" with delay  11cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev#1:result#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,44,1): chained data dependency at time 1444cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation ACCU "COMP_LOOP-1:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 1444cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MUX1HOT "COMP_LOOP:f1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "tmp(63:0).lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 1444cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation READSLICE READSLICE "COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@))(63-0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 1443cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport_en(7,2,512,4,4,512,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@).ncse.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): chained feedback data dependency at time 1443cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)#7" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport_en(7,2,512,4,4,512,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): chained data dependency with delay of 0.75 at time 1443cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation CONCATENATE CONCATENATE "COPY_LOOP#1:conc#239" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 1442cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#24.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,12,9): chained data dependency at time 1456cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v48': elapsed time 5.45 seconds, memory usage 4304372kB, peak memory usage 4304372kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2338, Real ops = 580, Vars = 310 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go extract
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v48' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)#7" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(80):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(80,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "COMP_LOOP-1:modulo_dev#1:result:rem" ntt.cpp(17,23,1), delay:  11cy+11.9696, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(84):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(84,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency with delay of 0.75 at time 1456cy+13.8146 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev#1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 1456cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "COMP_LOOP-1:modulo_dev#1:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev#1:_qr#1.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 1444cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "COMP_LOOP-1:modulo_dev#1:result:rem" with delay  11cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev#1:result#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,44,1): chained data dependency at time 1444cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation ACCU "COMP_LOOP-1:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 1444cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MUX1HOT "COMP_LOOP:f1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "tmp(63:0).lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 1444cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation READSLICE READSLICE "COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@))(63-0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 1443cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport_en(7,2,512,4,4,512,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@).ncse.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): chained feedback data dependency at time 1443cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)#7" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport_en(7,2,512,4,4,512,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): chained data dependency with delay of 0.75 at time 1443cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation CONCATENATE CONCATENATE "COPY_LOOP#1:conc#239" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 1442cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#24.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,12,9): chained data dependency at time 1456cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v48': elapsed time 5.75 seconds, memory usage 4304372kB, peak memory usage 4304372kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2338, Real ops = 580, Vars = 310 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 3
# CU_DIRECTIVE sid59 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid59 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid59 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid59 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid59 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid59 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid59 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid59 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid59 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 2}: Race condition
# CU_DIRECTIVE sid59 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid59 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid59 SET /peaceNTT/core/COMP_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid59 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid59 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid59 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid59 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid59 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid59 ADD {} {VERSION v49 SID sid59 BRANCH_SID sid58 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx485tffg1930-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v49' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v49/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 3
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v49' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v49': elapsed time 2.59 seconds, memory usage 4304372kB, peak memory usage 4304372kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 439, Real ops = 153, Vars = 136 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v49' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v49': elapsed time 10.09 seconds, memory usage 4304372kB, peak memory usage 4304372kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 884, Real ops = 153, Vars = 303 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v49' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v49': elapsed time 0.21 seconds, memory usage 4304372kB, peak memory usage 4304372kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 884, Real ops = 153, Vars = 303 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v49' (SOL-8)
# Design 'peaceNTT' contains '580' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v49': elapsed time 4.16 seconds, memory usage 4304372kB, peak memory usage 4304372kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2338, Real ops = 580, Vars = 310 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v49' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)#7" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(80):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(80,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "COMP_LOOP-1:modulo_dev#1:result:rem" ntt.cpp(17,23,1), delay:  11cy+11.9696, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(84):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(84,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency with delay of 0.75 at time 1456cy+13.8146 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev#1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 1456cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "COMP_LOOP-1:modulo_dev#1:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev#1:_qr#1.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 1444cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "COMP_LOOP-1:modulo_dev#1:result:rem" with delay  11cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev#1:result#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,44,1): chained data dependency at time 1444cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation ACCU "COMP_LOOP-1:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 1444cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MUX1HOT "COMP_LOOP:f1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "tmp(63:0).lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 1444cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation READSLICE READSLICE "COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@))(63-0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 1443cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport_en(7,2,512,4,4,512,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@).ncse.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): chained feedback data dependency at time 1443cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)#7" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport_en(7,2,512,4,4,512,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): chained data dependency with delay of 0.75 at time 1443cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation CONCATENATE CONCATENATE "COPY_LOOP#1:conc#239" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 1442cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#24.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,12,9): chained data dependency at time 1456cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v49': elapsed time 5.56 seconds, memory usage 4304372kB, peak memory usage 4304372kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2338, Real ops = 580, Vars = 310 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go memories
directive set SCHED_USE_MULTICYCLE true
# CU_DESIGN sid60 ADD {} {VERSION v50 SID sid60 BRANCH_SID sid59 BRANCH_STATE memories INCREMENTAL 0 STATE memories TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx485tffg1930-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v50' at state 'memories' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v50/CDesignChecker/design_checker.sh'
# /SCHED_USE_MULTICYCLE true
go allocate
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v50' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v50': elapsed time 0.19 seconds, memory usage 4304372kB, peak memory usage 4304372kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 884, Real ops = 153, Vars = 303 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v50' (SOL-8)
# Design 'peaceNTT' contains '580' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v50': elapsed time 4.09 seconds, memory usage 4304372kB, peak memory usage 4304372kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2338, Real ops = 580, Vars = 310 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v50' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)#7" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(80):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(80,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "COMP_LOOP-1:modulo_dev#1:result:rem" ntt.cpp(17,23,1), delay:  11cy+11.9696, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(84):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(84,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency with delay of 0.75 at time 1456cy+13.8146 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev#1:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 1456cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "COMP_LOOP-1:modulo_dev#1:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev#1:_qr#1.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 1444cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "COMP_LOOP-1:modulo_dev#1:result:rem" with delay  11cy+11.9696 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev#1:result#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,44,1): chained data dependency at time 1444cy+3.9 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation ACCU "COMP_LOOP-1:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 1444cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MUX1HOT "COMP_LOOP:f1:mux1h" with delay  1.5 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux1hot(64,8)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "tmp(63:0).lpi#3.dfm" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 1444cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation READSLICE READSLICE "COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@))(63-0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 1443cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport_en(7,2,512,4,4,512,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@).ncse.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): chained feedback data dependency at time 1443cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)#7" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport_en(7,2,512,4,4,512,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): chained data dependency with delay of 0.75 at time 1443cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation CONCATENATE CONCATENATE "COPY_LOOP#1:conc#239" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 1442cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#24.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,12,9): chained data dependency at time 1456cy+16 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v50': elapsed time 5.49 seconds, memory usage 4304372kB, peak memory usage 4304372kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2338, Real ops = 580, Vars = 310 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v11' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(64): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v11': elapsed time 9.34 seconds, memory usage 4435444kB, peak memory usage 4435444kB (SOL-9)
directive set DSP_EXTRACTION yes
directive set -CLOCKS {clk {-CLOCK_PERIOD 10}}
# /CLOCKS {clk {-CLOCK_PERIOD 10}}
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v51' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(65): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(65): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(65): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(65): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v51/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v51': elapsed time 2.53 seconds, memory usage 4435444kB, peak memory usage 4435444kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 57, Real ops = 18, Vars = 23 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v51' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v51': elapsed time 0.35 seconds, memory usage 4435444kB, peak memory usage 4435444kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 57, Real ops = 18, Vars = 23 (SOL-21)
go compile
solution library remove *
# Info: Branching solution 'peaceNTT.v52' at state 'compile' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v52/CDesignChecker/design_checker.sh'
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1926-2
solution library add Xilinx_RAMS
solution library add amba
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v52' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v52': elapsed time 0.87 seconds, memory usage 4435444kB, peak memory usage 4435444kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 57, Real ops = 18, Vars = 23 (SOL-21)
directive set -CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v52' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v52': elapsed time 0.13 seconds, memory usage 4435444kB, peak memory usage 4435444kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 57, Real ops = 18, Vars = 23 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v52' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v52': elapsed time 2.59 seconds, memory usage 4435444kB, peak memory usage 4435444kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 535, Real ops = 169, Vars = 136 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v52' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v52': elapsed time 2.80 seconds, memory usage 4435444kB, peak memory usage 4435444kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 755, Real ops = 169, Vars = 271 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v52' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v52': elapsed time 0.18 seconds, memory usage 4435444kB, peak memory usage 4435444kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 755, Real ops = 169, Vars = 271 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v52' (SOL-8)
# Design 'peaceNTT' contains '356' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v52': elapsed time 3.20 seconds, memory usage 4435444kB, peak memory usage 4435444kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1274, Real ops = 356, Vars = 278 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v52' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (37 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 23894 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_2R1W_RBW_rwport_en(7,6,64,64,64,64,1)' to schedule '/peaceNTT/core'. 3 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(71):  please merge accesses to 'xt:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v52': elapsed time 4.36 seconds, memory usage 4435444kB, peak memory usage 4435444kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1274, Real ops = 356, Vars = 278 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - resource competition
go assembly
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 0
# CU_DIRECTIVE sid63 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid63 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid63 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid63 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid63 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid63 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid63 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid63 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid63 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 3}: Race condition
# CU_DIRECTIVE sid63 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid63 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid63 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid63 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid63 SET /peaceNTT/core/COMP_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid63 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid63 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid63 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid63 ADD {} {VERSION v53 SID sid63 BRANCH_SID sid62 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v53' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v53/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /peaceNTT/core/COMP_LOOP -UNROLL no
# /peaceNTT/core/COMP_LOOP/UNROLL no
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v53' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v53': elapsed time 0.68 seconds, memory usage 4435444kB, peak memory usage 4435444kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 187, Real ops = 18, Vars = 28 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v53' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Merged 'COMP_LOOP:f2:switch' at $PROJECT_HOME/src/ntt.cpp(82) to 'COMP_LOOP:f1:switch' at $PROJECT_HOME/src/ntt.cpp(80). (OPT-16)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v53': elapsed time 2.26 seconds, memory usage 4435444kB, peak memory usage 4435444kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 415, Real ops = 18, Vars = 136 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v53' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v53': elapsed time 0.13 seconds, memory usage 4435444kB, peak memory usage 4435444kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 415, Real ops = 18, Vars = 136 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v53' (SOL-8)
# Design 'peaceNTT' contains '68' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v53': elapsed time 1.81 seconds, memory usage 4435444kB, peak memory usage 4435444kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 743, Real ops = 68, Vars = 182 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v53' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (35 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 181334 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 185063, Area (Datapath, Register, Total) = 24193.34, 0.00, 24193.34 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 261863, Area (Datapath, Register, Total) = 15834.10, 0.00, 15834.10 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v53': elapsed time 2.22 seconds, memory usage 4435444kB, peak memory usage 4435444kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 743, Real ops = 68, Vars = 182 (SOL-21)
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v11' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(64): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v11': elapsed time 9.56 seconds, memory usage 4500980kB, peak memory usage 4500980kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v54' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(65): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(65): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(65): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(65): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v54/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v54': elapsed time 2.35 seconds, memory usage 4500980kB, peak memory usage 4500980kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 54, Real ops = 17, Vars = 22 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v54' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v54': elapsed time 0.34 seconds, memory usage 4500980kB, peak memory usage 4500980kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 54, Real ops = 17, Vars = 22 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v54' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v54': elapsed time 0.11 seconds, memory usage 4500980kB, peak memory usage 4500980kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 54, Real ops = 17, Vars = 22 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v54' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v54': elapsed time 0.69 seconds, memory usage 4500980kB, peak memory usage 4500980kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 184, Real ops = 17, Vars = 27 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v54' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Merged 'COMP_LOOP:f2:switch' at $PROJECT_HOME/src/ntt.cpp(82) to 'COMP_LOOP:f1:switch' at $PROJECT_HOME/src/ntt.cpp(80). (OPT-16)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v54': elapsed time 2.26 seconds, memory usage 4500980kB, peak memory usage 4500980kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 412, Real ops = 17, Vars = 135 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v54' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v54': elapsed time 0.13 seconds, memory usage 4500980kB, peak memory usage 4500980kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 412, Real ops = 17, Vars = 135 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v54' (SOL-8)
# Design 'peaceNTT' contains '66' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v54': elapsed time 1.91 seconds, memory usage 4500980kB, peak memory usage 4500980kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 738, Real ops = 66, Vars = 180 (SOL-21)
go assembly
directive set /peaceNTT/core/COMP_LOOP -UNROLL 16
# CU_DIRECTIVE sid65 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid65 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid65 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid65 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid65 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid65 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid65 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid65 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid65 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid65 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid65 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid65 SET /peaceNTT/core/COMP_LOOP {UNROLL no}: Race condition
# CU_DIRECTIVE sid65 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid65 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid65 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid65 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid65 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid65 ADD {} {VERSION v55 SID sid65 BRANCH_SID sid64 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v55' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v55/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/UNROLL 16
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v55' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v55': elapsed time 2.61 seconds, memory usage 4566516kB, peak memory usage 4566516kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 487, Real ops = 153, Vars = 120 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v55' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v55': elapsed time 2.79 seconds, memory usage 4566516kB, peak memory usage 4566516kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 707, Real ops = 153, Vars = 255 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v55' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v55': elapsed time 0.17 seconds, memory usage 4566516kB, peak memory usage 4566516kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 707, Real ops = 153, Vars = 255 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v55' (SOL-8)
# Design 'peaceNTT' contains '324' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v55': elapsed time 2.81 seconds, memory usage 4566516kB, peak memory usage 4566516kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1194, Real ops = 324, Vars = 246 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v55' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (48 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 30934 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_2R1W_RBW_rwport_en(7,6,64,64,64,64,1)' to schedule '/peaceNTT/core'. 3 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(71):  please merge accesses to 'xt:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v55': elapsed time 4.54 seconds, memory usage 4566516kB, peak memory usage 4566516kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1194, Real ops = 324, Vars = 246 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - resource competition
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v11' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/src/ntt.cpp' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(64): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v11': elapsed time 9.83 seconds, memory usage 4566516kB, peak memory usage 4632052kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v56' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(65): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(65): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(65): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(65): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v56/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v56': elapsed time 2.37 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 54, Real ops = 17, Vars = 22 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v56' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v56': elapsed time 0.33 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 54, Real ops = 17, Vars = 22 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v56' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v56': elapsed time 0.12 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 54, Real ops = 17, Vars = 22 (SOL-21)
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v56' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v56': elapsed time 2.23 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 437, Real ops = 152, Vars = 119 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v56' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 4 x 512). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v56': elapsed time 9.77 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 979, Real ops = 152, Vars = 318 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v56' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v56': elapsed time 0.22 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 979, Real ops = 152, Vars = 318 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v56' (SOL-8)
# Design 'peaceNTT' contains '673' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v56': elapsed time 4.76 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2784, Real ops = 673, Vars = 292 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v56' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (46 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 16854 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 15783, Area (Datapath, Register, Total) = 683454.37, 0.00, 683454.37 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 179943, Area (Datapath, Register, Total) = 47228.64, 0.00, 47228.64 (CRAAS-12)
# Info: Running transformation 'allocate' on solution 'peaceNTT.v56': elapsed time 30.14 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-15)
# Info: Optimized LOOP 'COMP_LOOP': Latency = 179943, Area (Datapath, Register, Total) = 47228.64, 0.00, 47228.64 (CRAAS-18)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v56': elapsed time 41.88 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2784, Real ops = 673, Vars = 292 (SOL-21)
go assembly
directive set /peaceNTT/core/xt:rsc -BLOCK_SIZE 32
# CU_DIRECTIVE sid67 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid67 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid67 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid67 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid67 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid67 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid67 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid67 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid67 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid67 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid67 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid67 SET /peaceNTT/core/COMP_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid67 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid67 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid67 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid67 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid67 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid67 ADD {} {VERSION v57 SID sid67 BRANCH_SID sid66 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v57' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v57/CDesignChecker/design_checker.sh'
# /peaceNTT/core/xt:rsc/BLOCK_SIZE 32
directive set /peaceNTT/core/xt -WORD_WIDTH 512
# /peaceNTT/core/xt/WORD_WIDTH 512
# File '$PROJECT_HOME/src/ntt.cpp' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
# Info: Branching solution 'solution.v11' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/src/ntt.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/config.h(17): last line of file ends without a newline (CRD-1)
# Warning: $PROJECT_HOME/include/ntt.h(11): last line of file ends without a newline (CRD-1)
# $PROJECT_HOME/src/ntt.cpp(64): Pragma 'hls_design<top>' detected on routine 'peaceNTT' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v11': elapsed time 10.06 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'peaceNTT.v58' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/src/ntt.cpp(65): Found top design routine 'peaceNTT' specified by directive (CIN-52)
# $PROJECT_HOME/src/ntt.cpp(65): Synthesizing routine 'peaceNTT' (CIN-13)
# $PROJECT_HOME/src/ntt.cpp(65): Inlining routine 'peaceNTT' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(15): Inlining routine 'modulo_dev' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2812): Inlining routine 'operator>=<64, true>' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(57): Inlining routine 'cpyVec_dev' (CIN-14)
# $PROJECT_HOME/src/ntt.cpp(65): Optimizing block '/peaceNTT' ... (CIN-4)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'vec' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(65): INOUT port 'twiddle' is only used as an input. (OPT-10)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' iterated at most 512 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' iterated at most 1024 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
# Design 'peaceNTT' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v58/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'peaceNTT.v58': elapsed time 2.44 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 54, Real ops = 17, Vars = 22 (SOL-21)
go libraries
# Info: Starting transformation 'libraries' on solution 'peaceNTT.v58' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'peaceNTT.v58': elapsed time 0.35 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 54, Real ops = 17, Vars = 22 (SOL-21)
go assembly
# Info: Starting transformation 'assembly' on solution 'peaceNTT.v58' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'peaceNTT.v58': elapsed time 0.13 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 54, Real ops = 17, Vars = 22 (SOL-21)
directive set /peaceNTT/core/xt:rsc -BLOCK_SIZE 0
# /peaceNTT/core/xt:rsc/BLOCK_SIZE 0
directive set /peaceNTT/core/xt -WORD_WIDTH 64
# /peaceNTT/core/xt/WORD_WIDTH 64
directive set /peaceNTT/core/xt:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL
# /peaceNTT/core/xt:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v58' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v58': elapsed time 2.91 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 487, Real ops = 153, Vars = 120 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v58' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v58': elapsed time 2.98 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 707, Real ops = 153, Vars = 255 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v58' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v58': elapsed time 0.18 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 707, Real ops = 153, Vars = 255 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v58' (SOL-8)
# Design 'peaceNTT' contains '324' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v58': elapsed time 2.79 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1194, Real ops = 324, Vars = 246 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v58' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (48 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 30934 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport_en(7,6,64,64,64,64,1)' to schedule '/peaceNTT/core'. 3 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(71):  please merge accesses to 'xt:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v58': elapsed time 4.74 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1194, Real ops = 324, Vars = 246 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - resource competition
go assembly
directive set /peaceNTT/core/xt -WORD_WIDTH 128
# CU_DIRECTIVE sid69 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/core/COMP_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/core/xt {WORD_WIDTH 512}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid69 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid69 ADD {} {VERSION v59 SID sid69 BRANCH_SID sid68 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v59' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v59/CDesignChecker/design_checker.sh'
# /peaceNTT/core/xt/WORD_WIDTH 128
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v59' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v59': elapsed time 2.80 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 487, Real ops = 153, Vars = 120 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v59' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 128). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v59': elapsed time 8.49 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 755, Real ops = 153, Vars = 287 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v59' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v59': elapsed time 0.17 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 755, Real ops = 153, Vars = 287 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v59' (SOL-8)
# Design 'peaceNTT' contains '324' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v59': elapsed time 3.05 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1242, Real ops = 324, Vars = 278 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v59' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" ntt.cpp(59,25,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(59):   MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)#1" ntt.cpp(59,16,6) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(80):   MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" ntt.cpp(80,26,10) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(82):   REM "COMP_LOOP-1:f2:rem" ntt.cpp(82,66,1), delay:  25cy, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(128,64,0) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(17):   REM "COMP_LOOP-1:modulo_dev:result:rem" ntt.cpp(17,23,1), delay:  15cy+6.96958, mapped to: mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1) (BASIC-25)
# Error: $PROJECT_HOME/src/ntt.cpp(84):   MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" ntt.cpp(84,12,9) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,0,0): chained data dependency with delay of 0.75 at time 23905cy+8.81458 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation MUX "modulo_dev:mux" with delay  0.08 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mux(64,1,2)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):  ntt.cpp(19,60,1): chained data dependency at time 23905cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    from operation ACCU "COMP_LOOP-1:modulo_dev:qelse:acc" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(19):    with output variable "modulo_dev:_qr#1.sva#1" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):  ntt.cpp(17,23,1): chained data dependency at time 23889cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    from operation REM "COMP_LOOP-1:modulo_dev:result:rem" with delay  15cy+6.96958 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(65,65,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(17):    with output variable "modulo_dev:result#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,44,1): chained data dependency at time 23889cy (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation ACCU "COMP_LOOP-1:acc#1" with delay  1.845 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_add(64,0,64,0,64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,66,1): chained data dependency at time 23863cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation REM "COMP_LOOP-1:f2:rem" with delay  25cy (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_rem(128,64,0)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    with output variable "COMP_LOOP:f2#1.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,46,1): chained data dependency at time 23863cy (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation MUL "COMP_LOOP-1:f2:mul" with delay  9.70613 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    mapped to "mgc_Xilinx-VIRTEX-7-2_beh.mgc_mul(64,0,64,0,128)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):  ntt.cpp(82,46,1): chained data dependency at time 23862cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(82):    from operation READSLICE READSLICE "COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(0).@))(127-64)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):  ntt.cpp(80,26,10): chained data dependency at time 23861cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    from operation MEMORYREAD "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport_en(7,5,128,32,32,128,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with output variable "COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@).ncse.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(80):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): chained feedback data dependency at time 23870cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYWRITE "COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)#1" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport_en(7,5,128,32,32,128,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "xt:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,16,6): chained data dependency with delay of 0.75 at time 23870cy+2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation CONCATENATE CONCATENATE "COPY_LOOP#1:conc#159" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):  ntt.cpp(59,25,6): chained data dependency at time 23869cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    from operation MEMORYREAD "COPY_LOOP#1:read_mem(result:rsc(0)(0).@)" with delay  2.4 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with output variable "tmp#48.sva" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(59):    with input delay 0.50 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):  ntt.cpp(84,12,9): chained data dependency at time 23905cy+12 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    from operation MEMORYWRITE "COMP_LOOP:write_mem(result:rsc(0)(0).@)" with delay  0.1 (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    mapped to "Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(39,6,64,64,64,64,1)" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with output variable "result:rsc(0)(0).@" (SCHD-6)
# $PROJECT_HOME/src/ntt.cpp(84):    with input delay 0.50 (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v59': elapsed time 5.12 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1242, Real ops = 324, Vars = 278 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - could not schedule even with unlimited resources
go assembly
directive set /peaceNTT/core/xt:rsc -BLOCK_SIZE 32
# CU_DIRECTIVE sid70 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/core/COMP_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/core/xt {WORD_WIDTH 512}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid70 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid70 ADD {} {VERSION v60 SID sid70 BRANCH_SID sid69 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v60' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v60/CDesignChecker/design_checker.sh'
# /peaceNTT/core/xt:rsc/BLOCK_SIZE 32
directive set /peaceNTT/core/xt -WORD_WIDTH 64
# /peaceNTT/core/xt/WORD_WIDTH 64
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v60' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v60': elapsed time 2.93 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 487, Real ops = 153, Vars = 120 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v60' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 2 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v60': elapsed time 5.82 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 948, Real ops = 153, Vars = 319 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v60' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v60': elapsed time 0.21 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 948, Real ops = 153, Vars = 319 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v60' (SOL-8)
# Design 'peaceNTT' contains '356' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v60': elapsed time 3.75 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1708, Real ops = 356, Vars = 358 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v60' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (48 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 30934 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rwport_en(7,5,64,32,32,64,1)' to schedule '/peaceNTT/core'. 3 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(71):  please merge accesses to 'xt:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v60': elapsed time 5.63 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1708, Real ops = 356, Vars = 358 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - resource competition
go assembly
directive set /peaceNTT/core/xt:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR
# CU_DIRECTIVE sid71 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/core/COMP_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/core/xt {WORD_WIDTH 512}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid71 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid71 ADD {} {VERSION v61 SID sid71 BRANCH_SID sid70 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v61' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v61/CDesignChecker/design_checker.sh'
# /peaceNTT/core/xt:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_WBR
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v61' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Loop '/peaceNTT/core/COPY_LOOP#1' is merged and folded into Loop 'COMP_LOOP' - uses pipelining constraint from 'COPY_LOOP#1', II='1' (LOOP-10)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v61': elapsed time 2.90 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 487, Real ops = 153, Vars = 120 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v61' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 2 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v61': elapsed time 6.05 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 948, Real ops = 153, Vars = 319 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v61' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v61': elapsed time 0.22 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 948, Real ops = 153, Vars = 319 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v61' (SOL-8)
# Design 'peaceNTT' contains '356' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v61': elapsed time 3.89 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1708, Real ops = 356, Vars = 358 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v61' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (48 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 30934 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,5,64,32,32,64,1)' to schedule '/peaceNTT/core'. 3 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(71):  please merge accesses to 'xt:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v61': elapsed time 5.83 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1708, Real ops = 356, Vars = 358 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - resource competition
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v61' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (48 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 30934 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,5,64,32,32,64,1)' to schedule '/peaceNTT/core'. 3 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(71):  please merge accesses to 'xt:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v61': elapsed time 5.68 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1708, Real ops = 356, Vars = 358 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - resource competition
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v61' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (48 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 30934 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_2R1W_WBR_rwport_en(7,5,64,32,32,64,1)' to schedule '/peaceNTT/core'. 3 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(71):  please merge accesses to 'xt:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v61': elapsed time 5.85 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1708, Real ops = 356, Vars = 358 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - resource competition
go assembly
directive set /peaceNTT/core/COMP_LOOP -UNROLL 4
# CU_DIRECTIVE sid72 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/core/COMP_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/core/xt {WORD_WIDTH 512}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid72 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid72 ADD {} {VERSION v62 SID sid72 BRANCH_SID sid71 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v62' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v62/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/UNROLL 4
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v62' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v62': elapsed time 1.01 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 240, Real ops = 44, Vars = 47 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v62' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 2 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v62': elapsed time 4.88 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 652, Real ops = 44, Vars = 220 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v62' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v62': elapsed time 0.16 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 652, Real ops = 44, Vars = 220 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v62' (SOL-8)
# Design 'peaceNTT' contains '158' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v62': elapsed time 2.78 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1204, Real ops = 158, Vars = 272 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v62' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (46 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 61014 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 60903, Area (Datapath, Register, Total) = 170900.19, 0.00, 170900.19 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 226023, Area (Datapath, Register, Total) = 36967.64, 0.00, 36967.64 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v62': elapsed time 3.78 seconds, memory usage 4632052kB, peak memory usage 4632052kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 1204, Real ops = 158, Vars = 272 (SOL-21)
go assembly
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 2
# CU_DIRECTIVE sid73 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/core/COMP_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/core/xt {WORD_WIDTH 512}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid73 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid73 ADD {} {VERSION v63 SID sid73 BRANCH_SID sid72 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v63' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v63/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 2
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v63' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v63': elapsed time 1.03 seconds, memory usage 4697588kB, peak memory usage 4697588kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 240, Real ops = 44, Vars = 47 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v63' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 2 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v63': elapsed time 5.07 seconds, memory usage 4697588kB, peak memory usage 4697588kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 652, Real ops = 44, Vars = 220 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v63' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v63': elapsed time 0.18 seconds, memory usage 4697588kB, peak memory usage 4697588kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 652, Real ops = 44, Vars = 220 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v63' (SOL-8)
# Design 'peaceNTT' contains '158' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v63': elapsed time 2.92 seconds, memory usage 4697588kB, peak memory usage 4763124kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1208, Real ops = 158, Vars = 273 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v63' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (46 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 61014 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 3753, Area (Datapath, Register, Total) = 1378759.00, 0.00, 1378759.00 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 3763, Area (Datapath, Register, Total) = 1328480.47, 0.00, 1328480.47 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v63': elapsed time 3.75 seconds, memory usage 4697588kB, peak memory usage 4763124kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 1208, Real ops = 158, Vars = 273 (SOL-21)
go assembly
directive set /peaceNTT/core/COMP_LOOP -PIPELINE_INIT_INTERVAL 1
# CU_DIRECTIVE sid74 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/core/COMP_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/core/xt {WORD_WIDTH 512}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid74 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid74 ADD {} {VERSION v64 SID sid74 BRANCH_SID sid73 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v64' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v64/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/PIPELINE_INIT_INTERVAL 1
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v64' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v64': elapsed time 1.06 seconds, memory usage 4697588kB, peak memory usage 4763124kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 240, Real ops = 44, Vars = 47 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v64' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 2 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v64': elapsed time 5.27 seconds, memory usage 4697588kB, peak memory usage 4763124kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 652, Real ops = 44, Vars = 220 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v64' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v64': elapsed time 0.17 seconds, memory usage 4697588kB, peak memory usage 4763124kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 652, Real ops = 44, Vars = 220 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v64' (SOL-8)
# Design 'peaceNTT' contains '158' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v64': elapsed time 2.88 seconds, memory usage 4697588kB, peak memory usage 4763124kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1208, Real ops = 158, Vars = 273 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v64' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (46 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 61014 c-steps) (SCHD-8)
# Error:  insufficient resources 'Xilinx_RAMS.BLOCK_2R1W_RBW_rwport(55,6,64,64,64,64,1)' to schedule '/peaceNTT/core'. 2 are needed, but only 1 instances are available (SCHD-4)
# Error: $PROJECT_HOME/src/ntt.cpp(65):  please merge accesses to 'result:rsc(0)(0)' to reduce the number of required resources (SCHD-39)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v64': elapsed time 5.07 seconds, memory usage 4697588kB, peak memory usage 4763124kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1208, Real ops = 158, Vars = 273 (SOL-21)
# Error: Design 'peaceNTT' could not schedule partition '/peaceNTT/core' - resource competition
go assembly
directive set /peaceNTT/result:rsc -BLOCK_SIZE 32
# CU_DIRECTIVE sid75 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/core/COMP_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/core/xt {WORD_WIDTH 512}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid75 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid75 ADD {} {VERSION v65 SID sid75 BRANCH_SID sid74 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v65' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v65/CDesignChecker/design_checker.sh'
# /peaceNTT/result:rsc/BLOCK_SIZE 32
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v65' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v65': elapsed time 1.05 seconds, memory usage 4697588kB, peak memory usage 4763124kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 240, Real ops = 44, Vars = 47 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v65' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 2 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 2 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v65': elapsed time 5.59 seconds, memory usage 4697588kB, peak memory usage 4763124kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 685, Real ops = 44, Vars = 236 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v65' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v65': elapsed time 0.19 seconds, memory usage 4697588kB, peak memory usage 4763124kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 685, Real ops = 44, Vars = 236 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v65' (SOL-8)
# Design 'peaceNTT' contains '158' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v65': elapsed time 3.46 seconds, memory usage 4697588kB, peak memory usage 4763124kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1242, Real ops = 158, Vars = 289 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v65' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (46 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 61014 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 2473, Area (Datapath, Register, Total) = 2653491.81, 0.00, 2653491.81 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 2473, Area (Datapath, Register, Total) = 2653491.81, 0.00, 2653491.81 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v65': elapsed time 3.85 seconds, memory usage 4697588kB, peak memory usage 4763124kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 1242, Real ops = 158, Vars = 289 (SOL-21)
go assembly
directive set /peaceNTT/core/COMP_LOOP -UNROLL 8
# CU_DIRECTIVE sid76 SET /peaceNTT/core/xt:rsc {GEN_EXTERNAL_ENABLE true}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/vec:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/result:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/twiddle:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/core/xt:rsc {INTERLEAVE 16}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/vec:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/result:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/core/xt:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/core/COMP_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/core/COPY_LOOP {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/core/COMP_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/core/COPY_LOOP {UNROLL 16}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/core/COPY_LOOP#1 {UNROLL 16}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/core/xt {WORD_WIDTH 512}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/core/COPY_LOOP#1 {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/core/COMP_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DIRECTIVE sid76 SET /peaceNTT/core/COPY_LOOP {PIPELINE_STALL_MODE bubble}: Race condition
# CU_DESIGN sid76 ADD {} {VERSION v66 SID sid76 BRANCH_SID sid75 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-2/PARAMETERS/xc7vx690tffg1926-2/PARAMETERS/mgc_Xilinx-VIRTEX-7-2_beh/168 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name peaceNTT}: Race condition
# Info: Branching solution 'peaceNTT.v66' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v66/CDesignChecker/design_checker.sh'
# /peaceNTT/core/COMP_LOOP/UNROLL 8
go architect
# Info: Starting transformation 'loops' on solution 'peaceNTT.v66' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is being partially unrolled 8 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is being partially unrolled 16 times. (LOOP-3)
# $PROJECT_HOME/src/ntt.cpp(75): Loop '/peaceNTT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# $PROJECT_HOME/src/ntt.cpp(65): Loop '/peaceNTT/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'peaceNTT.v66': elapsed time 1.45 seconds, memory usage 4697588kB, peak memory usage 4763124kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 321, Real ops = 80, Vars = 71 (SOL-21)
# Info: Starting transformation 'memories' on solution 'peaceNTT.v66' (SOL-8)
# $PROJECT_HOME/src/ntt.cpp(71): Resource '/peaceNTT/core/xt:rsc' split into 2 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(0)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(0)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(1)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(2)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(3)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(4)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(5)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(6)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(7)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(8)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(9)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(10)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(11)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(12)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(13)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(14)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(71): Memory Resource '/peaceNTT/core/xt:rsc(1)(15)' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_WBR' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/vec:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): I/O-Port Resource '/peaceNTT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/result:rsc' split into 2 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(0)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(0)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(1)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(2)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(3)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(4)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(5)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(6)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(7)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(8)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(9)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(10)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(11)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(12)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(13)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(14)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/result:rsc(1)(15)' (from var: result) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Resource '/peaceNTT/twiddle:rsc' split into 1 x 16 blocks (MEM-11)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(8)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(9)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(10)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(11)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(12)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(13)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(14)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# $PROJECT_HOME/src/ntt.cpp(65): Memory Resource '/peaceNTT/twiddle:rsc(0)(15)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Completed transformation 'memories' on solution 'peaceNTT.v66': elapsed time 6.07 seconds, memory usage 4697588kB, peak memory usage 4763124kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 774, Real ops = 80, Vars = 270 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'peaceNTT.v66' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'peaceNTT.v66': elapsed time 0.21 seconds, memory usage 4697588kB, peak memory usage 4763124kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 774, Real ops = 80, Vars = 270 (SOL-21)
# Info: Starting transformation 'architect' on solution 'peaceNTT.v66' (SOL-8)
# Design 'peaceNTT' contains '210' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'peaceNTT.v66': elapsed time 3.62 seconds, memory usage 4697588kB, peak memory usage 4763124kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1333, Real ops = 210, Vars = 309 (SOL-21)
go allocate
# Info: Starting transformation 'allocate' on solution 'peaceNTT.v66' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP#1' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(79): Prescheduled LOOP '/peaceNTT/core/COMP_LOOP' (46 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(75): Prescheduled LOOP '/peaceNTT/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(58): Prescheduled LOOP '/peaceNTT/core/COPY_LOOP' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled LOOP '/peaceNTT/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/src/ntt.cpp(65): Prescheduled SEQUENTIAL '/peaceNTT/core' (total length 31574 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Initial schedule of SEQUENTIAL '/peaceNTT/core': Latency = 1833, Area (Datapath, Register, Total) = 5305643.08, 0.00, 5305643.08 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/src/ntt.cpp(65): Final schedule of SEQUENTIAL '/peaceNTT/core': Latency = 1833, Area (Datapath, Register, Total) = 5305643.08, 0.00, 5305643.08 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'peaceNTT.v66': elapsed time 4.06 seconds, memory usage 4697588kB, peak memory usage 4763124kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 1333, Real ops = 210, Vars = 309 (SOL-21)
go extract
# Info: Starting transformation 'schedule' on solution 'peaceNTT.v66' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/peaceNTT/core' (CRAAS-1)
# Info: $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is forced to use PIPELINE_STALL_MODE=stall because it does not have any waiting components or the initiation interval is not smaller than the latency or it has combinational multicycle operations (SCHD-48)
# $PROJECT_HOME/src/ntt.cpp(82): Combinational multicycle operation 'COMP_LOOP-1:f2:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(17): Combinational multicycle operation 'COMP_LOOP-1:modulo_dev:result:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(17): Combinational multicycle operation 'COMP_LOOP-1:modulo_dev#1:result:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(82): Combinational multicycle operation 'COMP_LOOP-2:f2:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(17): Combinational multicycle operation 'COMP_LOOP-2:modulo_dev:result:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(17): Combinational multicycle operation 'COMP_LOOP-2:modulo_dev#1:result:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(82): Combinational multicycle operation 'COMP_LOOP-3:f2:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(17): Combinational multicycle operation 'COMP_LOOP-3:modulo_dev:result:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(17): Combinational multicycle operation 'COMP_LOOP-3:modulo_dev#1:result:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(82): Combinational multicycle operation 'COMP_LOOP-4:f2:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(17): Combinational multicycle operation 'COMP_LOOP-4:modulo_dev:result:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(17): Combinational multicycle operation 'COMP_LOOP-4:modulo_dev#1:result:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(82): Combinational multicycle operation 'COMP_LOOP-5:f2:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(17): Combinational multicycle operation 'COMP_LOOP-5:modulo_dev:result:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(17): Combinational multicycle operation 'COMP_LOOP-5:modulo_dev#1:result:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(82): Combinational multicycle operation 'COMP_LOOP-6:f2:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(17): Combinational multicycle operation 'COMP_LOOP-6:modulo_dev:result:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(17): Combinational multicycle operation 'COMP_LOOP-6:modulo_dev#1:result:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(82): Combinational multicycle operation 'COMP_LOOP-7:f2:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(17): Combinational multicycle operation 'COMP_LOOP-7:modulo_dev:result:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(17): Combinational multicycle operation 'COMP_LOOP-7:modulo_dev#1:result:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(82): Combinational multicycle operation 'COMP_LOOP-8:f2:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(17): Combinational multicycle operation 'COMP_LOOP-8:modulo_dev:result:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# $PROJECT_HOME/src/ntt.cpp(17): Combinational multicycle operation 'COMP_LOOP-8:modulo_dev#1:result:rem' in pipelined loop 'COMP_LOOP' (SCHD-52)
# Info: $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is forced to use PIPELINE_STALL_MODE=stall because it does not have any waiting components or the initiation interval is not smaller than the latency or it has combinational multicycle operations (SCHD-48)
# Info: $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is forced to use PIPELINE_STALL_MODE=stall because it does not have any waiting components or the initiation interval is not smaller than the latency or it has combinational multicycle operations (SCHD-48)
# Global signal 'p:rsc.dat' added to design 'peaceNTT' for component 'p:rsci' (LIB-3)
# Global signal 'g:rsc.dat' added to design 'peaceNTT' for component 'g:rsci' (LIB-3)
# Global signal 'xt:rsc(0)(0).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).da' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(0).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(0)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).da' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(1).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(1)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).da' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(2).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(2)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).da' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(3).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(3)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).da' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(4).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(4)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).da' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(5).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(5)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).da' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(6).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(6)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).da' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(7).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(7)i' (LIB-3)
# Global signal 'xt:rsc(0)(8).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Global signal 'xt:rsc(0)(8).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Global signal 'xt:rsc(0)(8).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Global signal 'xt:rsc(0)(8).da' added to design 'peaceNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Global signal 'xt:rsc(0)(8).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(8)i' (LIB-3)
# Global signal 'xt:rsc(0)(9).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
# Global signal 'xt:rsc(0)(9).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
# Global signal 'xt:rsc(0)(9).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
# Global signal 'xt:rsc(0)(9).da' added to design 'peaceNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
# Global signal 'xt:rsc(0)(9).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(9)i' (LIB-3)
# Global signal 'xt:rsc(0)(10).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
# Global signal 'xt:rsc(0)(10).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
# Global signal 'xt:rsc(0)(10).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
# Global signal 'xt:rsc(0)(10).da' added to design 'peaceNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
# Global signal 'xt:rsc(0)(10).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(10)i' (LIB-3)
# Global signal 'xt:rsc(0)(11).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
# Global signal 'xt:rsc(0)(11).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
# Global signal 'xt:rsc(0)(11).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
# Global signal 'xt:rsc(0)(11).da' added to design 'peaceNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
# Global signal 'xt:rsc(0)(11).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(11)i' (LIB-3)
# Global signal 'xt:rsc(0)(12).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Global signal 'xt:rsc(0)(12).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Global signal 'xt:rsc(0)(12).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Global signal 'xt:rsc(0)(12).da' added to design 'peaceNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Global signal 'xt:rsc(0)(12).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(12)i' (LIB-3)
# Global signal 'xt:rsc(0)(13).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
# Global signal 'xt:rsc(0)(13).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
# Global signal 'xt:rsc(0)(13).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
# Global signal 'xt:rsc(0)(13).da' added to design 'peaceNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
# Global signal 'xt:rsc(0)(13).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(13)i' (LIB-3)
# Global signal 'xt:rsc(0)(14).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
# Global signal 'xt:rsc(0)(14).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
# Global signal 'xt:rsc(0)(14).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
# Global signal 'xt:rsc(0)(14).da' added to design 'peaceNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
# Global signal 'xt:rsc(0)(14).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(14)i' (LIB-3)
# Global signal 'xt:rsc(0)(15).clken' added to design 'peaceNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
# Global signal 'xt:rsc(0)(15).qa' added to design 'peaceNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
# Global signal 'xt:rsc(0)(15).wea' added to design 'peaceNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
# Global signal 'xt:rsc(0)(15).da' added to design 'peaceNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
# Global signal 'xt:rsc(0)(15).adra' added to design 'peaceNTT' for component 'xt:rsc(0)(15)i' (LIB-3)
# Global signal 'xt:rsc(1)(0).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
# Global signal 'xt:rsc(1)(0).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
# Global signal 'xt:rsc(1)(0).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
# Global signal 'xt:rsc(1)(0).da' added to design 'peaceNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
# Global signal 'xt:rsc(1)(0).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(0)i' (LIB-3)
# Global signal 'xt:rsc(1)(1).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
# Global signal 'xt:rsc(1)(1).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
# Global signal 'xt:rsc(1)(1).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
# Global signal 'xt:rsc(1)(1).da' added to design 'peaceNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
# Global signal 'xt:rsc(1)(1).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(1)i' (LIB-3)
# Global signal 'xt:rsc(1)(2).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
# Global signal 'xt:rsc(1)(2).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
# Global signal 'xt:rsc(1)(2).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
# Global signal 'xt:rsc(1)(2).da' added to design 'peaceNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
# Global signal 'xt:rsc(1)(2).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(2)i' (LIB-3)
# Global signal 'xt:rsc(1)(3).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
# Global signal 'xt:rsc(1)(3).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
# Global signal 'xt:rsc(1)(3).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
# Global signal 'xt:rsc(1)(3).da' added to design 'peaceNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
# Global signal 'xt:rsc(1)(3).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(3)i' (LIB-3)
# Global signal 'xt:rsc(1)(4).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
# Global signal 'xt:rsc(1)(4).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
# Global signal 'xt:rsc(1)(4).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
# Global signal 'xt:rsc(1)(4).da' added to design 'peaceNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
# Global signal 'xt:rsc(1)(4).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(4)i' (LIB-3)
# Global signal 'xt:rsc(1)(5).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
# Global signal 'xt:rsc(1)(5).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
# Global signal 'xt:rsc(1)(5).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
# Global signal 'xt:rsc(1)(5).da' added to design 'peaceNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
# Global signal 'xt:rsc(1)(5).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(5)i' (LIB-3)
# Global signal 'xt:rsc(1)(6).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
# Global signal 'xt:rsc(1)(6).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
# Global signal 'xt:rsc(1)(6).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
# Global signal 'xt:rsc(1)(6).da' added to design 'peaceNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
# Global signal 'xt:rsc(1)(6).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(6)i' (LIB-3)
# Global signal 'xt:rsc(1)(7).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
# Global signal 'xt:rsc(1)(7).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
# Global signal 'xt:rsc(1)(7).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
# Global signal 'xt:rsc(1)(7).da' added to design 'peaceNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
# Global signal 'xt:rsc(1)(7).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(7)i' (LIB-3)
# Global signal 'xt:rsc(1)(8).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
# Global signal 'xt:rsc(1)(8).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
# Global signal 'xt:rsc(1)(8).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
# Global signal 'xt:rsc(1)(8).da' added to design 'peaceNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
# Global signal 'xt:rsc(1)(8).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(8)i' (LIB-3)
# Global signal 'xt:rsc(1)(9).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
# Global signal 'xt:rsc(1)(9).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
# Global signal 'xt:rsc(1)(9).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
# Global signal 'xt:rsc(1)(9).da' added to design 'peaceNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
# Global signal 'xt:rsc(1)(9).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(9)i' (LIB-3)
# Global signal 'xt:rsc(1)(10).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
# Global signal 'xt:rsc(1)(10).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
# Global signal 'xt:rsc(1)(10).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
# Global signal 'xt:rsc(1)(10).da' added to design 'peaceNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
# Global signal 'xt:rsc(1)(10).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(10)i' (LIB-3)
# Global signal 'xt:rsc(1)(11).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
# Global signal 'xt:rsc(1)(11).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
# Global signal 'xt:rsc(1)(11).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
# Global signal 'xt:rsc(1)(11).da' added to design 'peaceNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
# Global signal 'xt:rsc(1)(11).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(11)i' (LIB-3)
# Global signal 'xt:rsc(1)(12).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
# Global signal 'xt:rsc(1)(12).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
# Global signal 'xt:rsc(1)(12).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
# Global signal 'xt:rsc(1)(12).da' added to design 'peaceNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
# Global signal 'xt:rsc(1)(12).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(12)i' (LIB-3)
# Global signal 'xt:rsc(1)(13).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
# Global signal 'xt:rsc(1)(13).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
# Global signal 'xt:rsc(1)(13).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
# Global signal 'xt:rsc(1)(13).da' added to design 'peaceNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
# Global signal 'xt:rsc(1)(13).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(13)i' (LIB-3)
# Global signal 'xt:rsc(1)(14).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
# Global signal 'xt:rsc(1)(14).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
# Global signal 'xt:rsc(1)(14).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
# Global signal 'xt:rsc(1)(14).da' added to design 'peaceNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
# Global signal 'xt:rsc(1)(14).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(14)i' (LIB-3)
# Global signal 'xt:rsc(1)(15).clken' added to design 'peaceNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
# Global signal 'xt:rsc(1)(15).qa' added to design 'peaceNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
# Global signal 'xt:rsc(1)(15).wea' added to design 'peaceNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
# Global signal 'xt:rsc(1)(15).da' added to design 'peaceNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
# Global signal 'xt:rsc(1)(15).adra' added to design 'peaceNTT' for component 'xt:rsc(1)(15)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(0).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(0)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(1).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(1)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(2).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(2)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(3).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(3)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(4).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(4)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(5).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(5)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(6).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(6)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(7).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(7)i' (LIB-3)
# Global signal 'vec:rsc(0)(8).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(8)i' (LIB-3)
# Global signal 'vec:rsc(0)(8).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(8)i' (LIB-3)
# Global signal 'vec:rsc(0)(9).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(9)i' (LIB-3)
# Global signal 'vec:rsc(0)(9).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(9)i' (LIB-3)
# Global signal 'vec:rsc(0)(10).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(10)i' (LIB-3)
# Global signal 'vec:rsc(0)(10).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(10)i' (LIB-3)
# Global signal 'vec:rsc(0)(11).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(11)i' (LIB-3)
# Global signal 'vec:rsc(0)(11).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(11)i' (LIB-3)
# Global signal 'vec:rsc(0)(12).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(12)i' (LIB-3)
# Global signal 'vec:rsc(0)(12).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(12)i' (LIB-3)
# Global signal 'vec:rsc(0)(13).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(13)i' (LIB-3)
# Global signal 'vec:rsc(0)(13).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(13)i' (LIB-3)
# Global signal 'vec:rsc(0)(14).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(14)i' (LIB-3)
# Global signal 'vec:rsc(0)(14).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(14)i' (LIB-3)
# Global signal 'vec:rsc(0)(15).qb' added to design 'peaceNTT' for component 'vec:rsc(0)(15)i' (LIB-3)
# Global signal 'vec:rsc(0)(15).adrb' added to design 'peaceNTT' for component 'vec:rsc(0)(15)i' (LIB-3)
# Global signal 'result:rsc(0)(0).qa' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).wea' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).da' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(0).adra' added to design 'peaceNTT' for component 'result:rsc(0)(0)i' (LIB-3)
# Global signal 'result:rsc(0)(1).qa' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).wea' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).da' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(1).adra' added to design 'peaceNTT' for component 'result:rsc(0)(1)i' (LIB-3)
# Global signal 'result:rsc(0)(2).qa' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).wea' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).da' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(2).adra' added to design 'peaceNTT' for component 'result:rsc(0)(2)i' (LIB-3)
# Global signal 'result:rsc(0)(3).qa' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).wea' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).da' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(3).adra' added to design 'peaceNTT' for component 'result:rsc(0)(3)i' (LIB-3)
# Global signal 'result:rsc(0)(4).qa' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).wea' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).da' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(4).adra' added to design 'peaceNTT' for component 'result:rsc(0)(4)i' (LIB-3)
# Global signal 'result:rsc(0)(5).qa' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(5).wea' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(5).da' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(5).adra' added to design 'peaceNTT' for component 'result:rsc(0)(5)i' (LIB-3)
# Global signal 'result:rsc(0)(6).qa' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).wea' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).da' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(6).adra' added to design 'peaceNTT' for component 'result:rsc(0)(6)i' (LIB-3)
# Global signal 'result:rsc(0)(7).qa' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(7).wea' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(7).da' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(7).adra' added to design 'peaceNTT' for component 'result:rsc(0)(7)i' (LIB-3)
# Global signal 'result:rsc(0)(8).qa' added to design 'peaceNTT' for component 'result:rsc(0)(8)i' (LIB-3)
# Global signal 'result:rsc(0)(8).wea' added to design 'peaceNTT' for component 'result:rsc(0)(8)i' (LIB-3)
# Global signal 'result:rsc(0)(8).da' added to design 'peaceNTT' for component 'result:rsc(0)(8)i' (LIB-3)
# Global signal 'result:rsc(0)(8).adra' added to design 'peaceNTT' for component 'result:rsc(0)(8)i' (LIB-3)
# Global signal 'result:rsc(0)(9).qa' added to design 'peaceNTT' for component 'result:rsc(0)(9)i' (LIB-3)
# Global signal 'result:rsc(0)(9).wea' added to design 'peaceNTT' for component 'result:rsc(0)(9)i' (LIB-3)
# Global signal 'result:rsc(0)(9).da' added to design 'peaceNTT' for component 'result:rsc(0)(9)i' (LIB-3)
# Global signal 'result:rsc(0)(9).adra' added to design 'peaceNTT' for component 'result:rsc(0)(9)i' (LIB-3)
# Global signal 'result:rsc(0)(10).qa' added to design 'peaceNTT' for component 'result:rsc(0)(10)i' (LIB-3)
# Global signal 'result:rsc(0)(10).wea' added to design 'peaceNTT' for component 'result:rsc(0)(10)i' (LIB-3)
# Global signal 'result:rsc(0)(10).da' added to design 'peaceNTT' for component 'result:rsc(0)(10)i' (LIB-3)
# Global signal 'result:rsc(0)(10).adra' added to design 'peaceNTT' for component 'result:rsc(0)(10)i' (LIB-3)
# Global signal 'result:rsc(0)(11).qa' added to design 'peaceNTT' for component 'result:rsc(0)(11)i' (LIB-3)
# Global signal 'result:rsc(0)(11).wea' added to design 'peaceNTT' for component 'result:rsc(0)(11)i' (LIB-3)
# Global signal 'result:rsc(0)(11).da' added to design 'peaceNTT' for component 'result:rsc(0)(11)i' (LIB-3)
# Global signal 'result:rsc(0)(11).adra' added to design 'peaceNTT' for component 'result:rsc(0)(11)i' (LIB-3)
# Global signal 'result:rsc(0)(12).qa' added to design 'peaceNTT' for component 'result:rsc(0)(12)i' (LIB-3)
# Global signal 'result:rsc(0)(12).wea' added to design 'peaceNTT' for component 'result:rsc(0)(12)i' (LIB-3)
# Global signal 'result:rsc(0)(12).da' added to design 'peaceNTT' for component 'result:rsc(0)(12)i' (LIB-3)
# Global signal 'result:rsc(0)(12).adra' added to design 'peaceNTT' for component 'result:rsc(0)(12)i' (LIB-3)
# Global signal 'result:rsc(0)(13).qa' added to design 'peaceNTT' for component 'result:rsc(0)(13)i' (LIB-3)
# Global signal 'result:rsc(0)(13).wea' added to design 'peaceNTT' for component 'result:rsc(0)(13)i' (LIB-3)
# Global signal 'result:rsc(0)(13).da' added to design 'peaceNTT' for component 'result:rsc(0)(13)i' (LIB-3)
# Global signal 'result:rsc(0)(13).adra' added to design 'peaceNTT' for component 'result:rsc(0)(13)i' (LIB-3)
# Global signal 'result:rsc(0)(14).qa' added to design 'peaceNTT' for component 'result:rsc(0)(14)i' (LIB-3)
# Global signal 'result:rsc(0)(14).wea' added to design 'peaceNTT' for component 'result:rsc(0)(14)i' (LIB-3)
# Global signal 'result:rsc(0)(14).da' added to design 'peaceNTT' for component 'result:rsc(0)(14)i' (LIB-3)
# Global signal 'result:rsc(0)(14).adra' added to design 'peaceNTT' for component 'result:rsc(0)(14)i' (LIB-3)
# Global signal 'result:rsc(0)(15).qa' added to design 'peaceNTT' for component 'result:rsc(0)(15)i' (LIB-3)
# Global signal 'result:rsc(0)(15).wea' added to design 'peaceNTT' for component 'result:rsc(0)(15)i' (LIB-3)
# Global signal 'result:rsc(0)(15).da' added to design 'peaceNTT' for component 'result:rsc(0)(15)i' (LIB-3)
# Global signal 'result:rsc(0)(15).adra' added to design 'peaceNTT' for component 'result:rsc(0)(15)i' (LIB-3)
# Global signal 'result:rsc(1)(0).qa' added to design 'peaceNTT' for component 'result:rsc(1)(0)i' (LIB-3)
# Global signal 'result:rsc(1)(0).wea' added to design 'peaceNTT' for component 'result:rsc(1)(0)i' (LIB-3)
# Global signal 'result:rsc(1)(0).da' added to design 'peaceNTT' for component 'result:rsc(1)(0)i' (LIB-3)
# Global signal 'result:rsc(1)(0).adra' added to design 'peaceNTT' for component 'result:rsc(1)(0)i' (LIB-3)
# Global signal 'result:rsc(1)(1).qa' added to design 'peaceNTT' for component 'result:rsc(1)(1)i' (LIB-3)
# Global signal 'result:rsc(1)(1).wea' added to design 'peaceNTT' for component 'result:rsc(1)(1)i' (LIB-3)
# Global signal 'result:rsc(1)(1).da' added to design 'peaceNTT' for component 'result:rsc(1)(1)i' (LIB-3)
# Global signal 'result:rsc(1)(1).adra' added to design 'peaceNTT' for component 'result:rsc(1)(1)i' (LIB-3)
# Global signal 'result:rsc(1)(2).qa' added to design 'peaceNTT' for component 'result:rsc(1)(2)i' (LIB-3)
# Global signal 'result:rsc(1)(2).wea' added to design 'peaceNTT' for component 'result:rsc(1)(2)i' (LIB-3)
# Global signal 'result:rsc(1)(2).da' added to design 'peaceNTT' for component 'result:rsc(1)(2)i' (LIB-3)
# Global signal 'result:rsc(1)(2).adra' added to design 'peaceNTT' for component 'result:rsc(1)(2)i' (LIB-3)
# Global signal 'result:rsc(1)(3).qa' added to design 'peaceNTT' for component 'result:rsc(1)(3)i' (LIB-3)
# Global signal 'result:rsc(1)(3).wea' added to design 'peaceNTT' for component 'result:rsc(1)(3)i' (LIB-3)
# Global signal 'result:rsc(1)(3).da' added to design 'peaceNTT' for component 'result:rsc(1)(3)i' (LIB-3)
# Global signal 'result:rsc(1)(3).adra' added to design 'peaceNTT' for component 'result:rsc(1)(3)i' (LIB-3)
# Global signal 'result:rsc(1)(4).qa' added to design 'peaceNTT' for component 'result:rsc(1)(4)i' (LIB-3)
# Global signal 'result:rsc(1)(4).wea' added to design 'peaceNTT' for component 'result:rsc(1)(4)i' (LIB-3)
# Global signal 'result:rsc(1)(4).da' added to design 'peaceNTT' for component 'result:rsc(1)(4)i' (LIB-3)
# Global signal 'result:rsc(1)(4).adra' added to design 'peaceNTT' for component 'result:rsc(1)(4)i' (LIB-3)
# Global signal 'result:rsc(1)(5).qa' added to design 'peaceNTT' for component 'result:rsc(1)(5)i' (LIB-3)
# Global signal 'result:rsc(1)(5).wea' added to design 'peaceNTT' for component 'result:rsc(1)(5)i' (LIB-3)
# Global signal 'result:rsc(1)(5).da' added to design 'peaceNTT' for component 'result:rsc(1)(5)i' (LIB-3)
# Global signal 'result:rsc(1)(5).adra' added to design 'peaceNTT' for component 'result:rsc(1)(5)i' (LIB-3)
# Global signal 'result:rsc(1)(6).qa' added to design 'peaceNTT' for component 'result:rsc(1)(6)i' (LIB-3)
# Global signal 'result:rsc(1)(6).wea' added to design 'peaceNTT' for component 'result:rsc(1)(6)i' (LIB-3)
# Global signal 'result:rsc(1)(6).da' added to design 'peaceNTT' for component 'result:rsc(1)(6)i' (LIB-3)
# Global signal 'result:rsc(1)(6).adra' added to design 'peaceNTT' for component 'result:rsc(1)(6)i' (LIB-3)
# Global signal 'result:rsc(1)(7).qa' added to design 'peaceNTT' for component 'result:rsc(1)(7)i' (LIB-3)
# Global signal 'result:rsc(1)(7).wea' added to design 'peaceNTT' for component 'result:rsc(1)(7)i' (LIB-3)
# Global signal 'result:rsc(1)(7).da' added to design 'peaceNTT' for component 'result:rsc(1)(7)i' (LIB-3)
# Global signal 'result:rsc(1)(7).adra' added to design 'peaceNTT' for component 'result:rsc(1)(7)i' (LIB-3)
# Global signal 'result:rsc(1)(8).qa' added to design 'peaceNTT' for component 'result:rsc(1)(8)i' (LIB-3)
# Global signal 'result:rsc(1)(8).wea' added to design 'peaceNTT' for component 'result:rsc(1)(8)i' (LIB-3)
# Global signal 'result:rsc(1)(8).da' added to design 'peaceNTT' for component 'result:rsc(1)(8)i' (LIB-3)
# Global signal 'result:rsc(1)(8).adra' added to design 'peaceNTT' for component 'result:rsc(1)(8)i' (LIB-3)
# Global signal 'result:rsc(1)(9).qa' added to design 'peaceNTT' for component 'result:rsc(1)(9)i' (LIB-3)
# Global signal 'result:rsc(1)(9).wea' added to design 'peaceNTT' for component 'result:rsc(1)(9)i' (LIB-3)
# Global signal 'result:rsc(1)(9).da' added to design 'peaceNTT' for component 'result:rsc(1)(9)i' (LIB-3)
# Global signal 'result:rsc(1)(9).adra' added to design 'peaceNTT' for component 'result:rsc(1)(9)i' (LIB-3)
# Global signal 'result:rsc(1)(10).qa' added to design 'peaceNTT' for component 'result:rsc(1)(10)i' (LIB-3)
# Global signal 'result:rsc(1)(10).wea' added to design 'peaceNTT' for component 'result:rsc(1)(10)i' (LIB-3)
# Global signal 'result:rsc(1)(10).da' added to design 'peaceNTT' for component 'result:rsc(1)(10)i' (LIB-3)
# Global signal 'result:rsc(1)(10).adra' added to design 'peaceNTT' for component 'result:rsc(1)(10)i' (LIB-3)
# Global signal 'result:rsc(1)(11).qa' added to design 'peaceNTT' for component 'result:rsc(1)(11)i' (LIB-3)
# Global signal 'result:rsc(1)(11).wea' added to design 'peaceNTT' for component 'result:rsc(1)(11)i' (LIB-3)
# Global signal 'result:rsc(1)(11).da' added to design 'peaceNTT' for component 'result:rsc(1)(11)i' (LIB-3)
# Global signal 'result:rsc(1)(11).adra' added to design 'peaceNTT' for component 'result:rsc(1)(11)i' (LIB-3)
# Global signal 'result:rsc(1)(12).qa' added to design 'peaceNTT' for component 'result:rsc(1)(12)i' (LIB-3)
# Global signal 'result:rsc(1)(12).wea' added to design 'peaceNTT' for component 'result:rsc(1)(12)i' (LIB-3)
# Global signal 'result:rsc(1)(12).da' added to design 'peaceNTT' for component 'result:rsc(1)(12)i' (LIB-3)
# Global signal 'result:rsc(1)(12).adra' added to design 'peaceNTT' for component 'result:rsc(1)(12)i' (LIB-3)
# Global signal 'result:rsc(1)(13).qa' added to design 'peaceNTT' for component 'result:rsc(1)(13)i' (LIB-3)
# Global signal 'result:rsc(1)(13).wea' added to design 'peaceNTT' for component 'result:rsc(1)(13)i' (LIB-3)
# Global signal 'result:rsc(1)(13).da' added to design 'peaceNTT' for component 'result:rsc(1)(13)i' (LIB-3)
# Global signal 'result:rsc(1)(13).adra' added to design 'peaceNTT' for component 'result:rsc(1)(13)i' (LIB-3)
# Global signal 'result:rsc(1)(14).qa' added to design 'peaceNTT' for component 'result:rsc(1)(14)i' (LIB-3)
# Global signal 'result:rsc(1)(14).wea' added to design 'peaceNTT' for component 'result:rsc(1)(14)i' (LIB-3)
# Global signal 'result:rsc(1)(14).da' added to design 'peaceNTT' for component 'result:rsc(1)(14)i' (LIB-3)
# Global signal 'result:rsc(1)(14).adra' added to design 'peaceNTT' for component 'result:rsc(1)(14)i' (LIB-3)
# Global signal 'result:rsc(1)(15).qa' added to design 'peaceNTT' for component 'result:rsc(1)(15)i' (LIB-3)
# Global signal 'result:rsc(1)(15).wea' added to design 'peaceNTT' for component 'result:rsc(1)(15)i' (LIB-3)
# Global signal 'result:rsc(1)(15).da' added to design 'peaceNTT' for component 'result:rsc(1)(15)i' (LIB-3)
# Global signal 'result:rsc(1)(15).adra' added to design 'peaceNTT' for component 'result:rsc(1)(15)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(0).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(0)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(1).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(1).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(1)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(2).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(2).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(2)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(3).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(3).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(3)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(4).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(4).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(4)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(5).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(5).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(5)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(6).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(6).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(6)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(7).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(7).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(7)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(8).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(8).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(8)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(9).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(9).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(9)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(10).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(10).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(10)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(11).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(11).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(11)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(12).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(12).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(12)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(13).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(13).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(13)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(14).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(14).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(14)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(15).qb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
# Global signal 'twiddle:rsc(0)(15).adrb' added to design 'peaceNTT' for component 'twiddle:rsc(0)(15)i' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(15).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(15):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(14).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(14):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(13).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(13):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(12).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(12):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(11).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(11):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(10).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(10):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(9).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(9):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(8).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(8):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(7).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(5).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'p:rsc.triosy.lz' added to design 'peaceNTT' for component 'p:rsc.triosy:obj' (LIB-3)
# Global signal 'g:rsc.triosy.lz' added to design 'peaceNTT' for component 'g:rsc.triosy:obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(15).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(15):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(14).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(14):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(13).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(13):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(12).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(12):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(11).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(11):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(10).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(10):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(9).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(9):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(8).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(8):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(7).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(7):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(6).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(6):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(5).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(5):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(4).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(4):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(3).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(3):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(2).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(2):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(1).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(1):obj' (LIB-3)
# Global signal 'result:rsc.triosy(1)(0).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(1)(0):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(15).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(15):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(14).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(14):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(13).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(13):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(12).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(12):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(11).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(11):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(10).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(10):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(9).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(9):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(8).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(8):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(7).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(5).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'result:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'result:rsc.triosy(0)(0):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(15).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(15):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(14).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(14):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(13).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(13):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(12).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(12):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(11).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(11):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(10).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(10):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(9).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(9):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(8).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(8):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(7).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(7):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(6).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(6):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(5).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(5):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(4).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(4):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(3).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(3):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(2).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(2):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(1).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(1):obj' (LIB-3)
# Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'peaceNTT' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
# Info: $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $PROJECT_HOME/src/ntt.cpp(79): Loop '/peaceNTT/core/COMP_LOOP' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/core/COPY_LOOP#1' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 30.34 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 54.66 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 79.31 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 103.68 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 128.00 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 154.38 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 184.39 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 208.83 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 233.12 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 257.21 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 281.36 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 309.23 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 339.25 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 363.45 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 387.68 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 411.98 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 436.34 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 463.78 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 493.96 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 518.39 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/peaceNTT:core/core/COPY_LOOP' iterated at most 66 times. (LOOP-2)
# $PROJECT_HOME/src/ntt.cpp(58): Loop '/peaceNTT/peaceNTT:core/core/COPY_LOOP#1' iterated at most 66 times. (LOOP-2)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 542.93 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 567.53 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 591.89 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 618.72 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 648.74 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 672.94 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 697.34 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 721.73 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 746.14 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 773.24 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 803.25 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 827.60 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 851.87 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 876.34 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 900.75 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 927.78 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 957.79 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 982.10 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1006.56 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1031.17 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1055.55 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1082.66 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1112.67 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1137.11 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1161.46 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1185.90 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1210.35 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1237.42 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1267.44 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1292.08 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1316.43 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1340.70 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1365.07 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1392.44 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1423.29 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1447.98 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1472.47 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1496.89 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1521.27 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1548.11 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1578.12 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1602.60 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1627.01 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1651.39 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1675.70 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1702.66 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1732.68 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1756.86 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1780.97 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1805.12 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1829.29 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1857.20 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1887.21 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1911.21 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1935.45 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1959.59 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 1983.78 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2011.82 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2041.83 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2065.89 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2090.18 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2114.26 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2138.46 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2166.38 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2196.39 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2220.59 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2244.70 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2268.91 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2293.40 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2320.98 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2351.00 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2375.39 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2399.72 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Warning: $PROJECT_HOME/src/ntt.cpp(65): Input port 'g:rsc.dat' is never used. (OPT-4)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2424.24 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2448.74 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2475.57 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2505.58 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2530.00 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2554.43 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2578.85 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2603.18 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2630.12 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2660.14 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2684.26 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2708.71 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2733.20 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2757.64 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2784.73 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2814.74 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2839.23 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2863.67 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2887.98 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2912.34 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2939.24 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2969.25 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 2993.69 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 3018.10 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 3042.60 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 3066.96 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 3093.79 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 3123.80 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 3148.15 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 3172.65 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 3197.06 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 3221.46 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 3248.35 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 3278.37 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 3302.82 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 3327.30 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Running transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 3351.11 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Completed transformation 'schedule' on solution 'peaceNTT.v66': elapsed time 3356.33 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 59302, Real ops = 533, Vars = 26097 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'peaceNTT.v66' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 24.43 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 48.86 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 76.00 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 106.01 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 130.69 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 155.16 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 179.80 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 204.37 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 230.57 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 260.63 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 285.11 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 309.82 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 334.37 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 358.85 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 385.11 seconds, memory usage 5279164kB, peak memory usage 5279164kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 415.12 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 439.56 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 464.17 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 488.81 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 513.44 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 539.67 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 569.68 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 594.33 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 618.97 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 643.43 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 668.00 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 694.23 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 724.24 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 748.84 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 773.48 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 798.07 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 822.70 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 848.77 seconds, memory usage 5344700kB, peak memory usage 5344700kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 878.78 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 903.32 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 927.94 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 952.65 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 977.30 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1003.29 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1033.30 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1057.97 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1082.55 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1107.17 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1131.80 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1157.81 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1187.82 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1212.40 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1237.00 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1261.58 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1286.21 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1312.32 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1342.34 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1366.93 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1391.58 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1416.17 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1440.77 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1466.85 seconds, memory usage 5410236kB, peak memory usage 5410236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1497.16 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1521.67 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1546.07 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1570.66 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1595.28 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1621.68 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1651.70 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1676.28 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1700.78 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1725.27 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1749.79 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1776.21 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1806.23 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1830.72 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1855.28 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1879.88 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1904.40 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1930.76 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1960.77 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 1985.37 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2009.99 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2034.53 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2059.10 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2085.30 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2115.31 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2139.92 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2164.58 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2189.25 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2213.87 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2239.86 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2269.88 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2294.41 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2319.04 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2343.62 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2368.19 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2394.41 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2424.43 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2449.03 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2473.66 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2498.23 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2522.87 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2548.99 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2579.03 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2603.66 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2628.22 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2652.76 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2677.38 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2703.53 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2733.55 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2758.05 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2782.63 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2807.22 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2831.81 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2858.04 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2888.05 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2912.71 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2937.38 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2961.94 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 2986.45 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3012.57 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3042.58 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3067.22 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3091.92 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3116.46 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3141.06 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3167.10 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3197.12 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3221.74 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3246.28 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3270.85 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3295.47 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3321.65 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3351.66 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3376.27 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3400.86 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3425.39 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3449.89 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3476.15 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3506.16 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3530.81 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3555.21 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3579.81 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3604.42 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3630.68 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3660.70 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3685.33 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3709.98 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3734.53 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3758.99 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3785.19 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3815.19 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3839.86 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3864.48 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3889.05 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3913.63 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3939.72 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3969.73 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 3994.41 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4019.11 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.10' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.10, COMP_LOOP-1:f2:mul.tmp.mut#10.10, COMP_LOOP-1:f2:mul.tmp.mut#11.10, COMP_LOOP-1:f2:mul.tmp.mut#12.10, COMP_LOOP-1:f2:mul.tmp.mut#13.10, COMP_LOOP-1:f2:mul.tmp.mut#14.10, COMP_LOOP-1:f2:mul.tmp.mut#15.10, COMP_LOOP-1:f2:mul.tmp.mut#16.10, COMP_LOOP-1:f2:mul.tmp.mut#17.10, COMP_LOOP-1:f2:mul.tmp.mut#18.10, COMP_LOOP-1:f2:mul.tmp.mut#19.10, COMP_LOOP-1:f2:mul.tmp.mut#2.10, COMP_LOOP-1:f2:mul.tmp.mut#20.10, COMP_LOOP-1:f2:mul.tmp.mut#21.10, COMP_LOOP-1:f2:mul.tmp.mut#22.10, COMP_LOOP-1:f2:mul.tmp.mut#23.10, COMP_LOOP-1:f2:mul.tmp.mut#24.10, COMP_LOOP-1:f2:mul.tmp.mut#3.10, COMP_LOOP-1:f2:mul.tmp.mut#4.10, COMP_LOOP-1:f2:mul.tmp.mut#5.10, COMP_LOOP-1:f2:mul.tmp.mut#6.10, COMP_LOOP-1:f2:mul.tmp.mut#7.10, COMP_LOOP-1:f2:mul.tmp.mut#8.10, COMP_LOOP-1:f2:mul.tmp.mut#9.10, COMP_LOOP-1:f2:mul.tmp.mut.10' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.11' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.11, COMP_LOOP-1:f2:mul.tmp.mut#10.11, COMP_LOOP-1:f2:mul.tmp.mut#11.11, COMP_LOOP-1:f2:mul.tmp.mut#12.11, COMP_LOOP-1:f2:mul.tmp.mut#13.11, COMP_LOOP-1:f2:mul.tmp.mut#14.11, COMP_LOOP-1:f2:mul.tmp.mut#15.11, COMP_LOOP-1:f2:mul.tmp.mut#16.11, COMP_LOOP-1:f2:mul.tmp.mut#17.11, COMP_LOOP-1:f2:mul.tmp.mut#18.11, COMP_LOOP-1:f2:mul.tmp.mut#19.11, COMP_LOOP-1:f2:mul.tmp.mut#2.11, COMP_LOOP-1:f2:mul.tmp.mut#20.11, COMP_LOOP-1:f2:mul.tmp.mut#21.11, COMP_LOOP-1:f2:mul.tmp.mut#22.11, COMP_LOOP-1:f2:mul.tmp.mut#23.11, COMP_LOOP-1:f2:mul.tmp.mut#24.11, COMP_LOOP-1:f2:mul.tmp.mut#3.11, COMP_LOOP-1:f2:mul.tmp.mut#4.11, COMP_LOOP-1:f2:mul.tmp.mut#5.11, COMP_LOOP-1:f2:mul.tmp.mut#6.11, COMP_LOOP-1:f2:mul.tmp.mut#7.11, COMP_LOOP-1:f2:mul.tmp.mut#8.11, COMP_LOOP-1:f2:mul.tmp.mut#9.11, COMP_LOOP-1:f2:mul.tmp.mut.11' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.12' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.12, COMP_LOOP-1:f2:mul.tmp.mut#10.12, COMP_LOOP-1:f2:mul.tmp.mut#11.12, COMP_LOOP-1:f2:mul.tmp.mut#12.12, COMP_LOOP-1:f2:mul.tmp.mut#13.12, COMP_LOOP-1:f2:mul.tmp.mut#14.12, COMP_LOOP-1:f2:mul.tmp.mut#15.12, COMP_LOOP-1:f2:mul.tmp.mut#16.12, COMP_LOOP-1:f2:mul.tmp.mut#17.12, COMP_LOOP-1:f2:mul.tmp.mut#18.12, COMP_LOOP-1:f2:mul.tmp.mut#19.12, COMP_LOOP-1:f2:mul.tmp.mut#2.12, COMP_LOOP-1:f2:mul.tmp.mut#20.12, COMP_LOOP-1:f2:mul.tmp.mut#21.12, COMP_LOOP-1:f2:mul.tmp.mut#22.12, COMP_LOOP-1:f2:mul.tmp.mut#23.12, COMP_LOOP-1:f2:mul.tmp.mut#24.12, COMP_LOOP-1:f2:mul.tmp.mut#3.12, COMP_LOOP-1:f2:mul.tmp.mut#4.12, COMP_LOOP-1:f2:mul.tmp.mut#5.12, COMP_LOOP-1:f2:mul.tmp.mut#6.12, COMP_LOOP-1:f2:mul.tmp.mut#7.12, COMP_LOOP-1:f2:mul.tmp.mut#8.12, COMP_LOOP-1:f2:mul.tmp.mut#9.12, COMP_LOOP-1:f2:mul.tmp.mut.12' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.13' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.13, COMP_LOOP-1:f2:mul.tmp.mut#10.13, COMP_LOOP-1:f2:mul.tmp.mut#11.13, COMP_LOOP-1:f2:mul.tmp.mut#12.13, COMP_LOOP-1:f2:mul.tmp.mut#13.13, COMP_LOOP-1:f2:mul.tmp.mut#14.13, COMP_LOOP-1:f2:mul.tmp.mut#15.13, COMP_LOOP-1:f2:mul.tmp.mut#16.13, COMP_LOOP-1:f2:mul.tmp.mut#17.13, COMP_LOOP-1:f2:mul.tmp.mut#18.13, COMP_LOOP-1:f2:mul.tmp.mut#19.13, COMP_LOOP-1:f2:mul.tmp.mut#2.13, COMP_LOOP-1:f2:mul.tmp.mut#20.13, COMP_LOOP-1:f2:mul.tmp.mut#21.13, COMP_LOOP-1:f2:mul.tmp.mut#22.13, COMP_LOOP-1:f2:mul.tmp.mut#23.13, COMP_LOOP-1:f2:mul.tmp.mut#24.13, COMP_LOOP-1:f2:mul.tmp.mut#3.13, COMP_LOOP-1:f2:mul.tmp.mut#4.13, COMP_LOOP-1:f2:mul.tmp.mut#5.13, COMP_LOOP-1:f2:mul.tmp.mut#6.13, COMP_LOOP-1:f2:mul.tmp.mut#7.13, COMP_LOOP-1:f2:mul.tmp.mut#8.13, COMP_LOOP-1:f2:mul.tmp.mut#9.13, COMP_LOOP-1:f2:mul.tmp.mut.13' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.14' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.14, COMP_LOOP-1:f2:mul.tmp.mut#10.14, COMP_LOOP-1:f2:mul.tmp.mut#11.14, COMP_LOOP-1:f2:mul.tmp.mut#12.14, COMP_LOOP-1:f2:mul.tmp.mut#13.14, COMP_LOOP-1:f2:mul.tmp.mut#14.14, COMP_LOOP-1:f2:mul.tmp.mut#15.14, COMP_LOOP-1:f2:mul.tmp.mut#16.14, COMP_LOOP-1:f2:mul.tmp.mut#17.14, COMP_LOOP-1:f2:mul.tmp.mut#18.14, COMP_LOOP-1:f2:mul.tmp.mut#19.14, COMP_LOOP-1:f2:mul.tmp.mut#2.14, COMP_LOOP-1:f2:mul.tmp.mut#20.14, COMP_LOOP-1:f2:mul.tmp.mut#21.14, COMP_LOOP-1:f2:mul.tmp.mut#22.14, COMP_LOOP-1:f2:mul.tmp.mut#23.14, COMP_LOOP-1:f2:mul.tmp.mut#24.14, COMP_LOOP-1:f2:mul.tmp.mut#3.14, COMP_LOOP-1:f2:mul.tmp.mut#4.14, COMP_LOOP-1:f2:mul.tmp.mut#5.14, COMP_LOOP-1:f2:mul.tmp.mut#6.14, COMP_LOOP-1:f2:mul.tmp.mut#7.14, COMP_LOOP-1:f2:mul.tmp.mut#8.14, COMP_LOOP-1:f2:mul.tmp.mut#9.14, COMP_LOOP-1:f2:mul.tmp.mut.14' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.15' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.15, COMP_LOOP-1:f2:mul.tmp.mut#10.15, COMP_LOOP-1:f2:mul.tmp.mut#11.15, COMP_LOOP-1:f2:mul.tmp.mut#12.15, COMP_LOOP-1:f2:mul.tmp.mut#13.15, COMP_LOOP-1:f2:mul.tmp.mut#14.15, COMP_LOOP-1:f2:mul.tmp.mut#15.15, COMP_LOOP-1:f2:mul.tmp.mut#16.15, COMP_LOOP-1:f2:mul.tmp.mut#17.15, COMP_LOOP-1:f2:mul.tmp.mut#18.15, COMP_LOOP-1:f2:mul.tmp.mut#19.15, COMP_LOOP-1:f2:mul.tmp.mut#2.15, COMP_LOOP-1:f2:mul.tmp.mut#20.15, COMP_LOOP-1:f2:mul.tmp.mut#21.15, COMP_LOOP-1:f2:mul.tmp.mut#22.15, COMP_LOOP-1:f2:mul.tmp.mut#23.15, COMP_LOOP-1:f2:mul.tmp.mut#24.15, COMP_LOOP-1:f2:mul.tmp.mut#3.15, COMP_LOOP-1:f2:mul.tmp.mut#4.15, COMP_LOOP-1:f2:mul.tmp.mut#5.15, COMP_LOOP-1:f2:mul.tmp.mut#6.15, COMP_LOOP-1:f2:mul.tmp.mut#7.15, COMP_LOOP-1:f2:mul.tmp.mut#8.15, COMP_LOOP-1:f2:mul.tmp.mut#9.15, COMP_LOOP-1:f2:mul.tmp.mut.15' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.16' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.16, COMP_LOOP-1:f2:mul.tmp.mut#10.16, COMP_LOOP-1:f2:mul.tmp.mut#11.16, COMP_LOOP-1:f2:mul.tmp.mut#12.16, COMP_LOOP-1:f2:mul.tmp.mut#13.16, COMP_LOOP-1:f2:mul.tmp.mut#14.16, COMP_LOOP-1:f2:mul.tmp.mut#15.16, COMP_LOOP-1:f2:mul.tmp.mut#16.16, COMP_LOOP-1:f2:mul.tmp.mut#17.16, COMP_LOOP-1:f2:mul.tmp.mut#18.16, COMP_LOOP-1:f2:mul.tmp.mut#19.16, COMP_LOOP-1:f2:mul.tmp.mut#2.16, COMP_LOOP-1:f2:mul.tmp.mut#20.16, COMP_LOOP-1:f2:mul.tmp.mut#21.16, COMP_LOOP-1:f2:mul.tmp.mut#22.16, COMP_LOOP-1:f2:mul.tmp.mut#23.16, COMP_LOOP-1:f2:mul.tmp.mut#24.16, COMP_LOOP-1:f2:mul.tmp.mut#3.16, COMP_LOOP-1:f2:mul.tmp.mut#4.16, COMP_LOOP-1:f2:mul.tmp.mut#5.16, COMP_LOOP-1:f2:mul.tmp.mut#6.16, COMP_LOOP-1:f2:mul.tmp.mut#7.16, COMP_LOOP-1:f2:mul.tmp.mut#8.16, COMP_LOOP-1:f2:mul.tmp.mut#9.16, COMP_LOOP-1:f2:mul.tmp.mut.16' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.17' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.17, COMP_LOOP-1:f2:mul.tmp.mut#10.17, COMP_LOOP-1:f2:mul.tmp.mut#11.17, COMP_LOOP-1:f2:mul.tmp.mut#12.17, COMP_LOOP-1:f2:mul.tmp.mut#13.17, COMP_LOOP-1:f2:mul.tmp.mut#14.17, COMP_LOOP-1:f2:mul.tmp.mut#15.17, COMP_LOOP-1:f2:mul.tmp.mut#16.17, COMP_LOOP-1:f2:mul.tmp.mut#17.17, COMP_LOOP-1:f2:mul.tmp.mut#18.17, COMP_LOOP-1:f2:mul.tmp.mut#19.17, COMP_LOOP-1:f2:mul.tmp.mut#2.17, COMP_LOOP-1:f2:mul.tmp.mut#20.17, COMP_LOOP-1:f2:mul.tmp.mut#21.17, COMP_LOOP-1:f2:mul.tmp.mut#22.17, COMP_LOOP-1:f2:mul.tmp.mut#23.17, COMP_LOOP-1:f2:mul.tmp.mut#24.17, COMP_LOOP-1:f2:mul.tmp.mut#3.17, COMP_LOOP-1:f2:mul.tmp.mut#4.17, COMP_LOOP-1:f2:mul.tmp.mut#5.17, COMP_LOOP-1:f2:mul.tmp.mut#6.17, COMP_LOOP-1:f2:mul.tmp.mut#7.17, COMP_LOOP-1:f2:mul.tmp.mut#8.17, COMP_LOOP-1:f2:mul.tmp.mut#9.17, COMP_LOOP-1:f2:mul.tmp.mut.17' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.18' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.18, COMP_LOOP-1:f2:mul.tmp.mut#10.18, COMP_LOOP-1:f2:mul.tmp.mut#11.18, COMP_LOOP-1:f2:mul.tmp.mut#12.18, COMP_LOOP-1:f2:mul.tmp.mut#13.18, COMP_LOOP-1:f2:mul.tmp.mut#14.18, COMP_LOOP-1:f2:mul.tmp.mut#15.18, COMP_LOOP-1:f2:mul.tmp.mut#16.18, COMP_LOOP-1:f2:mul.tmp.mut#17.18, COMP_LOOP-1:f2:mul.tmp.mut#18.18, COMP_LOOP-1:f2:mul.tmp.mut#19.18, COMP_LOOP-1:f2:mul.tmp.mut#2.18, COMP_LOOP-1:f2:mul.tmp.mut#20.18, COMP_LOOP-1:f2:mul.tmp.mut#21.18, COMP_LOOP-1:f2:mul.tmp.mut#22.18, COMP_LOOP-1:f2:mul.tmp.mut#23.18, COMP_LOOP-1:f2:mul.tmp.mut#24.18, COMP_LOOP-1:f2:mul.tmp.mut#3.18, COMP_LOOP-1:f2:mul.tmp.mut#4.18, COMP_LOOP-1:f2:mul.tmp.mut#5.18, COMP_LOOP-1:f2:mul.tmp.mut#6.18, COMP_LOOP-1:f2:mul.tmp.mut#7.18, COMP_LOOP-1:f2:mul.tmp.mut#8.18, COMP_LOOP-1:f2:mul.tmp.mut#9.18, COMP_LOOP-1:f2:mul.tmp.mut.18' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.19' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.19, COMP_LOOP-1:f2:mul.tmp.mut#10.19, COMP_LOOP-1:f2:mul.tmp.mut#11.19, COMP_LOOP-1:f2:mul.tmp.mut#12.19, COMP_LOOP-1:f2:mul.tmp.mut#13.19, COMP_LOOP-1:f2:mul.tmp.mut#14.19, COMP_LOOP-1:f2:mul.tmp.mut#15.19, COMP_LOOP-1:f2:mul.tmp.mut#16.19, COMP_LOOP-1:f2:mul.tmp.mut#17.19, COMP_LOOP-1:f2:mul.tmp.mut#18.19, COMP_LOOP-1:f2:mul.tmp.mut#19.19, COMP_LOOP-1:f2:mul.tmp.mut#2.19, COMP_LOOP-1:f2:mul.tmp.mut#20.19, COMP_LOOP-1:f2:mul.tmp.mut#21.19, COMP_LOOP-1:f2:mul.tmp.mut#22.19, COMP_LOOP-1:f2:mul.tmp.mut#23.19, COMP_LOOP-1:f2:mul.tmp.mut#24.19, COMP_LOOP-1:f2:mul.tmp.mut#3.19, COMP_LOOP-1:f2:mul.tmp.mut#4.19, COMP_LOOP-1:f2:mul.tmp.mut#5.19, COMP_LOOP-1:f2:mul.tmp.mut#6.19, COMP_LOOP-1:f2:mul.tmp.mut#7.19, COMP_LOOP-1:f2:mul.tmp.mut#8.19, COMP_LOOP-1:f2:mul.tmp.mut#9.19, COMP_LOOP-1:f2:mul.tmp.mut.19' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.2' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.2, COMP_LOOP-1:f2:mul.tmp.mut#10.2, COMP_LOOP-1:f2:mul.tmp.mut#11.2, COMP_LOOP-1:f2:mul.tmp.mut#12.2, COMP_LOOP-1:f2:mul.tmp.mut#13.2, COMP_LOOP-1:f2:mul.tmp.mut#14.2, COMP_LOOP-1:f2:mul.tmp.mut#15.2, COMP_LOOP-1:f2:mul.tmp.mut#16.2, COMP_LOOP-1:f2:mul.tmp.mut#17.2, COMP_LOOP-1:f2:mul.tmp.mut#18.2, COMP_LOOP-1:f2:mul.tmp.mut#19.2, COMP_LOOP-1:f2:mul.tmp.mut#2.2, COMP_LOOP-1:f2:mul.tmp.mut#20.2, COMP_LOOP-1:f2:mul.tmp.mut#21.2, COMP_LOOP-1:f2:mul.tmp.mut#22.2, COMP_LOOP-1:f2:mul.tmp.mut#23.2, COMP_LOOP-1:f2:mul.tmp.mut#24.2, COMP_LOOP-1:f2:mul.tmp.mut#3.2, COMP_LOOP-1:f2:mul.tmp.mut#4.2, COMP_LOOP-1:f2:mul.tmp.mut#5.2, COMP_LOOP-1:f2:mul.tmp.mut#6.2, COMP_LOOP-1:f2:mul.tmp.mut#7.2, COMP_LOOP-1:f2:mul.tmp.mut#8.2, COMP_LOOP-1:f2:mul.tmp.mut#9.2, COMP_LOOP-1:f2:mul.tmp.mut.2' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.20' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.20, COMP_LOOP-1:f2:mul.tmp.mut#10.20, COMP_LOOP-1:f2:mul.tmp.mut#11.20, COMP_LOOP-1:f2:mul.tmp.mut#12.20, COMP_LOOP-1:f2:mul.tmp.mut#13.20, COMP_LOOP-1:f2:mul.tmp.mut#14.20, COMP_LOOP-1:f2:mul.tmp.mut#15.20, COMP_LOOP-1:f2:mul.tmp.mut#16.20, COMP_LOOP-1:f2:mul.tmp.mut#17.20, COMP_LOOP-1:f2:mul.tmp.mut#18.20, COMP_LOOP-1:f2:mul.tmp.mut#19.20, COMP_LOOP-1:f2:mul.tmp.mut#2.20, COMP_LOOP-1:f2:mul.tmp.mut#20.20, COMP_LOOP-1:f2:mul.tmp.mut#21.20, COMP_LOOP-1:f2:mul.tmp.mut#22.20, COMP_LOOP-1:f2:mul.tmp.mut#23.20, COMP_LOOP-1:f2:mul.tmp.mut#24.20, COMP_LOOP-1:f2:mul.tmp.mut#3.20, COMP_LOOP-1:f2:mul.tmp.mut#4.20, COMP_LOOP-1:f2:mul.tmp.mut#5.20, COMP_LOOP-1:f2:mul.tmp.mut#6.20, COMP_LOOP-1:f2:mul.tmp.mut#7.20, COMP_LOOP-1:f2:mul.tmp.mut#8.20, COMP_LOOP-1:f2:mul.tmp.mut#9.20, COMP_LOOP-1:f2:mul.tmp.mut.20' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.21' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.21, COMP_LOOP-1:f2:mul.tmp.mut#10.21, COMP_LOOP-1:f2:mul.tmp.mut#11.21, COMP_LOOP-1:f2:mul.tmp.mut#12.21, COMP_LOOP-1:f2:mul.tmp.mut#13.21, COMP_LOOP-1:f2:mul.tmp.mut#14.21, COMP_LOOP-1:f2:mul.tmp.mut#15.21, COMP_LOOP-1:f2:mul.tmp.mut#16.21, COMP_LOOP-1:f2:mul.tmp.mut#17.21, COMP_LOOP-1:f2:mul.tmp.mut#18.21, COMP_LOOP-1:f2:mul.tmp.mut#19.21, COMP_LOOP-1:f2:mul.tmp.mut#2.21, COMP_LOOP-1:f2:mul.tmp.mut#20.21, COMP_LOOP-1:f2:mul.tmp.mut#21.21, COMP_LOOP-1:f2:mul.tmp.mut#22.21, COMP_LOOP-1:f2:mul.tmp.mut#23.21, COMP_LOOP-1:f2:mul.tmp.mut#24.21, COMP_LOOP-1:f2:mul.tmp.mut#3.21, COMP_LOOP-1:f2:mul.tmp.mut#4.21, COMP_LOOP-1:f2:mul.tmp.mut#5.21, COMP_LOOP-1:f2:mul.tmp.mut#6.21, COMP_LOOP-1:f2:mul.tmp.mut#7.21, COMP_LOOP-1:f2:mul.tmp.mut#8.21, COMP_LOOP-1:f2:mul.tmp.mut#9.21, COMP_LOOP-1:f2:mul.tmp.mut.21' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.22' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.22, COMP_LOOP-1:f2:mul.tmp.mut#10.22, COMP_LOOP-1:f2:mul.tmp.mut#11.22, COMP_LOOP-1:f2:mul.tmp.mut#12.22, COMP_LOOP-1:f2:mul.tmp.mut#13.22, COMP_LOOP-1:f2:mul.tmp.mut#14.22, COMP_LOOP-1:f2:mul.tmp.mut#15.22, COMP_LOOP-1:f2:mul.tmp.mut#16.22, COMP_LOOP-1:f2:mul.tmp.mut#17.22, COMP_LOOP-1:f2:mul.tmp.mut#18.22, COMP_LOOP-1:f2:mul.tmp.mut#19.22, COMP_LOOP-1:f2:mul.tmp.mut#2.22, COMP_LOOP-1:f2:mul.tmp.mut#20.22, COMP_LOOP-1:f2:mul.tmp.mut#21.22, COMP_LOOP-1:f2:mul.tmp.mut#22.22, COMP_LOOP-1:f2:mul.tmp.mut#23.22, COMP_LOOP-1:f2:mul.tmp.mut#24.22, COMP_LOOP-1:f2:mul.tmp.mut#3.22, COMP_LOOP-1:f2:mul.tmp.mut#4.22, COMP_LOOP-1:f2:mul.tmp.mut#5.22, COMP_LOOP-1:f2:mul.tmp.mut#6.22, COMP_LOOP-1:f2:mul.tmp.mut#7.22, COMP_LOOP-1:f2:mul.tmp.mut#8.22, COMP_LOOP-1:f2:mul.tmp.mut#9.22, COMP_LOOP-1:f2:mul.tmp.mut.22' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.23' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.23, COMP_LOOP-1:f2:mul.tmp.mut#10.23, COMP_LOOP-1:f2:mul.tmp.mut#11.23, COMP_LOOP-1:f2:mul.tmp.mut#12.23, COMP_LOOP-1:f2:mul.tmp.mut#13.23, COMP_LOOP-1:f2:mul.tmp.mut#14.23, COMP_LOOP-1:f2:mul.tmp.mut#15.23, COMP_LOOP-1:f2:mul.tmp.mut#16.23, COMP_LOOP-1:f2:mul.tmp.mut#17.23, COMP_LOOP-1:f2:mul.tmp.mut#18.23, COMP_LOOP-1:f2:mul.tmp.mut#19.23, COMP_LOOP-1:f2:mul.tmp.mut#2.23, COMP_LOOP-1:f2:mul.tmp.mut#20.23, COMP_LOOP-1:f2:mul.tmp.mut#21.23, COMP_LOOP-1:f2:mul.tmp.mut#22.23, COMP_LOOP-1:f2:mul.tmp.mut#23.23, COMP_LOOP-1:f2:mul.tmp.mut#24.23, COMP_LOOP-1:f2:mul.tmp.mut#3.23, COMP_LOOP-1:f2:mul.tmp.mut#4.23, COMP_LOOP-1:f2:mul.tmp.mut#5.23, COMP_LOOP-1:f2:mul.tmp.mut#6.23, COMP_LOOP-1:f2:mul.tmp.mut#7.23, COMP_LOOP-1:f2:mul.tmp.mut#8.23, COMP_LOOP-1:f2:mul.tmp.mut#9.23, COMP_LOOP-1:f2:mul.tmp.mut.23' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.24' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.24, COMP_LOOP-1:f2:mul.tmp.mut#10.24, COMP_LOOP-1:f2:mul.tmp.mut#11.24, COMP_LOOP-1:f2:mul.tmp.mut#12.24, COMP_LOOP-1:f2:mul.tmp.mut#13.24, COMP_LOOP-1:f2:mul.tmp.mut#14.24, COMP_LOOP-1:f2:mul.tmp.mut#15.24, COMP_LOOP-1:f2:mul.tmp.mut#16.24, COMP_LOOP-1:f2:mul.tmp.mut#17.24, COMP_LOOP-1:f2:mul.tmp.mut#18.24, COMP_LOOP-1:f2:mul.tmp.mut#19.24, COMP_LOOP-1:f2:mul.tmp.mut#2.24, COMP_LOOP-1:f2:mul.tmp.mut#20.24, COMP_LOOP-1:f2:mul.tmp.mut#21.24, COMP_LOOP-1:f2:mul.tmp.mut#22.24, COMP_LOOP-1:f2:mul.tmp.mut#23.24, COMP_LOOP-1:f2:mul.tmp.mut#24.24, COMP_LOOP-1:f2:mul.tmp.mut#3.24, COMP_LOOP-1:f2:mul.tmp.mut#4.24, COMP_LOOP-1:f2:mul.tmp.mut#5.24, COMP_LOOP-1:f2:mul.tmp.mut#6.24, COMP_LOOP-1:f2:mul.tmp.mut#7.24, COMP_LOOP-1:f2:mul.tmp.mut#8.24, COMP_LOOP-1:f2:mul.tmp.mut#9.24, COMP_LOOP-1:f2:mul.tmp.mut.24' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.3' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.3, COMP_LOOP-1:f2:mul.tmp.mut#10.3, COMP_LOOP-1:f2:mul.tmp.mut#11.3, COMP_LOOP-1:f2:mul.tmp.mut#12.3, COMP_LOOP-1:f2:mul.tmp.mut#13.3, COMP_LOOP-1:f2:mul.tmp.mut#14.3, COMP_LOOP-1:f2:mul.tmp.mut#15.3, COMP_LOOP-1:f2:mul.tmp.mut#16.3, COMP_LOOP-1:f2:mul.tmp.mut#17.3, COMP_LOOP-1:f2:mul.tmp.mut#18.3, COMP_LOOP-1:f2:mul.tmp.mut#19.3, COMP_LOOP-1:f2:mul.tmp.mut#2.3, COMP_LOOP-1:f2:mul.tmp.mut#20.3, COMP_LOOP-1:f2:mul.tmp.mut#21.3, COMP_LOOP-1:f2:mul.tmp.mut#22.3, COMP_LOOP-1:f2:mul.tmp.mut#23.3, COMP_LOOP-1:f2:mul.tmp.mut#24.3, COMP_LOOP-1:f2:mul.tmp.mut#3.3, COMP_LOOP-1:f2:mul.tmp.mut#4.3, COMP_LOOP-1:f2:mul.tmp.mut#5.3, COMP_LOOP-1:f2:mul.tmp.mut#6.3, COMP_LOOP-1:f2:mul.tmp.mut#7.3, COMP_LOOP-1:f2:mul.tmp.mut#8.3, COMP_LOOP-1:f2:mul.tmp.mut#9.3, COMP_LOOP-1:f2:mul.tmp.mut.3' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.4' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.4, COMP_LOOP-1:f2:mul.tmp.mut#10.4, COMP_LOOP-1:f2:mul.tmp.mut#11.4, COMP_LOOP-1:f2:mul.tmp.mut#12.4, COMP_LOOP-1:f2:mul.tmp.mut#13.4, COMP_LOOP-1:f2:mul.tmp.mut#14.4, COMP_LOOP-1:f2:mul.tmp.mut#15.4, COMP_LOOP-1:f2:mul.tmp.mut#16.4, COMP_LOOP-1:f2:mul.tmp.mut#17.4, COMP_LOOP-1:f2:mul.tmp.mut#18.4, COMP_LOOP-1:f2:mul.tmp.mut#19.4, COMP_LOOP-1:f2:mul.tmp.mut#2.4, COMP_LOOP-1:f2:mul.tmp.mut#20.4, COMP_LOOP-1:f2:mul.tmp.mut#21.4, COMP_LOOP-1:f2:mul.tmp.mut#22.4, COMP_LOOP-1:f2:mul.tmp.mut#23.4, COMP_LOOP-1:f2:mul.tmp.mut#24.4, COMP_LOOP-1:f2:mul.tmp.mut#3.4, COMP_LOOP-1:f2:mul.tmp.mut#4.4, COMP_LOOP-1:f2:mul.tmp.mut#5.4, COMP_LOOP-1:f2:mul.tmp.mut#6.4, COMP_LOOP-1:f2:mul.tmp.mut#7.4, COMP_LOOP-1:f2:mul.tmp.mut#8.4, COMP_LOOP-1:f2:mul.tmp.mut#9.4, COMP_LOOP-1:f2:mul.tmp.mut.4' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.5' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.5, COMP_LOOP-1:f2:mul.tmp.mut#10.5, COMP_LOOP-1:f2:mul.tmp.mut#11.5, COMP_LOOP-1:f2:mul.tmp.mut#12.5, COMP_LOOP-1:f2:mul.tmp.mut#13.5, COMP_LOOP-1:f2:mul.tmp.mut#14.5, COMP_LOOP-1:f2:mul.tmp.mut#15.5, COMP_LOOP-1:f2:mul.tmp.mut#16.5, COMP_LOOP-1:f2:mul.tmp.mut#17.5, COMP_LOOP-1:f2:mul.tmp.mut#18.5, COMP_LOOP-1:f2:mul.tmp.mut#19.5, COMP_LOOP-1:f2:mul.tmp.mut#2.5, COMP_LOOP-1:f2:mul.tmp.mut#20.5, COMP_LOOP-1:f2:mul.tmp.mut#21.5, COMP_LOOP-1:f2:mul.tmp.mut#22.5, COMP_LOOP-1:f2:mul.tmp.mut#23.5, COMP_LOOP-1:f2:mul.tmp.mut#24.5, COMP_LOOP-1:f2:mul.tmp.mut#3.5, COMP_LOOP-1:f2:mul.tmp.mut#4.5, COMP_LOOP-1:f2:mul.tmp.mut#5.5, COMP_LOOP-1:f2:mul.tmp.mut#6.5, COMP_LOOP-1:f2:mul.tmp.mut#7.5, COMP_LOOP-1:f2:mul.tmp.mut#8.5, COMP_LOOP-1:f2:mul.tmp.mut#9.5, COMP_LOOP-1:f2:mul.tmp.mut.5' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.6' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.6, COMP_LOOP-1:f2:mul.tmp.mut#10.6, COMP_LOOP-1:f2:mul.tmp.mut#11.6, COMP_LOOP-1:f2:mul.tmp.mut#12.6, COMP_LOOP-1:f2:mul.tmp.mut#13.6, COMP_LOOP-1:f2:mul.tmp.mut#14.6, COMP_LOOP-1:f2:mul.tmp.mut#15.6, COMP_LOOP-1:f2:mul.tmp.mut#16.6, COMP_LOOP-1:f2:mul.tmp.mut#17.6, COMP_LOOP-1:f2:mul.tmp.mut#18.6, COMP_LOOP-1:f2:mul.tmp.mut#19.6, COMP_LOOP-1:f2:mul.tmp.mut#2.6, COMP_LOOP-1:f2:mul.tmp.mut#20.6, COMP_LOOP-1:f2:mul.tmp.mut#21.6, COMP_LOOP-1:f2:mul.tmp.mut#22.6, COMP_LOOP-1:f2:mul.tmp.mut#23.6, COMP_LOOP-1:f2:mul.tmp.mut#24.6, COMP_LOOP-1:f2:mul.tmp.mut#3.6, COMP_LOOP-1:f2:mul.tmp.mut#4.6, COMP_LOOP-1:f2:mul.tmp.mut#5.6, COMP_LOOP-1:f2:mul.tmp.mut#6.6, COMP_LOOP-1:f2:mul.tmp.mut#7.6, COMP_LOOP-1:f2:mul.tmp.mut#8.6, COMP_LOOP-1:f2:mul.tmp.mut#9.6, COMP_LOOP-1:f2:mul.tmp.mut.6' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.7' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.7, COMP_LOOP-1:f2:mul.tmp.mut#10.7, COMP_LOOP-1:f2:mul.tmp.mut#11.7, COMP_LOOP-1:f2:mul.tmp.mut#12.7, COMP_LOOP-1:f2:mul.tmp.mut#13.7, COMP_LOOP-1:f2:mul.tmp.mut#14.7, COMP_LOOP-1:f2:mul.tmp.mut#15.7, COMP_LOOP-1:f2:mul.tmp.mut#16.7, COMP_LOOP-1:f2:mul.tmp.mut#17.7, COMP_LOOP-1:f2:mul.tmp.mut#18.7, COMP_LOOP-1:f2:mul.tmp.mut#19.7, COMP_LOOP-1:f2:mul.tmp.mut#2.7, COMP_LOOP-1:f2:mul.tmp.mut#20.7, COMP_LOOP-1:f2:mul.tmp.mut#21.7, COMP_LOOP-1:f2:mul.tmp.mut#22.7, COMP_LOOP-1:f2:mul.tmp.mut#23.7, COMP_LOOP-1:f2:mul.tmp.mut#24.7, COMP_LOOP-1:f2:mul.tmp.mut#3.7, COMP_LOOP-1:f2:mul.tmp.mut#4.7, COMP_LOOP-1:f2:mul.tmp.mut#5.7, COMP_LOOP-1:f2:mul.tmp.mut#6.7, COMP_LOOP-1:f2:mul.tmp.mut#7.7, COMP_LOOP-1:f2:mul.tmp.mut#8.7, COMP_LOOP-1:f2:mul.tmp.mut#9.7, COMP_LOOP-1:f2:mul.tmp.mut.7' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.8' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.8, COMP_LOOP-1:f2:mul.tmp.mut#10.8, COMP_LOOP-1:f2:mul.tmp.mut#11.8, COMP_LOOP-1:f2:mul.tmp.mut#12.8, COMP_LOOP-1:f2:mul.tmp.mut#13.8, COMP_LOOP-1:f2:mul.tmp.mut#14.8, COMP_LOOP-1:f2:mul.tmp.mut#15.8, COMP_LOOP-1:f2:mul.tmp.mut#16.8, COMP_LOOP-1:f2:mul.tmp.mut#17.8, COMP_LOOP-1:f2:mul.tmp.mut#18.8, COMP_LOOP-1:f2:mul.tmp.mut#19.8, COMP_LOOP-1:f2:mul.tmp.mut#2.8, COMP_LOOP-1:f2:mul.tmp.mut#20.8, COMP_LOOP-1:f2:mul.tmp.mut#21.8, COMP_LOOP-1:f2:mul.tmp.mut#22.8, COMP_LOOP-1:f2:mul.tmp.mut#23.8, COMP_LOOP-1:f2:mul.tmp.mut#24.8, COMP_LOOP-1:f2:mul.tmp.mut#3.8, COMP_LOOP-1:f2:mul.tmp.mut#4.8, COMP_LOOP-1:f2:mul.tmp.mut#5.8, COMP_LOOP-1:f2:mul.tmp.mut#6.8, COMP_LOOP-1:f2:mul.tmp.mut#7.8, COMP_LOOP-1:f2:mul.tmp.mut#8.8, COMP_LOOP-1:f2:mul.tmp.mut#9.8, COMP_LOOP-1:f2:mul.tmp.mut.8' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-1:f2:mul.tmp.mut#1.9' for variables 'COMP_LOOP-1:f2:mul.tmp.mut#1.9, COMP_LOOP-1:f2:mul.tmp.mut#10.9, COMP_LOOP-1:f2:mul.tmp.mut#11.9, COMP_LOOP-1:f2:mul.tmp.mut#12.9, COMP_LOOP-1:f2:mul.tmp.mut#13.9, COMP_LOOP-1:f2:mul.tmp.mut#14.9, COMP_LOOP-1:f2:mul.tmp.mut#15.9, COMP_LOOP-1:f2:mul.tmp.mut#16.9, COMP_LOOP-1:f2:mul.tmp.mut#17.9, COMP_LOOP-1:f2:mul.tmp.mut#18.9, COMP_LOOP-1:f2:mul.tmp.mut#19.9, COMP_LOOP-1:f2:mul.tmp.mut#2.9, COMP_LOOP-1:f2:mul.tmp.mut#20.9, COMP_LOOP-1:f2:mul.tmp.mut#21.9, COMP_LOOP-1:f2:mul.tmp.mut#22.9, COMP_LOOP-1:f2:mul.tmp.mut#23.9, COMP_LOOP-1:f2:mul.tmp.mut#24.9, COMP_LOOP-1:f2:mul.tmp.mut#3.9, COMP_LOOP-1:f2:mul.tmp.mut#4.9, COMP_LOOP-1:f2:mul.tmp.mut#5.9, COMP_LOOP-1:f2:mul.tmp.mut#6.9, COMP_LOOP-1:f2:mul.tmp.mut#7.9, COMP_LOOP-1:f2:mul.tmp.mut#8.9, COMP_LOOP-1:f2:mul.tmp.mut#9.9, COMP_LOOP-1:f2:mul.tmp.mut.9' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.10' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.10, COMP_LOOP-2:f2:mul.tmp.mut#10.10, COMP_LOOP-2:f2:mul.tmp.mut#11.10, COMP_LOOP-2:f2:mul.tmp.mut#12.10, COMP_LOOP-2:f2:mul.tmp.mut#13.10, COMP_LOOP-2:f2:mul.tmp.mut#14.10, COMP_LOOP-2:f2:mul.tmp.mut#15.10, COMP_LOOP-2:f2:mul.tmp.mut#16.10, COMP_LOOP-2:f2:mul.tmp.mut#17.10, COMP_LOOP-2:f2:mul.tmp.mut#18.10, COMP_LOOP-2:f2:mul.tmp.mut#19.10, COMP_LOOP-2:f2:mul.tmp.mut#2.10, COMP_LOOP-2:f2:mul.tmp.mut#20.10, COMP_LOOP-2:f2:mul.tmp.mut#21.10, COMP_LOOP-2:f2:mul.tmp.mut#22.10, COMP_LOOP-2:f2:mul.tmp.mut#23.10, COMP_LOOP-2:f2:mul.tmp.mut#24.10, COMP_LOOP-2:f2:mul.tmp.mut#3.10, COMP_LOOP-2:f2:mul.tmp.mut#4.10, COMP_LOOP-2:f2:mul.tmp.mut#5.10, COMP_LOOP-2:f2:mul.tmp.mut#6.10, COMP_LOOP-2:f2:mul.tmp.mut#7.10, COMP_LOOP-2:f2:mul.tmp.mut#8.10, COMP_LOOP-2:f2:mul.tmp.mut#9.10, COMP_LOOP-2:f2:mul.tmp.mut.10' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.11' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.11, COMP_LOOP-2:f2:mul.tmp.mut#10.11, COMP_LOOP-2:f2:mul.tmp.mut#11.11, COMP_LOOP-2:f2:mul.tmp.mut#12.11, COMP_LOOP-2:f2:mul.tmp.mut#13.11, COMP_LOOP-2:f2:mul.tmp.mut#14.11, COMP_LOOP-2:f2:mul.tmp.mut#15.11, COMP_LOOP-2:f2:mul.tmp.mut#16.11, COMP_LOOP-2:f2:mul.tmp.mut#17.11, COMP_LOOP-2:f2:mul.tmp.mut#18.11, COMP_LOOP-2:f2:mul.tmp.mut#19.11, COMP_LOOP-2:f2:mul.tmp.mut#2.11, COMP_LOOP-2:f2:mul.tmp.mut#20.11, COMP_LOOP-2:f2:mul.tmp.mut#21.11, COMP_LOOP-2:f2:mul.tmp.mut#22.11, COMP_LOOP-2:f2:mul.tmp.mut#23.11, COMP_LOOP-2:f2:mul.tmp.mut#24.11, COMP_LOOP-2:f2:mul.tmp.mut#3.11, COMP_LOOP-2:f2:mul.tmp.mut#4.11, COMP_LOOP-2:f2:mul.tmp.mut#5.11, COMP_LOOP-2:f2:mul.tmp.mut#6.11, COMP_LOOP-2:f2:mul.tmp.mut#7.11, COMP_LOOP-2:f2:mul.tmp.mut#8.11, COMP_LOOP-2:f2:mul.tmp.mut#9.11, COMP_LOOP-2:f2:mul.tmp.mut.11' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.12' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.12, COMP_LOOP-2:f2:mul.tmp.mut#10.12, COMP_LOOP-2:f2:mul.tmp.mut#11.12, COMP_LOOP-2:f2:mul.tmp.mut#12.12, COMP_LOOP-2:f2:mul.tmp.mut#13.12, COMP_LOOP-2:f2:mul.tmp.mut#14.12, COMP_LOOP-2:f2:mul.tmp.mut#15.12, COMP_LOOP-2:f2:mul.tmp.mut#16.12, COMP_LOOP-2:f2:mul.tmp.mut#17.12, COMP_LOOP-2:f2:mul.tmp.mut#18.12, COMP_LOOP-2:f2:mul.tmp.mut#19.12, COMP_LOOP-2:f2:mul.tmp.mut#2.12, COMP_LOOP-2:f2:mul.tmp.mut#20.12, COMP_LOOP-2:f2:mul.tmp.mut#21.12, COMP_LOOP-2:f2:mul.tmp.mut#22.12, COMP_LOOP-2:f2:mul.tmp.mut#23.12, COMP_LOOP-2:f2:mul.tmp.mut#24.12, COMP_LOOP-2:f2:mul.tmp.mut#3.12, COMP_LOOP-2:f2:mul.tmp.mut#4.12, COMP_LOOP-2:f2:mul.tmp.mut#5.12, COMP_LOOP-2:f2:mul.tmp.mut#6.12, COMP_LOOP-2:f2:mul.tmp.mut#7.12, COMP_LOOP-2:f2:mul.tmp.mut#8.12, COMP_LOOP-2:f2:mul.tmp.mut#9.12, COMP_LOOP-2:f2:mul.tmp.mut.12' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.13' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.13, COMP_LOOP-2:f2:mul.tmp.mut#10.13, COMP_LOOP-2:f2:mul.tmp.mut#11.13, COMP_LOOP-2:f2:mul.tmp.mut#12.13, COMP_LOOP-2:f2:mul.tmp.mut#13.13, COMP_LOOP-2:f2:mul.tmp.mut#14.13, COMP_LOOP-2:f2:mul.tmp.mut#15.13, COMP_LOOP-2:f2:mul.tmp.mut#16.13, COMP_LOOP-2:f2:mul.tmp.mut#17.13, COMP_LOOP-2:f2:mul.tmp.mut#18.13, COMP_LOOP-2:f2:mul.tmp.mut#19.13, COMP_LOOP-2:f2:mul.tmp.mut#2.13, COMP_LOOP-2:f2:mul.tmp.mut#20.13, COMP_LOOP-2:f2:mul.tmp.mut#21.13, COMP_LOOP-2:f2:mul.tmp.mut#22.13, COMP_LOOP-2:f2:mul.tmp.mut#23.13, COMP_LOOP-2:f2:mul.tmp.mut#24.13, COMP_LOOP-2:f2:mul.tmp.mut#3.13, COMP_LOOP-2:f2:mul.tmp.mut#4.13, COMP_LOOP-2:f2:mul.tmp.mut#5.13, COMP_LOOP-2:f2:mul.tmp.mut#6.13, COMP_LOOP-2:f2:mul.tmp.mut#7.13, COMP_LOOP-2:f2:mul.tmp.mut#8.13, COMP_LOOP-2:f2:mul.tmp.mut#9.13, COMP_LOOP-2:f2:mul.tmp.mut.13' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.14' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.14, COMP_LOOP-2:f2:mul.tmp.mut#10.14, COMP_LOOP-2:f2:mul.tmp.mut#11.14, COMP_LOOP-2:f2:mul.tmp.mut#12.14, COMP_LOOP-2:f2:mul.tmp.mut#13.14, COMP_LOOP-2:f2:mul.tmp.mut#14.14, COMP_LOOP-2:f2:mul.tmp.mut#15.14, COMP_LOOP-2:f2:mul.tmp.mut#16.14, COMP_LOOP-2:f2:mul.tmp.mut#17.14, COMP_LOOP-2:f2:mul.tmp.mut#18.14, COMP_LOOP-2:f2:mul.tmp.mut#19.14, COMP_LOOP-2:f2:mul.tmp.mut#2.14, COMP_LOOP-2:f2:mul.tmp.mut#20.14, COMP_LOOP-2:f2:mul.tmp.mut#21.14, COMP_LOOP-2:f2:mul.tmp.mut#22.14, COMP_LOOP-2:f2:mul.tmp.mut#23.14, COMP_LOOP-2:f2:mul.tmp.mut#24.14, COMP_LOOP-2:f2:mul.tmp.mut#3.14, COMP_LOOP-2:f2:mul.tmp.mut#4.14, COMP_LOOP-2:f2:mul.tmp.mut#5.14, COMP_LOOP-2:f2:mul.tmp.mut#6.14, COMP_LOOP-2:f2:mul.tmp.mut#7.14, COMP_LOOP-2:f2:mul.tmp.mut#8.14, COMP_LOOP-2:f2:mul.tmp.mut#9.14, COMP_LOOP-2:f2:mul.tmp.mut.14' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.15' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.15, COMP_LOOP-2:f2:mul.tmp.mut#10.15, COMP_LOOP-2:f2:mul.tmp.mut#11.15, COMP_LOOP-2:f2:mul.tmp.mut#12.15, COMP_LOOP-2:f2:mul.tmp.mut#13.15, COMP_LOOP-2:f2:mul.tmp.mut#14.15, COMP_LOOP-2:f2:mul.tmp.mut#15.15, COMP_LOOP-2:f2:mul.tmp.mut#16.15, COMP_LOOP-2:f2:mul.tmp.mut#17.15, COMP_LOOP-2:f2:mul.tmp.mut#18.15, COMP_LOOP-2:f2:mul.tmp.mut#19.15, COMP_LOOP-2:f2:mul.tmp.mut#2.15, COMP_LOOP-2:f2:mul.tmp.mut#20.15, COMP_LOOP-2:f2:mul.tmp.mut#21.15, COMP_LOOP-2:f2:mul.tmp.mut#22.15, COMP_LOOP-2:f2:mul.tmp.mut#23.15, COMP_LOOP-2:f2:mul.tmp.mut#24.15, COMP_LOOP-2:f2:mul.tmp.mut#3.15, COMP_LOOP-2:f2:mul.tmp.mut#4.15, COMP_LOOP-2:f2:mul.tmp.mut#5.15, COMP_LOOP-2:f2:mul.tmp.mut#6.15, COMP_LOOP-2:f2:mul.tmp.mut#7.15, COMP_LOOP-2:f2:mul.tmp.mut#8.15, COMP_LOOP-2:f2:mul.tmp.mut#9.15, COMP_LOOP-2:f2:mul.tmp.mut.15' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.16' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.16, COMP_LOOP-2:f2:mul.tmp.mut#10.16, COMP_LOOP-2:f2:mul.tmp.mut#11.16, COMP_LOOP-2:f2:mul.tmp.mut#12.16, COMP_LOOP-2:f2:mul.tmp.mut#13.16, COMP_LOOP-2:f2:mul.tmp.mut#14.16, COMP_LOOP-2:f2:mul.tmp.mut#15.16, COMP_LOOP-2:f2:mul.tmp.mut#16.16, COMP_LOOP-2:f2:mul.tmp.mut#17.16, COMP_LOOP-2:f2:mul.tmp.mut#18.16, COMP_LOOP-2:f2:mul.tmp.mut#19.16, COMP_LOOP-2:f2:mul.tmp.mut#2.16, COMP_LOOP-2:f2:mul.tmp.mut#20.16, COMP_LOOP-2:f2:mul.tmp.mut#21.16, COMP_LOOP-2:f2:mul.tmp.mut#22.16, COMP_LOOP-2:f2:mul.tmp.mut#23.16, COMP_LOOP-2:f2:mul.tmp.mut#24.16, COMP_LOOP-2:f2:mul.tmp.mut#3.16, COMP_LOOP-2:f2:mul.tmp.mut#4.16, COMP_LOOP-2:f2:mul.tmp.mut#5.16, COMP_LOOP-2:f2:mul.tmp.mut#6.16, COMP_LOOP-2:f2:mul.tmp.mut#7.16, COMP_LOOP-2:f2:mul.tmp.mut#8.16, COMP_LOOP-2:f2:mul.tmp.mut#9.16, COMP_LOOP-2:f2:mul.tmp.mut.16' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.17' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.17, COMP_LOOP-2:f2:mul.tmp.mut#10.17, COMP_LOOP-2:f2:mul.tmp.mut#11.17, COMP_LOOP-2:f2:mul.tmp.mut#12.17, COMP_LOOP-2:f2:mul.tmp.mut#13.17, COMP_LOOP-2:f2:mul.tmp.mut#14.17, COMP_LOOP-2:f2:mul.tmp.mut#15.17, COMP_LOOP-2:f2:mul.tmp.mut#16.17, COMP_LOOP-2:f2:mul.tmp.mut#17.17, COMP_LOOP-2:f2:mul.tmp.mut#18.17, COMP_LOOP-2:f2:mul.tmp.mut#19.17, COMP_LOOP-2:f2:mul.tmp.mut#2.17, COMP_LOOP-2:f2:mul.tmp.mut#20.17, COMP_LOOP-2:f2:mul.tmp.mut#21.17, COMP_LOOP-2:f2:mul.tmp.mut#22.17, COMP_LOOP-2:f2:mul.tmp.mut#23.17, COMP_LOOP-2:f2:mul.tmp.mut#24.17, COMP_LOOP-2:f2:mul.tmp.mut#3.17, COMP_LOOP-2:f2:mul.tmp.mut#4.17, COMP_LOOP-2:f2:mul.tmp.mut#5.17, COMP_LOOP-2:f2:mul.tmp.mut#6.17, COMP_LOOP-2:f2:mul.tmp.mut#7.17, COMP_LOOP-2:f2:mul.tmp.mut#8.17, COMP_LOOP-2:f2:mul.tmp.mut#9.17, COMP_LOOP-2:f2:mul.tmp.mut.17' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.18' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.18, COMP_LOOP-2:f2:mul.tmp.mut#10.18, COMP_LOOP-2:f2:mul.tmp.mut#11.18, COMP_LOOP-2:f2:mul.tmp.mut#12.18, COMP_LOOP-2:f2:mul.tmp.mut#13.18, COMP_LOOP-2:f2:mul.tmp.mut#14.18, COMP_LOOP-2:f2:mul.tmp.mut#15.18, COMP_LOOP-2:f2:mul.tmp.mut#16.18, COMP_LOOP-2:f2:mul.tmp.mut#17.18, COMP_LOOP-2:f2:mul.tmp.mut#18.18, COMP_LOOP-2:f2:mul.tmp.mut#19.18, COMP_LOOP-2:f2:mul.tmp.mut#2.18, COMP_LOOP-2:f2:mul.tmp.mut#20.18, COMP_LOOP-2:f2:mul.tmp.mut#21.18, COMP_LOOP-2:f2:mul.tmp.mut#22.18, COMP_LOOP-2:f2:mul.tmp.mut#23.18, COMP_LOOP-2:f2:mul.tmp.mut#24.18, COMP_LOOP-2:f2:mul.tmp.mut#3.18, COMP_LOOP-2:f2:mul.tmp.mut#4.18, COMP_LOOP-2:f2:mul.tmp.mut#5.18, COMP_LOOP-2:f2:mul.tmp.mut#6.18, COMP_LOOP-2:f2:mul.tmp.mut#7.18, COMP_LOOP-2:f2:mul.tmp.mut#8.18, COMP_LOOP-2:f2:mul.tmp.mut#9.18, COMP_LOOP-2:f2:mul.tmp.mut.18' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.19' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.19, COMP_LOOP-2:f2:mul.tmp.mut#10.19, COMP_LOOP-2:f2:mul.tmp.mut#11.19, COMP_LOOP-2:f2:mul.tmp.mut#12.19, COMP_LOOP-2:f2:mul.tmp.mut#13.19, COMP_LOOP-2:f2:mul.tmp.mut#14.19, COMP_LOOP-2:f2:mul.tmp.mut#15.19, COMP_LOOP-2:f2:mul.tmp.mut#16.19, COMP_LOOP-2:f2:mul.tmp.mut#17.19, COMP_LOOP-2:f2:mul.tmp.mut#18.19, COMP_LOOP-2:f2:mul.tmp.mut#19.19, COMP_LOOP-2:f2:mul.tmp.mut#2.19, COMP_LOOP-2:f2:mul.tmp.mut#20.19, COMP_LOOP-2:f2:mul.tmp.mut#21.19, COMP_LOOP-2:f2:mul.tmp.mut#22.19, COMP_LOOP-2:f2:mul.tmp.mut#23.19, COMP_LOOP-2:f2:mul.tmp.mut#24.19, COMP_LOOP-2:f2:mul.tmp.mut#3.19, COMP_LOOP-2:f2:mul.tmp.mut#4.19, COMP_LOOP-2:f2:mul.tmp.mut#5.19, COMP_LOOP-2:f2:mul.tmp.mut#6.19, COMP_LOOP-2:f2:mul.tmp.mut#7.19, COMP_LOOP-2:f2:mul.tmp.mut#8.19, COMP_LOOP-2:f2:mul.tmp.mut#9.19, COMP_LOOP-2:f2:mul.tmp.mut.19' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.2' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.2, COMP_LOOP-2:f2:mul.tmp.mut#10.2, COMP_LOOP-2:f2:mul.tmp.mut#11.2, COMP_LOOP-2:f2:mul.tmp.mut#12.2, COMP_LOOP-2:f2:mul.tmp.mut#13.2, COMP_LOOP-2:f2:mul.tmp.mut#14.2, COMP_LOOP-2:f2:mul.tmp.mut#15.2, COMP_LOOP-2:f2:mul.tmp.mut#16.2, COMP_LOOP-2:f2:mul.tmp.mut#17.2, COMP_LOOP-2:f2:mul.tmp.mut#18.2, COMP_LOOP-2:f2:mul.tmp.mut#19.2, COMP_LOOP-2:f2:mul.tmp.mut#2.2, COMP_LOOP-2:f2:mul.tmp.mut#20.2, COMP_LOOP-2:f2:mul.tmp.mut#21.2, COMP_LOOP-2:f2:mul.tmp.mut#22.2, COMP_LOOP-2:f2:mul.tmp.mut#23.2, COMP_LOOP-2:f2:mul.tmp.mut#24.2, COMP_LOOP-2:f2:mul.tmp.mut#3.2, COMP_LOOP-2:f2:mul.tmp.mut#4.2, COMP_LOOP-2:f2:mul.tmp.mut#5.2, COMP_LOOP-2:f2:mul.tmp.mut#6.2, COMP_LOOP-2:f2:mul.tmp.mut#7.2, COMP_LOOP-2:f2:mul.tmp.mut#8.2, COMP_LOOP-2:f2:mul.tmp.mut#9.2, COMP_LOOP-2:f2:mul.tmp.mut.2' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.20' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.20, COMP_LOOP-2:f2:mul.tmp.mut#10.20, COMP_LOOP-2:f2:mul.tmp.mut#11.20, COMP_LOOP-2:f2:mul.tmp.mut#12.20, COMP_LOOP-2:f2:mul.tmp.mut#13.20, COMP_LOOP-2:f2:mul.tmp.mut#14.20, COMP_LOOP-2:f2:mul.tmp.mut#15.20, COMP_LOOP-2:f2:mul.tmp.mut#16.20, COMP_LOOP-2:f2:mul.tmp.mut#17.20, COMP_LOOP-2:f2:mul.tmp.mut#18.20, COMP_LOOP-2:f2:mul.tmp.mut#19.20, COMP_LOOP-2:f2:mul.tmp.mut#2.20, COMP_LOOP-2:f2:mul.tmp.mut#20.20, COMP_LOOP-2:f2:mul.tmp.mut#21.20, COMP_LOOP-2:f2:mul.tmp.mut#22.20, COMP_LOOP-2:f2:mul.tmp.mut#23.20, COMP_LOOP-2:f2:mul.tmp.mut#24.20, COMP_LOOP-2:f2:mul.tmp.mut#3.20, COMP_LOOP-2:f2:mul.tmp.mut#4.20, COMP_LOOP-2:f2:mul.tmp.mut#5.20, COMP_LOOP-2:f2:mul.tmp.mut#6.20, COMP_LOOP-2:f2:mul.tmp.mut#7.20, COMP_LOOP-2:f2:mul.tmp.mut#8.20, COMP_LOOP-2:f2:mul.tmp.mut#9.20, COMP_LOOP-2:f2:mul.tmp.mut.20' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.21' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.21, COMP_LOOP-2:f2:mul.tmp.mut#10.21, COMP_LOOP-2:f2:mul.tmp.mut#11.21, COMP_LOOP-2:f2:mul.tmp.mut#12.21, COMP_LOOP-2:f2:mul.tmp.mut#13.21, COMP_LOOP-2:f2:mul.tmp.mut#14.21, COMP_LOOP-2:f2:mul.tmp.mut#15.21, COMP_LOOP-2:f2:mul.tmp.mut#16.21, COMP_LOOP-2:f2:mul.tmp.mut#17.21, COMP_LOOP-2:f2:mul.tmp.mut#18.21, COMP_LOOP-2:f2:mul.tmp.mut#19.21, COMP_LOOP-2:f2:mul.tmp.mut#2.21, COMP_LOOP-2:f2:mul.tmp.mut#20.21, COMP_LOOP-2:f2:mul.tmp.mut#21.21, COMP_LOOP-2:f2:mul.tmp.mut#22.21, COMP_LOOP-2:f2:mul.tmp.mut#23.21, COMP_LOOP-2:f2:mul.tmp.mut#24.21, COMP_LOOP-2:f2:mul.tmp.mut#3.21, COMP_LOOP-2:f2:mul.tmp.mut#4.21, COMP_LOOP-2:f2:mul.tmp.mut#5.21, COMP_LOOP-2:f2:mul.tmp.mut#6.21, COMP_LOOP-2:f2:mul.tmp.mut#7.21, COMP_LOOP-2:f2:mul.tmp.mut#8.21, COMP_LOOP-2:f2:mul.tmp.mut#9.21, COMP_LOOP-2:f2:mul.tmp.mut.21' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.22' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.22, COMP_LOOP-2:f2:mul.tmp.mut#10.22, COMP_LOOP-2:f2:mul.tmp.mut#11.22, COMP_LOOP-2:f2:mul.tmp.mut#12.22, COMP_LOOP-2:f2:mul.tmp.mut#13.22, COMP_LOOP-2:f2:mul.tmp.mut#14.22, COMP_LOOP-2:f2:mul.tmp.mut#15.22, COMP_LOOP-2:f2:mul.tmp.mut#16.22, COMP_LOOP-2:f2:mul.tmp.mut#17.22, COMP_LOOP-2:f2:mul.tmp.mut#18.22, COMP_LOOP-2:f2:mul.tmp.mut#19.22, COMP_LOOP-2:f2:mul.tmp.mut#2.22, COMP_LOOP-2:f2:mul.tmp.mut#20.22, COMP_LOOP-2:f2:mul.tmp.mut#21.22, COMP_LOOP-2:f2:mul.tmp.mut#22.22, COMP_LOOP-2:f2:mul.tmp.mut#23.22, COMP_LOOP-2:f2:mul.tmp.mut#24.22, COMP_LOOP-2:f2:mul.tmp.mut#3.22, COMP_LOOP-2:f2:mul.tmp.mut#4.22, COMP_LOOP-2:f2:mul.tmp.mut#5.22, COMP_LOOP-2:f2:mul.tmp.mut#6.22, COMP_LOOP-2:f2:mul.tmp.mut#7.22, COMP_LOOP-2:f2:mul.tmp.mut#8.22, COMP_LOOP-2:f2:mul.tmp.mut#9.22, COMP_LOOP-2:f2:mul.tmp.mut.22' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.23' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.23, COMP_LOOP-2:f2:mul.tmp.mut#10.23, COMP_LOOP-2:f2:mul.tmp.mut#11.23, COMP_LOOP-2:f2:mul.tmp.mut#12.23, COMP_LOOP-2:f2:mul.tmp.mut#13.23, COMP_LOOP-2:f2:mul.tmp.mut#14.23, COMP_LOOP-2:f2:mul.tmp.mut#15.23, COMP_LOOP-2:f2:mul.tmp.mut#16.23, COMP_LOOP-2:f2:mul.tmp.mut#17.23, COMP_LOOP-2:f2:mul.tmp.mut#18.23, COMP_LOOP-2:f2:mul.tmp.mut#19.23, COMP_LOOP-2:f2:mul.tmp.mut#2.23, COMP_LOOP-2:f2:mul.tmp.mut#20.23, COMP_LOOP-2:f2:mul.tmp.mut#21.23, COMP_LOOP-2:f2:mul.tmp.mut#22.23, COMP_LOOP-2:f2:mul.tmp.mut#23.23, COMP_LOOP-2:f2:mul.tmp.mut#24.23, COMP_LOOP-2:f2:mul.tmp.mut#3.23, COMP_LOOP-2:f2:mul.tmp.mut#4.23, COMP_LOOP-2:f2:mul.tmp.mut#5.23, COMP_LOOP-2:f2:mul.tmp.mut#6.23, COMP_LOOP-2:f2:mul.tmp.mut#7.23, COMP_LOOP-2:f2:mul.tmp.mut#8.23, COMP_LOOP-2:f2:mul.tmp.mut#9.23, COMP_LOOP-2:f2:mul.tmp.mut.23' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.24' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.24, COMP_LOOP-2:f2:mul.tmp.mut#10.24, COMP_LOOP-2:f2:mul.tmp.mut#11.24, COMP_LOOP-2:f2:mul.tmp.mut#12.24, COMP_LOOP-2:f2:mul.tmp.mut#13.24, COMP_LOOP-2:f2:mul.tmp.mut#14.24, COMP_LOOP-2:f2:mul.tmp.mut#15.24, COMP_LOOP-2:f2:mul.tmp.mut#16.24, COMP_LOOP-2:f2:mul.tmp.mut#17.24, COMP_LOOP-2:f2:mul.tmp.mut#18.24, COMP_LOOP-2:f2:mul.tmp.mut#19.24, COMP_LOOP-2:f2:mul.tmp.mut#2.24, COMP_LOOP-2:f2:mul.tmp.mut#20.24, COMP_LOOP-2:f2:mul.tmp.mut#21.24, COMP_LOOP-2:f2:mul.tmp.mut#22.24, COMP_LOOP-2:f2:mul.tmp.mut#23.24, COMP_LOOP-2:f2:mul.tmp.mut#24.24, COMP_LOOP-2:f2:mul.tmp.mut#3.24, COMP_LOOP-2:f2:mul.tmp.mut#4.24, COMP_LOOP-2:f2:mul.tmp.mut#5.24, COMP_LOOP-2:f2:mul.tmp.mut#6.24, COMP_LOOP-2:f2:mul.tmp.mut#7.24, COMP_LOOP-2:f2:mul.tmp.mut#8.24, COMP_LOOP-2:f2:mul.tmp.mut#9.24, COMP_LOOP-2:f2:mul.tmp.mut.24' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.3' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.3, COMP_LOOP-2:f2:mul.tmp.mut#10.3, COMP_LOOP-2:f2:mul.tmp.mut#11.3, COMP_LOOP-2:f2:mul.tmp.mut#12.3, COMP_LOOP-2:f2:mul.tmp.mut#13.3, COMP_LOOP-2:f2:mul.tmp.mut#14.3, COMP_LOOP-2:f2:mul.tmp.mut#15.3, COMP_LOOP-2:f2:mul.tmp.mut#16.3, COMP_LOOP-2:f2:mul.tmp.mut#17.3, COMP_LOOP-2:f2:mul.tmp.mut#18.3, COMP_LOOP-2:f2:mul.tmp.mut#19.3, COMP_LOOP-2:f2:mul.tmp.mut#2.3, COMP_LOOP-2:f2:mul.tmp.mut#20.3, COMP_LOOP-2:f2:mul.tmp.mut#21.3, COMP_LOOP-2:f2:mul.tmp.mut#22.3, COMP_LOOP-2:f2:mul.tmp.mut#23.3, COMP_LOOP-2:f2:mul.tmp.mut#24.3, COMP_LOOP-2:f2:mul.tmp.mut#3.3, COMP_LOOP-2:f2:mul.tmp.mut#4.3, COMP_LOOP-2:f2:mul.tmp.mut#5.3, COMP_LOOP-2:f2:mul.tmp.mut#6.3, COMP_LOOP-2:f2:mul.tmp.mut#7.3, COMP_LOOP-2:f2:mul.tmp.mut#8.3, COMP_LOOP-2:f2:mul.tmp.mut#9.3, COMP_LOOP-2:f2:mul.tmp.mut.3' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.4' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.4, COMP_LOOP-2:f2:mul.tmp.mut#10.4, COMP_LOOP-2:f2:mul.tmp.mut#11.4, COMP_LOOP-2:f2:mul.tmp.mut#12.4, COMP_LOOP-2:f2:mul.tmp.mut#13.4, COMP_LOOP-2:f2:mul.tmp.mut#14.4, COMP_LOOP-2:f2:mul.tmp.mut#15.4, COMP_LOOP-2:f2:mul.tmp.mut#16.4, COMP_LOOP-2:f2:mul.tmp.mut#17.4, COMP_LOOP-2:f2:mul.tmp.mut#18.4, COMP_LOOP-2:f2:mul.tmp.mut#19.4, COMP_LOOP-2:f2:mul.tmp.mut#2.4, COMP_LOOP-2:f2:mul.tmp.mut#20.4, COMP_LOOP-2:f2:mul.tmp.mut#21.4, COMP_LOOP-2:f2:mul.tmp.mut#22.4, COMP_LOOP-2:f2:mul.tmp.mut#23.4, COMP_LOOP-2:f2:mul.tmp.mut#24.4, COMP_LOOP-2:f2:mul.tmp.mut#3.4, COMP_LOOP-2:f2:mul.tmp.mut#4.4, COMP_LOOP-2:f2:mul.tmp.mut#5.4, COMP_LOOP-2:f2:mul.tmp.mut#6.4, COMP_LOOP-2:f2:mul.tmp.mut#7.4, COMP_LOOP-2:f2:mul.tmp.mut#8.4, COMP_LOOP-2:f2:mul.tmp.mut#9.4, COMP_LOOP-2:f2:mul.tmp.mut.4' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.5' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.5, COMP_LOOP-2:f2:mul.tmp.mut#10.5, COMP_LOOP-2:f2:mul.tmp.mut#11.5, COMP_LOOP-2:f2:mul.tmp.mut#12.5, COMP_LOOP-2:f2:mul.tmp.mut#13.5, COMP_LOOP-2:f2:mul.tmp.mut#14.5, COMP_LOOP-2:f2:mul.tmp.mut#15.5, COMP_LOOP-2:f2:mul.tmp.mut#16.5, COMP_LOOP-2:f2:mul.tmp.mut#17.5, COMP_LOOP-2:f2:mul.tmp.mut#18.5, COMP_LOOP-2:f2:mul.tmp.mut#19.5, COMP_LOOP-2:f2:mul.tmp.mut#2.5, COMP_LOOP-2:f2:mul.tmp.mut#20.5, COMP_LOOP-2:f2:mul.tmp.mut#21.5, COMP_LOOP-2:f2:mul.tmp.mut#22.5, COMP_LOOP-2:f2:mul.tmp.mut#23.5, COMP_LOOP-2:f2:mul.tmp.mut#24.5, COMP_LOOP-2:f2:mul.tmp.mut#3.5, COMP_LOOP-2:f2:mul.tmp.mut#4.5, COMP_LOOP-2:f2:mul.tmp.mut#5.5, COMP_LOOP-2:f2:mul.tmp.mut#6.5, COMP_LOOP-2:f2:mul.tmp.mut#7.5, COMP_LOOP-2:f2:mul.tmp.mut#8.5, COMP_LOOP-2:f2:mul.tmp.mut#9.5, COMP_LOOP-2:f2:mul.tmp.mut.5' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.6' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.6, COMP_LOOP-2:f2:mul.tmp.mut#10.6, COMP_LOOP-2:f2:mul.tmp.mut#11.6, COMP_LOOP-2:f2:mul.tmp.mut#12.6, COMP_LOOP-2:f2:mul.tmp.mut#13.6, COMP_LOOP-2:f2:mul.tmp.mut#14.6, COMP_LOOP-2:f2:mul.tmp.mut#15.6, COMP_LOOP-2:f2:mul.tmp.mut#16.6, COMP_LOOP-2:f2:mul.tmp.mut#17.6, COMP_LOOP-2:f2:mul.tmp.mut#18.6, COMP_LOOP-2:f2:mul.tmp.mut#19.6, COMP_LOOP-2:f2:mul.tmp.mut#2.6, COMP_LOOP-2:f2:mul.tmp.mut#20.6, COMP_LOOP-2:f2:mul.tmp.mut#21.6, COMP_LOOP-2:f2:mul.tmp.mut#22.6, COMP_LOOP-2:f2:mul.tmp.mut#23.6, COMP_LOOP-2:f2:mul.tmp.mut#24.6, COMP_LOOP-2:f2:mul.tmp.mut#3.6, COMP_LOOP-2:f2:mul.tmp.mut#4.6, COMP_LOOP-2:f2:mul.tmp.mut#5.6, COMP_LOOP-2:f2:mul.tmp.mut#6.6, COMP_LOOP-2:f2:mul.tmp.mut#7.6, COMP_LOOP-2:f2:mul.tmp.mut#8.6, COMP_LOOP-2:f2:mul.tmp.mut#9.6, COMP_LOOP-2:f2:mul.tmp.mut.6' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.7' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.7, COMP_LOOP-2:f2:mul.tmp.mut#10.7, COMP_LOOP-2:f2:mul.tmp.mut#11.7, COMP_LOOP-2:f2:mul.tmp.mut#12.7, COMP_LOOP-2:f2:mul.tmp.mut#13.7, COMP_LOOP-2:f2:mul.tmp.mut#14.7, COMP_LOOP-2:f2:mul.tmp.mut#15.7, COMP_LOOP-2:f2:mul.tmp.mut#16.7, COMP_LOOP-2:f2:mul.tmp.mut#17.7, COMP_LOOP-2:f2:mul.tmp.mut#18.7, COMP_LOOP-2:f2:mul.tmp.mut#19.7, COMP_LOOP-2:f2:mul.tmp.mut#2.7, COMP_LOOP-2:f2:mul.tmp.mut#20.7, COMP_LOOP-2:f2:mul.tmp.mut#21.7, COMP_LOOP-2:f2:mul.tmp.mut#22.7, COMP_LOOP-2:f2:mul.tmp.mut#23.7, COMP_LOOP-2:f2:mul.tmp.mut#24.7, COMP_LOOP-2:f2:mul.tmp.mut#3.7, COMP_LOOP-2:f2:mul.tmp.mut#4.7, COMP_LOOP-2:f2:mul.tmp.mut#5.7, COMP_LOOP-2:f2:mul.tmp.mut#6.7, COMP_LOOP-2:f2:mul.tmp.mut#7.7, COMP_LOOP-2:f2:mul.tmp.mut#8.7, COMP_LOOP-2:f2:mul.tmp.mut#9.7, COMP_LOOP-2:f2:mul.tmp.mut.7' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.8' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.8, COMP_LOOP-2:f2:mul.tmp.mut#10.8, COMP_LOOP-2:f2:mul.tmp.mut#11.8, COMP_LOOP-2:f2:mul.tmp.mut#12.8, COMP_LOOP-2:f2:mul.tmp.mut#13.8, COMP_LOOP-2:f2:mul.tmp.mut#14.8, COMP_LOOP-2:f2:mul.tmp.mut#15.8, COMP_LOOP-2:f2:mul.tmp.mut#16.8, COMP_LOOP-2:f2:mul.tmp.mut#17.8, COMP_LOOP-2:f2:mul.tmp.mut#18.8, COMP_LOOP-2:f2:mul.tmp.mut#19.8, COMP_LOOP-2:f2:mul.tmp.mut#2.8, COMP_LOOP-2:f2:mul.tmp.mut#20.8, COMP_LOOP-2:f2:mul.tmp.mut#21.8, COMP_LOOP-2:f2:mul.tmp.mut#22.8, COMP_LOOP-2:f2:mul.tmp.mut#23.8, COMP_LOOP-2:f2:mul.tmp.mut#24.8, COMP_LOOP-2:f2:mul.tmp.mut#3.8, COMP_LOOP-2:f2:mul.tmp.mut#4.8, COMP_LOOP-2:f2:mul.tmp.mut#5.8, COMP_LOOP-2:f2:mul.tmp.mut#6.8, COMP_LOOP-2:f2:mul.tmp.mut#7.8, COMP_LOOP-2:f2:mul.tmp.mut#8.8, COMP_LOOP-2:f2:mul.tmp.mut#9.8, COMP_LOOP-2:f2:mul.tmp.mut.8' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-2:f2:mul.tmp.mut#1.9' for variables 'COMP_LOOP-2:f2:mul.tmp.mut#1.9, COMP_LOOP-2:f2:mul.tmp.mut#10.9, COMP_LOOP-2:f2:mul.tmp.mut#11.9, COMP_LOOP-2:f2:mul.tmp.mut#12.9, COMP_LOOP-2:f2:mul.tmp.mut#13.9, COMP_LOOP-2:f2:mul.tmp.mut#14.9, COMP_LOOP-2:f2:mul.tmp.mut#15.9, COMP_LOOP-2:f2:mul.tmp.mut#16.9, COMP_LOOP-2:f2:mul.tmp.mut#17.9, COMP_LOOP-2:f2:mul.tmp.mut#18.9, COMP_LOOP-2:f2:mul.tmp.mut#19.9, COMP_LOOP-2:f2:mul.tmp.mut#2.9, COMP_LOOP-2:f2:mul.tmp.mut#20.9, COMP_LOOP-2:f2:mul.tmp.mut#21.9, COMP_LOOP-2:f2:mul.tmp.mut#22.9, COMP_LOOP-2:f2:mul.tmp.mut#23.9, COMP_LOOP-2:f2:mul.tmp.mut#24.9, COMP_LOOP-2:f2:mul.tmp.mut#3.9, COMP_LOOP-2:f2:mul.tmp.mut#4.9, COMP_LOOP-2:f2:mul.tmp.mut#5.9, COMP_LOOP-2:f2:mul.tmp.mut#6.9, COMP_LOOP-2:f2:mul.tmp.mut#7.9, COMP_LOOP-2:f2:mul.tmp.mut#8.9, COMP_LOOP-2:f2:mul.tmp.mut#9.9, COMP_LOOP-2:f2:mul.tmp.mut.9' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.10' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.10, COMP_LOOP-3:f2:mul.tmp.mut#10.10, COMP_LOOP-3:f2:mul.tmp.mut#11.10, COMP_LOOP-3:f2:mul.tmp.mut#12.10, COMP_LOOP-3:f2:mul.tmp.mut#13.10, COMP_LOOP-3:f2:mul.tmp.mut#14.10, COMP_LOOP-3:f2:mul.tmp.mut#15.10, COMP_LOOP-3:f2:mul.tmp.mut#16.10, COMP_LOOP-3:f2:mul.tmp.mut#17.10, COMP_LOOP-3:f2:mul.tmp.mut#18.10, COMP_LOOP-3:f2:mul.tmp.mut#19.10, COMP_LOOP-3:f2:mul.tmp.mut#2.10, COMP_LOOP-3:f2:mul.tmp.mut#20.10, COMP_LOOP-3:f2:mul.tmp.mut#21.10, COMP_LOOP-3:f2:mul.tmp.mut#22.10, COMP_LOOP-3:f2:mul.tmp.mut#23.10, COMP_LOOP-3:f2:mul.tmp.mut#24.10, COMP_LOOP-3:f2:mul.tmp.mut#3.10, COMP_LOOP-3:f2:mul.tmp.mut#4.10, COMP_LOOP-3:f2:mul.tmp.mut#5.10, COMP_LOOP-3:f2:mul.tmp.mut#6.10, COMP_LOOP-3:f2:mul.tmp.mut#7.10, COMP_LOOP-3:f2:mul.tmp.mut#8.10, COMP_LOOP-3:f2:mul.tmp.mut#9.10, COMP_LOOP-3:f2:mul.tmp.mut.10' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.11' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.11, COMP_LOOP-3:f2:mul.tmp.mut#10.11, COMP_LOOP-3:f2:mul.tmp.mut#11.11, COMP_LOOP-3:f2:mul.tmp.mut#12.11, COMP_LOOP-3:f2:mul.tmp.mut#13.11, COMP_LOOP-3:f2:mul.tmp.mut#14.11, COMP_LOOP-3:f2:mul.tmp.mut#15.11, COMP_LOOP-3:f2:mul.tmp.mut#16.11, COMP_LOOP-3:f2:mul.tmp.mut#17.11, COMP_LOOP-3:f2:mul.tmp.mut#18.11, COMP_LOOP-3:f2:mul.tmp.mut#19.11, COMP_LOOP-3:f2:mul.tmp.mut#2.11, COMP_LOOP-3:f2:mul.tmp.mut#20.11, COMP_LOOP-3:f2:mul.tmp.mut#21.11, COMP_LOOP-3:f2:mul.tmp.mut#22.11, COMP_LOOP-3:f2:mul.tmp.mut#23.11, COMP_LOOP-3:f2:mul.tmp.mut#24.11, COMP_LOOP-3:f2:mul.tmp.mut#3.11, COMP_LOOP-3:f2:mul.tmp.mut#4.11, COMP_LOOP-3:f2:mul.tmp.mut#5.11, COMP_LOOP-3:f2:mul.tmp.mut#6.11, COMP_LOOP-3:f2:mul.tmp.mut#7.11, COMP_LOOP-3:f2:mul.tmp.mut#8.11, COMP_LOOP-3:f2:mul.tmp.mut#9.11, COMP_LOOP-3:f2:mul.tmp.mut.11' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.12' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.12, COMP_LOOP-3:f2:mul.tmp.mut#10.12, COMP_LOOP-3:f2:mul.tmp.mut#11.12, COMP_LOOP-3:f2:mul.tmp.mut#12.12, COMP_LOOP-3:f2:mul.tmp.mut#13.12, COMP_LOOP-3:f2:mul.tmp.mut#14.12, COMP_LOOP-3:f2:mul.tmp.mut#15.12, COMP_LOOP-3:f2:mul.tmp.mut#16.12, COMP_LOOP-3:f2:mul.tmp.mut#17.12, COMP_LOOP-3:f2:mul.tmp.mut#18.12, COMP_LOOP-3:f2:mul.tmp.mut#19.12, COMP_LOOP-3:f2:mul.tmp.mut#2.12, COMP_LOOP-3:f2:mul.tmp.mut#20.12, COMP_LOOP-3:f2:mul.tmp.mut#21.12, COMP_LOOP-3:f2:mul.tmp.mut#22.12, COMP_LOOP-3:f2:mul.tmp.mut#23.12, COMP_LOOP-3:f2:mul.tmp.mut#24.12, COMP_LOOP-3:f2:mul.tmp.mut#3.12, COMP_LOOP-3:f2:mul.tmp.mut#4.12, COMP_LOOP-3:f2:mul.tmp.mut#5.12, COMP_LOOP-3:f2:mul.tmp.mut#6.12, COMP_LOOP-3:f2:mul.tmp.mut#7.12, COMP_LOOP-3:f2:mul.tmp.mut#8.12, COMP_LOOP-3:f2:mul.tmp.mut#9.12, COMP_LOOP-3:f2:mul.tmp.mut.12' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.13' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.13, COMP_LOOP-3:f2:mul.tmp.mut#10.13, COMP_LOOP-3:f2:mul.tmp.mut#11.13, COMP_LOOP-3:f2:mul.tmp.mut#12.13, COMP_LOOP-3:f2:mul.tmp.mut#13.13, COMP_LOOP-3:f2:mul.tmp.mut#14.13, COMP_LOOP-3:f2:mul.tmp.mut#15.13, COMP_LOOP-3:f2:mul.tmp.mut#16.13, COMP_LOOP-3:f2:mul.tmp.mut#17.13, COMP_LOOP-3:f2:mul.tmp.mut#18.13, COMP_LOOP-3:f2:mul.tmp.mut#19.13, COMP_LOOP-3:f2:mul.tmp.mut#2.13, COMP_LOOP-3:f2:mul.tmp.mut#20.13, COMP_LOOP-3:f2:mul.tmp.mut#21.13, COMP_LOOP-3:f2:mul.tmp.mut#22.13, COMP_LOOP-3:f2:mul.tmp.mut#23.13, COMP_LOOP-3:f2:mul.tmp.mut#24.13, COMP_LOOP-3:f2:mul.tmp.mut#3.13, COMP_LOOP-3:f2:mul.tmp.mut#4.13, COMP_LOOP-3:f2:mul.tmp.mut#5.13, COMP_LOOP-3:f2:mul.tmp.mut#6.13, COMP_LOOP-3:f2:mul.tmp.mut#7.13, COMP_LOOP-3:f2:mul.tmp.mut#8.13, COMP_LOOP-3:f2:mul.tmp.mut#9.13, COMP_LOOP-3:f2:mul.tmp.mut.13' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.14' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.14, COMP_LOOP-3:f2:mul.tmp.mut#10.14, COMP_LOOP-3:f2:mul.tmp.mut#11.14, COMP_LOOP-3:f2:mul.tmp.mut#12.14, COMP_LOOP-3:f2:mul.tmp.mut#13.14, COMP_LOOP-3:f2:mul.tmp.mut#14.14, COMP_LOOP-3:f2:mul.tmp.mut#15.14, COMP_LOOP-3:f2:mul.tmp.mut#16.14, COMP_LOOP-3:f2:mul.tmp.mut#17.14, COMP_LOOP-3:f2:mul.tmp.mut#18.14, COMP_LOOP-3:f2:mul.tmp.mut#19.14, COMP_LOOP-3:f2:mul.tmp.mut#2.14, COMP_LOOP-3:f2:mul.tmp.mut#20.14, COMP_LOOP-3:f2:mul.tmp.mut#21.14, COMP_LOOP-3:f2:mul.tmp.mut#22.14, COMP_LOOP-3:f2:mul.tmp.mut#23.14, COMP_LOOP-3:f2:mul.tmp.mut#24.14, COMP_LOOP-3:f2:mul.tmp.mut#3.14, COMP_LOOP-3:f2:mul.tmp.mut#4.14, COMP_LOOP-3:f2:mul.tmp.mut#5.14, COMP_LOOP-3:f2:mul.tmp.mut#6.14, COMP_LOOP-3:f2:mul.tmp.mut#7.14, COMP_LOOP-3:f2:mul.tmp.mut#8.14, COMP_LOOP-3:f2:mul.tmp.mut#9.14, COMP_LOOP-3:f2:mul.tmp.mut.14' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.15' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.15, COMP_LOOP-3:f2:mul.tmp.mut#10.15, COMP_LOOP-3:f2:mul.tmp.mut#11.15, COMP_LOOP-3:f2:mul.tmp.mut#12.15, COMP_LOOP-3:f2:mul.tmp.mut#13.15, COMP_LOOP-3:f2:mul.tmp.mut#14.15, COMP_LOOP-3:f2:mul.tmp.mut#15.15, COMP_LOOP-3:f2:mul.tmp.mut#16.15, COMP_LOOP-3:f2:mul.tmp.mut#17.15, COMP_LOOP-3:f2:mul.tmp.mut#18.15, COMP_LOOP-3:f2:mul.tmp.mut#19.15, COMP_LOOP-3:f2:mul.tmp.mut#2.15, COMP_LOOP-3:f2:mul.tmp.mut#20.15, COMP_LOOP-3:f2:mul.tmp.mut#21.15, COMP_LOOP-3:f2:mul.tmp.mut#22.15, COMP_LOOP-3:f2:mul.tmp.mut#23.15, COMP_LOOP-3:f2:mul.tmp.mut#24.15, COMP_LOOP-3:f2:mul.tmp.mut#3.15, COMP_LOOP-3:f2:mul.tmp.mut#4.15, COMP_LOOP-3:f2:mul.tmp.mut#5.15, COMP_LOOP-3:f2:mul.tmp.mut#6.15, COMP_LOOP-3:f2:mul.tmp.mut#7.15, COMP_LOOP-3:f2:mul.tmp.mut#8.15, COMP_LOOP-3:f2:mul.tmp.mut#9.15, COMP_LOOP-3:f2:mul.tmp.mut.15' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.16' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.16, COMP_LOOP-3:f2:mul.tmp.mut#10.16, COMP_LOOP-3:f2:mul.tmp.mut#11.16, COMP_LOOP-3:f2:mul.tmp.mut#12.16, COMP_LOOP-3:f2:mul.tmp.mut#13.16, COMP_LOOP-3:f2:mul.tmp.mut#14.16, COMP_LOOP-3:f2:mul.tmp.mut#15.16, COMP_LOOP-3:f2:mul.tmp.mut#16.16, COMP_LOOP-3:f2:mul.tmp.mut#17.16, COMP_LOOP-3:f2:mul.tmp.mut#18.16, COMP_LOOP-3:f2:mul.tmp.mut#19.16, COMP_LOOP-3:f2:mul.tmp.mut#2.16, COMP_LOOP-3:f2:mul.tmp.mut#20.16, COMP_LOOP-3:f2:mul.tmp.mut#21.16, COMP_LOOP-3:f2:mul.tmp.mut#22.16, COMP_LOOP-3:f2:mul.tmp.mut#23.16, COMP_LOOP-3:f2:mul.tmp.mut#24.16, COMP_LOOP-3:f2:mul.tmp.mut#3.16, COMP_LOOP-3:f2:mul.tmp.mut#4.16, COMP_LOOP-3:f2:mul.tmp.mut#5.16, COMP_LOOP-3:f2:mul.tmp.mut#6.16, COMP_LOOP-3:f2:mul.tmp.mut#7.16, COMP_LOOP-3:f2:mul.tmp.mut#8.16, COMP_LOOP-3:f2:mul.tmp.mut#9.16, COMP_LOOP-3:f2:mul.tmp.mut.16' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.17' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.17, COMP_LOOP-3:f2:mul.tmp.mut#10.17, COMP_LOOP-3:f2:mul.tmp.mut#11.17, COMP_LOOP-3:f2:mul.tmp.mut#12.17, COMP_LOOP-3:f2:mul.tmp.mut#13.17, COMP_LOOP-3:f2:mul.tmp.mut#14.17, COMP_LOOP-3:f2:mul.tmp.mut#15.17, COMP_LOOP-3:f2:mul.tmp.mut#16.17, COMP_LOOP-3:f2:mul.tmp.mut#17.17, COMP_LOOP-3:f2:mul.tmp.mut#18.17, COMP_LOOP-3:f2:mul.tmp.mut#19.17, COMP_LOOP-3:f2:mul.tmp.mut#2.17, COMP_LOOP-3:f2:mul.tmp.mut#20.17, COMP_LOOP-3:f2:mul.tmp.mut#21.17, COMP_LOOP-3:f2:mul.tmp.mut#22.17, COMP_LOOP-3:f2:mul.tmp.mut#23.17, COMP_LOOP-3:f2:mul.tmp.mut#24.17, COMP_LOOP-3:f2:mul.tmp.mut#3.17, COMP_LOOP-3:f2:mul.tmp.mut#4.17, COMP_LOOP-3:f2:mul.tmp.mut#5.17, COMP_LOOP-3:f2:mul.tmp.mut#6.17, COMP_LOOP-3:f2:mul.tmp.mut#7.17, COMP_LOOP-3:f2:mul.tmp.mut#8.17, COMP_LOOP-3:f2:mul.tmp.mut#9.17, COMP_LOOP-3:f2:mul.tmp.mut.17' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.18' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.18, COMP_LOOP-3:f2:mul.tmp.mut#10.18, COMP_LOOP-3:f2:mul.tmp.mut#11.18, COMP_LOOP-3:f2:mul.tmp.mut#12.18, COMP_LOOP-3:f2:mul.tmp.mut#13.18, COMP_LOOP-3:f2:mul.tmp.mut#14.18, COMP_LOOP-3:f2:mul.tmp.mut#15.18, COMP_LOOP-3:f2:mul.tmp.mut#16.18, COMP_LOOP-3:f2:mul.tmp.mut#17.18, COMP_LOOP-3:f2:mul.tmp.mut#18.18, COMP_LOOP-3:f2:mul.tmp.mut#19.18, COMP_LOOP-3:f2:mul.tmp.mut#2.18, COMP_LOOP-3:f2:mul.tmp.mut#20.18, COMP_LOOP-3:f2:mul.tmp.mut#21.18, COMP_LOOP-3:f2:mul.tmp.mut#22.18, COMP_LOOP-3:f2:mul.tmp.mut#23.18, COMP_LOOP-3:f2:mul.tmp.mut#24.18, COMP_LOOP-3:f2:mul.tmp.mut#3.18, COMP_LOOP-3:f2:mul.tmp.mut#4.18, COMP_LOOP-3:f2:mul.tmp.mut#5.18, COMP_LOOP-3:f2:mul.tmp.mut#6.18, COMP_LOOP-3:f2:mul.tmp.mut#7.18, COMP_LOOP-3:f2:mul.tmp.mut#8.18, COMP_LOOP-3:f2:mul.tmp.mut#9.18, COMP_LOOP-3:f2:mul.tmp.mut.18' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.19' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.19, COMP_LOOP-3:f2:mul.tmp.mut#10.19, COMP_LOOP-3:f2:mul.tmp.mut#11.19, COMP_LOOP-3:f2:mul.tmp.mut#12.19, COMP_LOOP-3:f2:mul.tmp.mut#13.19, COMP_LOOP-3:f2:mul.tmp.mut#14.19, COMP_LOOP-3:f2:mul.tmp.mut#15.19, COMP_LOOP-3:f2:mul.tmp.mut#16.19, COMP_LOOP-3:f2:mul.tmp.mut#17.19, COMP_LOOP-3:f2:mul.tmp.mut#18.19, COMP_LOOP-3:f2:mul.tmp.mut#19.19, COMP_LOOP-3:f2:mul.tmp.mut#2.19, COMP_LOOP-3:f2:mul.tmp.mut#20.19, COMP_LOOP-3:f2:mul.tmp.mut#21.19, COMP_LOOP-3:f2:mul.tmp.mut#22.19, COMP_LOOP-3:f2:mul.tmp.mut#23.19, COMP_LOOP-3:f2:mul.tmp.mut#24.19, COMP_LOOP-3:f2:mul.tmp.mut#3.19, COMP_LOOP-3:f2:mul.tmp.mut#4.19, COMP_LOOP-3:f2:mul.tmp.mut#5.19, COMP_LOOP-3:f2:mul.tmp.mut#6.19, COMP_LOOP-3:f2:mul.tmp.mut#7.19, COMP_LOOP-3:f2:mul.tmp.mut#8.19, COMP_LOOP-3:f2:mul.tmp.mut#9.19, COMP_LOOP-3:f2:mul.tmp.mut.19' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.2' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.2, COMP_LOOP-3:f2:mul.tmp.mut#10.2, COMP_LOOP-3:f2:mul.tmp.mut#11.2, COMP_LOOP-3:f2:mul.tmp.mut#12.2, COMP_LOOP-3:f2:mul.tmp.mut#13.2, COMP_LOOP-3:f2:mul.tmp.mut#14.2, COMP_LOOP-3:f2:mul.tmp.mut#15.2, COMP_LOOP-3:f2:mul.tmp.mut#16.2, COMP_LOOP-3:f2:mul.tmp.mut#17.2, COMP_LOOP-3:f2:mul.tmp.mut#18.2, COMP_LOOP-3:f2:mul.tmp.mut#19.2, COMP_LOOP-3:f2:mul.tmp.mut#2.2, COMP_LOOP-3:f2:mul.tmp.mut#20.2, COMP_LOOP-3:f2:mul.tmp.mut#21.2, COMP_LOOP-3:f2:mul.tmp.mut#22.2, COMP_LOOP-3:f2:mul.tmp.mut#23.2, COMP_LOOP-3:f2:mul.tmp.mut#24.2, COMP_LOOP-3:f2:mul.tmp.mut#3.2, COMP_LOOP-3:f2:mul.tmp.mut#4.2, COMP_LOOP-3:f2:mul.tmp.mut#5.2, COMP_LOOP-3:f2:mul.tmp.mut#6.2, COMP_LOOP-3:f2:mul.tmp.mut#7.2, COMP_LOOP-3:f2:mul.tmp.mut#8.2, COMP_LOOP-3:f2:mul.tmp.mut#9.2, COMP_LOOP-3:f2:mul.tmp.mut.2' (24 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4044.39 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.20' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.20, COMP_LOOP-3:f2:mul.tmp.mut#10.20, COMP_LOOP-3:f2:mul.tmp.mut#11.20, COMP_LOOP-3:f2:mul.tmp.mut#12.20, COMP_LOOP-3:f2:mul.tmp.mut#13.20, COMP_LOOP-3:f2:mul.tmp.mut#14.20, COMP_LOOP-3:f2:mul.tmp.mut#15.20, COMP_LOOP-3:f2:mul.tmp.mut#16.20, COMP_LOOP-3:f2:mul.tmp.mut#17.20, COMP_LOOP-3:f2:mul.tmp.mut#18.20, COMP_LOOP-3:f2:mul.tmp.mut#19.20, COMP_LOOP-3:f2:mul.tmp.mut#2.20, COMP_LOOP-3:f2:mul.tmp.mut#20.20, COMP_LOOP-3:f2:mul.tmp.mut#21.20, COMP_LOOP-3:f2:mul.tmp.mut#22.20, COMP_LOOP-3:f2:mul.tmp.mut#23.20, COMP_LOOP-3:f2:mul.tmp.mut#24.20, COMP_LOOP-3:f2:mul.tmp.mut#3.20, COMP_LOOP-3:f2:mul.tmp.mut#4.20, COMP_LOOP-3:f2:mul.tmp.mut#5.20, COMP_LOOP-3:f2:mul.tmp.mut#6.20, COMP_LOOP-3:f2:mul.tmp.mut#7.20, COMP_LOOP-3:f2:mul.tmp.mut#8.20, COMP_LOOP-3:f2:mul.tmp.mut#9.20, COMP_LOOP-3:f2:mul.tmp.mut.20' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.21' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.21, COMP_LOOP-3:f2:mul.tmp.mut#10.21, COMP_LOOP-3:f2:mul.tmp.mut#11.21, COMP_LOOP-3:f2:mul.tmp.mut#12.21, COMP_LOOP-3:f2:mul.tmp.mut#13.21, COMP_LOOP-3:f2:mul.tmp.mut#14.21, COMP_LOOP-3:f2:mul.tmp.mut#15.21, COMP_LOOP-3:f2:mul.tmp.mut#16.21, COMP_LOOP-3:f2:mul.tmp.mut#17.21, COMP_LOOP-3:f2:mul.tmp.mut#18.21, COMP_LOOP-3:f2:mul.tmp.mut#19.21, COMP_LOOP-3:f2:mul.tmp.mut#2.21, COMP_LOOP-3:f2:mul.tmp.mut#20.21, COMP_LOOP-3:f2:mul.tmp.mut#21.21, COMP_LOOP-3:f2:mul.tmp.mut#22.21, COMP_LOOP-3:f2:mul.tmp.mut#23.21, COMP_LOOP-3:f2:mul.tmp.mut#24.21, COMP_LOOP-3:f2:mul.tmp.mut#3.21, COMP_LOOP-3:f2:mul.tmp.mut#4.21, COMP_LOOP-3:f2:mul.tmp.mut#5.21, COMP_LOOP-3:f2:mul.tmp.mut#6.21, COMP_LOOP-3:f2:mul.tmp.mut#7.21, COMP_LOOP-3:f2:mul.tmp.mut#8.21, COMP_LOOP-3:f2:mul.tmp.mut#9.21, COMP_LOOP-3:f2:mul.tmp.mut.21' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.22' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.22, COMP_LOOP-3:f2:mul.tmp.mut#10.22, COMP_LOOP-3:f2:mul.tmp.mut#11.22, COMP_LOOP-3:f2:mul.tmp.mut#12.22, COMP_LOOP-3:f2:mul.tmp.mut#13.22, COMP_LOOP-3:f2:mul.tmp.mut#14.22, COMP_LOOP-3:f2:mul.tmp.mut#15.22, COMP_LOOP-3:f2:mul.tmp.mut#16.22, COMP_LOOP-3:f2:mul.tmp.mut#17.22, COMP_LOOP-3:f2:mul.tmp.mut#18.22, COMP_LOOP-3:f2:mul.tmp.mut#19.22, COMP_LOOP-3:f2:mul.tmp.mut#2.22, COMP_LOOP-3:f2:mul.tmp.mut#20.22, COMP_LOOP-3:f2:mul.tmp.mut#21.22, COMP_LOOP-3:f2:mul.tmp.mut#22.22, COMP_LOOP-3:f2:mul.tmp.mut#23.22, COMP_LOOP-3:f2:mul.tmp.mut#24.22, COMP_LOOP-3:f2:mul.tmp.mut#3.22, COMP_LOOP-3:f2:mul.tmp.mut#4.22, COMP_LOOP-3:f2:mul.tmp.mut#5.22, COMP_LOOP-3:f2:mul.tmp.mut#6.22, COMP_LOOP-3:f2:mul.tmp.mut#7.22, COMP_LOOP-3:f2:mul.tmp.mut#8.22, COMP_LOOP-3:f2:mul.tmp.mut#9.22, COMP_LOOP-3:f2:mul.tmp.mut.22' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.23' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.23, COMP_LOOP-3:f2:mul.tmp.mut#10.23, COMP_LOOP-3:f2:mul.tmp.mut#11.23, COMP_LOOP-3:f2:mul.tmp.mut#12.23, COMP_LOOP-3:f2:mul.tmp.mut#13.23, COMP_LOOP-3:f2:mul.tmp.mut#14.23, COMP_LOOP-3:f2:mul.tmp.mut#15.23, COMP_LOOP-3:f2:mul.tmp.mut#16.23, COMP_LOOP-3:f2:mul.tmp.mut#17.23, COMP_LOOP-3:f2:mul.tmp.mut#18.23, COMP_LOOP-3:f2:mul.tmp.mut#19.23, COMP_LOOP-3:f2:mul.tmp.mut#2.23, COMP_LOOP-3:f2:mul.tmp.mut#20.23, COMP_LOOP-3:f2:mul.tmp.mut#21.23, COMP_LOOP-3:f2:mul.tmp.mut#22.23, COMP_LOOP-3:f2:mul.tmp.mut#23.23, COMP_LOOP-3:f2:mul.tmp.mut#24.23, COMP_LOOP-3:f2:mul.tmp.mut#3.23, COMP_LOOP-3:f2:mul.tmp.mut#4.23, COMP_LOOP-3:f2:mul.tmp.mut#5.23, COMP_LOOP-3:f2:mul.tmp.mut#6.23, COMP_LOOP-3:f2:mul.tmp.mut#7.23, COMP_LOOP-3:f2:mul.tmp.mut#8.23, COMP_LOOP-3:f2:mul.tmp.mut#9.23, COMP_LOOP-3:f2:mul.tmp.mut.23' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.24' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.24, COMP_LOOP-3:f2:mul.tmp.mut#10.24, COMP_LOOP-3:f2:mul.tmp.mut#11.24, COMP_LOOP-3:f2:mul.tmp.mut#12.24, COMP_LOOP-3:f2:mul.tmp.mut#13.24, COMP_LOOP-3:f2:mul.tmp.mut#14.24, COMP_LOOP-3:f2:mul.tmp.mut#15.24, COMP_LOOP-3:f2:mul.tmp.mut#16.24, COMP_LOOP-3:f2:mul.tmp.mut#17.24, COMP_LOOP-3:f2:mul.tmp.mut#18.24, COMP_LOOP-3:f2:mul.tmp.mut#19.24, COMP_LOOP-3:f2:mul.tmp.mut#2.24, COMP_LOOP-3:f2:mul.tmp.mut#20.24, COMP_LOOP-3:f2:mul.tmp.mut#21.24, COMP_LOOP-3:f2:mul.tmp.mut#22.24, COMP_LOOP-3:f2:mul.tmp.mut#23.24, COMP_LOOP-3:f2:mul.tmp.mut#24.24, COMP_LOOP-3:f2:mul.tmp.mut#3.24, COMP_LOOP-3:f2:mul.tmp.mut#4.24, COMP_LOOP-3:f2:mul.tmp.mut#5.24, COMP_LOOP-3:f2:mul.tmp.mut#6.24, COMP_LOOP-3:f2:mul.tmp.mut#7.24, COMP_LOOP-3:f2:mul.tmp.mut#8.24, COMP_LOOP-3:f2:mul.tmp.mut#9.24, COMP_LOOP-3:f2:mul.tmp.mut.24' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.3' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.3, COMP_LOOP-3:f2:mul.tmp.mut#10.3, COMP_LOOP-3:f2:mul.tmp.mut#11.3, COMP_LOOP-3:f2:mul.tmp.mut#12.3, COMP_LOOP-3:f2:mul.tmp.mut#13.3, COMP_LOOP-3:f2:mul.tmp.mut#14.3, COMP_LOOP-3:f2:mul.tmp.mut#15.3, COMP_LOOP-3:f2:mul.tmp.mut#16.3, COMP_LOOP-3:f2:mul.tmp.mut#17.3, COMP_LOOP-3:f2:mul.tmp.mut#18.3, COMP_LOOP-3:f2:mul.tmp.mut#19.3, COMP_LOOP-3:f2:mul.tmp.mut#2.3, COMP_LOOP-3:f2:mul.tmp.mut#20.3, COMP_LOOP-3:f2:mul.tmp.mut#21.3, COMP_LOOP-3:f2:mul.tmp.mut#22.3, COMP_LOOP-3:f2:mul.tmp.mut#23.3, COMP_LOOP-3:f2:mul.tmp.mut#24.3, COMP_LOOP-3:f2:mul.tmp.mut#3.3, COMP_LOOP-3:f2:mul.tmp.mut#4.3, COMP_LOOP-3:f2:mul.tmp.mut#5.3, COMP_LOOP-3:f2:mul.tmp.mut#6.3, COMP_LOOP-3:f2:mul.tmp.mut#7.3, COMP_LOOP-3:f2:mul.tmp.mut#8.3, COMP_LOOP-3:f2:mul.tmp.mut#9.3, COMP_LOOP-3:f2:mul.tmp.mut.3' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.4' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.4, COMP_LOOP-3:f2:mul.tmp.mut#10.4, COMP_LOOP-3:f2:mul.tmp.mut#11.4, COMP_LOOP-3:f2:mul.tmp.mut#12.4, COMP_LOOP-3:f2:mul.tmp.mut#13.4, COMP_LOOP-3:f2:mul.tmp.mut#14.4, COMP_LOOP-3:f2:mul.tmp.mut#15.4, COMP_LOOP-3:f2:mul.tmp.mut#16.4, COMP_LOOP-3:f2:mul.tmp.mut#17.4, COMP_LOOP-3:f2:mul.tmp.mut#18.4, COMP_LOOP-3:f2:mul.tmp.mut#19.4, COMP_LOOP-3:f2:mul.tmp.mut#2.4, COMP_LOOP-3:f2:mul.tmp.mut#20.4, COMP_LOOP-3:f2:mul.tmp.mut#21.4, COMP_LOOP-3:f2:mul.tmp.mut#22.4, COMP_LOOP-3:f2:mul.tmp.mut#23.4, COMP_LOOP-3:f2:mul.tmp.mut#24.4, COMP_LOOP-3:f2:mul.tmp.mut#3.4, COMP_LOOP-3:f2:mul.tmp.mut#4.4, COMP_LOOP-3:f2:mul.tmp.mut#5.4, COMP_LOOP-3:f2:mul.tmp.mut#6.4, COMP_LOOP-3:f2:mul.tmp.mut#7.4, COMP_LOOP-3:f2:mul.tmp.mut#8.4, COMP_LOOP-3:f2:mul.tmp.mut#9.4, COMP_LOOP-3:f2:mul.tmp.mut.4' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.5' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.5, COMP_LOOP-3:f2:mul.tmp.mut#10.5, COMP_LOOP-3:f2:mul.tmp.mut#11.5, COMP_LOOP-3:f2:mul.tmp.mut#12.5, COMP_LOOP-3:f2:mul.tmp.mut#13.5, COMP_LOOP-3:f2:mul.tmp.mut#14.5, COMP_LOOP-3:f2:mul.tmp.mut#15.5, COMP_LOOP-3:f2:mul.tmp.mut#16.5, COMP_LOOP-3:f2:mul.tmp.mut#17.5, COMP_LOOP-3:f2:mul.tmp.mut#18.5, COMP_LOOP-3:f2:mul.tmp.mut#19.5, COMP_LOOP-3:f2:mul.tmp.mut#2.5, COMP_LOOP-3:f2:mul.tmp.mut#20.5, COMP_LOOP-3:f2:mul.tmp.mut#21.5, COMP_LOOP-3:f2:mul.tmp.mut#22.5, COMP_LOOP-3:f2:mul.tmp.mut#23.5, COMP_LOOP-3:f2:mul.tmp.mut#24.5, COMP_LOOP-3:f2:mul.tmp.mut#3.5, COMP_LOOP-3:f2:mul.tmp.mut#4.5, COMP_LOOP-3:f2:mul.tmp.mut#5.5, COMP_LOOP-3:f2:mul.tmp.mut#6.5, COMP_LOOP-3:f2:mul.tmp.mut#7.5, COMP_LOOP-3:f2:mul.tmp.mut#8.5, COMP_LOOP-3:f2:mul.tmp.mut#9.5, COMP_LOOP-3:f2:mul.tmp.mut.5' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.6' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.6, COMP_LOOP-3:f2:mul.tmp.mut#10.6, COMP_LOOP-3:f2:mul.tmp.mut#11.6, COMP_LOOP-3:f2:mul.tmp.mut#12.6, COMP_LOOP-3:f2:mul.tmp.mut#13.6, COMP_LOOP-3:f2:mul.tmp.mut#14.6, COMP_LOOP-3:f2:mul.tmp.mut#15.6, COMP_LOOP-3:f2:mul.tmp.mut#16.6, COMP_LOOP-3:f2:mul.tmp.mut#17.6, COMP_LOOP-3:f2:mul.tmp.mut#18.6, COMP_LOOP-3:f2:mul.tmp.mut#19.6, COMP_LOOP-3:f2:mul.tmp.mut#2.6, COMP_LOOP-3:f2:mul.tmp.mut#20.6, COMP_LOOP-3:f2:mul.tmp.mut#21.6, COMP_LOOP-3:f2:mul.tmp.mut#22.6, COMP_LOOP-3:f2:mul.tmp.mut#23.6, COMP_LOOP-3:f2:mul.tmp.mut#24.6, COMP_LOOP-3:f2:mul.tmp.mut#3.6, COMP_LOOP-3:f2:mul.tmp.mut#4.6, COMP_LOOP-3:f2:mul.tmp.mut#5.6, COMP_LOOP-3:f2:mul.tmp.mut#6.6, COMP_LOOP-3:f2:mul.tmp.mut#7.6, COMP_LOOP-3:f2:mul.tmp.mut#8.6, COMP_LOOP-3:f2:mul.tmp.mut#9.6, COMP_LOOP-3:f2:mul.tmp.mut.6' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.7' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.7, COMP_LOOP-3:f2:mul.tmp.mut#10.7, COMP_LOOP-3:f2:mul.tmp.mut#11.7, COMP_LOOP-3:f2:mul.tmp.mut#12.7, COMP_LOOP-3:f2:mul.tmp.mut#13.7, COMP_LOOP-3:f2:mul.tmp.mut#14.7, COMP_LOOP-3:f2:mul.tmp.mut#15.7, COMP_LOOP-3:f2:mul.tmp.mut#16.7, COMP_LOOP-3:f2:mul.tmp.mut#17.7, COMP_LOOP-3:f2:mul.tmp.mut#18.7, COMP_LOOP-3:f2:mul.tmp.mut#19.7, COMP_LOOP-3:f2:mul.tmp.mut#2.7, COMP_LOOP-3:f2:mul.tmp.mut#20.7, COMP_LOOP-3:f2:mul.tmp.mut#21.7, COMP_LOOP-3:f2:mul.tmp.mut#22.7, COMP_LOOP-3:f2:mul.tmp.mut#23.7, COMP_LOOP-3:f2:mul.tmp.mut#24.7, COMP_LOOP-3:f2:mul.tmp.mut#3.7, COMP_LOOP-3:f2:mul.tmp.mut#4.7, COMP_LOOP-3:f2:mul.tmp.mut#5.7, COMP_LOOP-3:f2:mul.tmp.mut#6.7, COMP_LOOP-3:f2:mul.tmp.mut#7.7, COMP_LOOP-3:f2:mul.tmp.mut#8.7, COMP_LOOP-3:f2:mul.tmp.mut#9.7, COMP_LOOP-3:f2:mul.tmp.mut.7' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.8' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.8, COMP_LOOP-3:f2:mul.tmp.mut#10.8, COMP_LOOP-3:f2:mul.tmp.mut#11.8, COMP_LOOP-3:f2:mul.tmp.mut#12.8, COMP_LOOP-3:f2:mul.tmp.mut#13.8, COMP_LOOP-3:f2:mul.tmp.mut#14.8, COMP_LOOP-3:f2:mul.tmp.mut#15.8, COMP_LOOP-3:f2:mul.tmp.mut#16.8, COMP_LOOP-3:f2:mul.tmp.mut#17.8, COMP_LOOP-3:f2:mul.tmp.mut#18.8, COMP_LOOP-3:f2:mul.tmp.mut#19.8, COMP_LOOP-3:f2:mul.tmp.mut#2.8, COMP_LOOP-3:f2:mul.tmp.mut#20.8, COMP_LOOP-3:f2:mul.tmp.mut#21.8, COMP_LOOP-3:f2:mul.tmp.mut#22.8, COMP_LOOP-3:f2:mul.tmp.mut#23.8, COMP_LOOP-3:f2:mul.tmp.mut#24.8, COMP_LOOP-3:f2:mul.tmp.mut#3.8, COMP_LOOP-3:f2:mul.tmp.mut#4.8, COMP_LOOP-3:f2:mul.tmp.mut#5.8, COMP_LOOP-3:f2:mul.tmp.mut#6.8, COMP_LOOP-3:f2:mul.tmp.mut#7.8, COMP_LOOP-3:f2:mul.tmp.mut#8.8, COMP_LOOP-3:f2:mul.tmp.mut#9.8, COMP_LOOP-3:f2:mul.tmp.mut.8' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-3:f2:mul.tmp.mut#1.9' for variables 'COMP_LOOP-3:f2:mul.tmp.mut#1.9, COMP_LOOP-3:f2:mul.tmp.mut#10.9, COMP_LOOP-3:f2:mul.tmp.mut#11.9, COMP_LOOP-3:f2:mul.tmp.mut#12.9, COMP_LOOP-3:f2:mul.tmp.mut#13.9, COMP_LOOP-3:f2:mul.tmp.mut#14.9, COMP_LOOP-3:f2:mul.tmp.mut#15.9, COMP_LOOP-3:f2:mul.tmp.mut#16.9, COMP_LOOP-3:f2:mul.tmp.mut#17.9, COMP_LOOP-3:f2:mul.tmp.mut#18.9, COMP_LOOP-3:f2:mul.tmp.mut#19.9, COMP_LOOP-3:f2:mul.tmp.mut#2.9, COMP_LOOP-3:f2:mul.tmp.mut#20.9, COMP_LOOP-3:f2:mul.tmp.mut#21.9, COMP_LOOP-3:f2:mul.tmp.mut#22.9, COMP_LOOP-3:f2:mul.tmp.mut#23.9, COMP_LOOP-3:f2:mul.tmp.mut#24.9, COMP_LOOP-3:f2:mul.tmp.mut#3.9, COMP_LOOP-3:f2:mul.tmp.mut#4.9, COMP_LOOP-3:f2:mul.tmp.mut#5.9, COMP_LOOP-3:f2:mul.tmp.mut#6.9, COMP_LOOP-3:f2:mul.tmp.mut#7.9, COMP_LOOP-3:f2:mul.tmp.mut#8.9, COMP_LOOP-3:f2:mul.tmp.mut#9.9, COMP_LOOP-3:f2:mul.tmp.mut.9' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.10' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.10, COMP_LOOP-4:f2:mul.tmp.mut#10.10, COMP_LOOP-4:f2:mul.tmp.mut#11.10, COMP_LOOP-4:f2:mul.tmp.mut#12.10, COMP_LOOP-4:f2:mul.tmp.mut#13.10, COMP_LOOP-4:f2:mul.tmp.mut#14.10, COMP_LOOP-4:f2:mul.tmp.mut#15.10, COMP_LOOP-4:f2:mul.tmp.mut#16.10, COMP_LOOP-4:f2:mul.tmp.mut#17.10, COMP_LOOP-4:f2:mul.tmp.mut#18.10, COMP_LOOP-4:f2:mul.tmp.mut#19.10, COMP_LOOP-4:f2:mul.tmp.mut#2.10, COMP_LOOP-4:f2:mul.tmp.mut#20.10, COMP_LOOP-4:f2:mul.tmp.mut#21.10, COMP_LOOP-4:f2:mul.tmp.mut#22.10, COMP_LOOP-4:f2:mul.tmp.mut#23.10, COMP_LOOP-4:f2:mul.tmp.mut#24.10, COMP_LOOP-4:f2:mul.tmp.mut#3.10, COMP_LOOP-4:f2:mul.tmp.mut#4.10, COMP_LOOP-4:f2:mul.tmp.mut#5.10, COMP_LOOP-4:f2:mul.tmp.mut#6.10, COMP_LOOP-4:f2:mul.tmp.mut#7.10, COMP_LOOP-4:f2:mul.tmp.mut#8.10, COMP_LOOP-4:f2:mul.tmp.mut#9.10, COMP_LOOP-4:f2:mul.tmp.mut.10' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.11' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.11, COMP_LOOP-4:f2:mul.tmp.mut#10.11, COMP_LOOP-4:f2:mul.tmp.mut#11.11, COMP_LOOP-4:f2:mul.tmp.mut#12.11, COMP_LOOP-4:f2:mul.tmp.mut#13.11, COMP_LOOP-4:f2:mul.tmp.mut#14.11, COMP_LOOP-4:f2:mul.tmp.mut#15.11, COMP_LOOP-4:f2:mul.tmp.mut#16.11, COMP_LOOP-4:f2:mul.tmp.mut#17.11, COMP_LOOP-4:f2:mul.tmp.mut#18.11, COMP_LOOP-4:f2:mul.tmp.mut#19.11, COMP_LOOP-4:f2:mul.tmp.mut#2.11, COMP_LOOP-4:f2:mul.tmp.mut#20.11, COMP_LOOP-4:f2:mul.tmp.mut#21.11, COMP_LOOP-4:f2:mul.tmp.mut#22.11, COMP_LOOP-4:f2:mul.tmp.mut#23.11, COMP_LOOP-4:f2:mul.tmp.mut#24.11, COMP_LOOP-4:f2:mul.tmp.mut#3.11, COMP_LOOP-4:f2:mul.tmp.mut#4.11, COMP_LOOP-4:f2:mul.tmp.mut#5.11, COMP_LOOP-4:f2:mul.tmp.mut#6.11, COMP_LOOP-4:f2:mul.tmp.mut#7.11, COMP_LOOP-4:f2:mul.tmp.mut#8.11, COMP_LOOP-4:f2:mul.tmp.mut#9.11, COMP_LOOP-4:f2:mul.tmp.mut.11' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.12' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.12, COMP_LOOP-4:f2:mul.tmp.mut#10.12, COMP_LOOP-4:f2:mul.tmp.mut#11.12, COMP_LOOP-4:f2:mul.tmp.mut#12.12, COMP_LOOP-4:f2:mul.tmp.mut#13.12, COMP_LOOP-4:f2:mul.tmp.mut#14.12, COMP_LOOP-4:f2:mul.tmp.mut#15.12, COMP_LOOP-4:f2:mul.tmp.mut#16.12, COMP_LOOP-4:f2:mul.tmp.mut#17.12, COMP_LOOP-4:f2:mul.tmp.mut#18.12, COMP_LOOP-4:f2:mul.tmp.mut#19.12, COMP_LOOP-4:f2:mul.tmp.mut#2.12, COMP_LOOP-4:f2:mul.tmp.mut#20.12, COMP_LOOP-4:f2:mul.tmp.mut#21.12, COMP_LOOP-4:f2:mul.tmp.mut#22.12, COMP_LOOP-4:f2:mul.tmp.mut#23.12, COMP_LOOP-4:f2:mul.tmp.mut#24.12, COMP_LOOP-4:f2:mul.tmp.mut#3.12, COMP_LOOP-4:f2:mul.tmp.mut#4.12, COMP_LOOP-4:f2:mul.tmp.mut#5.12, COMP_LOOP-4:f2:mul.tmp.mut#6.12, COMP_LOOP-4:f2:mul.tmp.mut#7.12, COMP_LOOP-4:f2:mul.tmp.mut#8.12, COMP_LOOP-4:f2:mul.tmp.mut#9.12, COMP_LOOP-4:f2:mul.tmp.mut.12' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.13' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.13, COMP_LOOP-4:f2:mul.tmp.mut#10.13, COMP_LOOP-4:f2:mul.tmp.mut#11.13, COMP_LOOP-4:f2:mul.tmp.mut#12.13, COMP_LOOP-4:f2:mul.tmp.mut#13.13, COMP_LOOP-4:f2:mul.tmp.mut#14.13, COMP_LOOP-4:f2:mul.tmp.mut#15.13, COMP_LOOP-4:f2:mul.tmp.mut#16.13, COMP_LOOP-4:f2:mul.tmp.mut#17.13, COMP_LOOP-4:f2:mul.tmp.mut#18.13, COMP_LOOP-4:f2:mul.tmp.mut#19.13, COMP_LOOP-4:f2:mul.tmp.mut#2.13, COMP_LOOP-4:f2:mul.tmp.mut#20.13, COMP_LOOP-4:f2:mul.tmp.mut#21.13, COMP_LOOP-4:f2:mul.tmp.mut#22.13, COMP_LOOP-4:f2:mul.tmp.mut#23.13, COMP_LOOP-4:f2:mul.tmp.mut#24.13, COMP_LOOP-4:f2:mul.tmp.mut#3.13, COMP_LOOP-4:f2:mul.tmp.mut#4.13, COMP_LOOP-4:f2:mul.tmp.mut#5.13, COMP_LOOP-4:f2:mul.tmp.mut#6.13, COMP_LOOP-4:f2:mul.tmp.mut#7.13, COMP_LOOP-4:f2:mul.tmp.mut#8.13, COMP_LOOP-4:f2:mul.tmp.mut#9.13, COMP_LOOP-4:f2:mul.tmp.mut.13' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.14' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.14, COMP_LOOP-4:f2:mul.tmp.mut#10.14, COMP_LOOP-4:f2:mul.tmp.mut#11.14, COMP_LOOP-4:f2:mul.tmp.mut#12.14, COMP_LOOP-4:f2:mul.tmp.mut#13.14, COMP_LOOP-4:f2:mul.tmp.mut#14.14, COMP_LOOP-4:f2:mul.tmp.mut#15.14, COMP_LOOP-4:f2:mul.tmp.mut#16.14, COMP_LOOP-4:f2:mul.tmp.mut#17.14, COMP_LOOP-4:f2:mul.tmp.mut#18.14, COMP_LOOP-4:f2:mul.tmp.mut#19.14, COMP_LOOP-4:f2:mul.tmp.mut#2.14, COMP_LOOP-4:f2:mul.tmp.mut#20.14, COMP_LOOP-4:f2:mul.tmp.mut#21.14, COMP_LOOP-4:f2:mul.tmp.mut#22.14, COMP_LOOP-4:f2:mul.tmp.mut#23.14, COMP_LOOP-4:f2:mul.tmp.mut#24.14, COMP_LOOP-4:f2:mul.tmp.mut#3.14, COMP_LOOP-4:f2:mul.tmp.mut#4.14, COMP_LOOP-4:f2:mul.tmp.mut#5.14, COMP_LOOP-4:f2:mul.tmp.mut#6.14, COMP_LOOP-4:f2:mul.tmp.mut#7.14, COMP_LOOP-4:f2:mul.tmp.mut#8.14, COMP_LOOP-4:f2:mul.tmp.mut#9.14, COMP_LOOP-4:f2:mul.tmp.mut.14' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.15' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.15, COMP_LOOP-4:f2:mul.tmp.mut#10.15, COMP_LOOP-4:f2:mul.tmp.mut#11.15, COMP_LOOP-4:f2:mul.tmp.mut#12.15, COMP_LOOP-4:f2:mul.tmp.mut#13.15, COMP_LOOP-4:f2:mul.tmp.mut#14.15, COMP_LOOP-4:f2:mul.tmp.mut#15.15, COMP_LOOP-4:f2:mul.tmp.mut#16.15, COMP_LOOP-4:f2:mul.tmp.mut#17.15, COMP_LOOP-4:f2:mul.tmp.mut#18.15, COMP_LOOP-4:f2:mul.tmp.mut#19.15, COMP_LOOP-4:f2:mul.tmp.mut#2.15, COMP_LOOP-4:f2:mul.tmp.mut#20.15, COMP_LOOP-4:f2:mul.tmp.mut#21.15, COMP_LOOP-4:f2:mul.tmp.mut#22.15, COMP_LOOP-4:f2:mul.tmp.mut#23.15, COMP_LOOP-4:f2:mul.tmp.mut#24.15, COMP_LOOP-4:f2:mul.tmp.mut#3.15, COMP_LOOP-4:f2:mul.tmp.mut#4.15, COMP_LOOP-4:f2:mul.tmp.mut#5.15, COMP_LOOP-4:f2:mul.tmp.mut#6.15, COMP_LOOP-4:f2:mul.tmp.mut#7.15, COMP_LOOP-4:f2:mul.tmp.mut#8.15, COMP_LOOP-4:f2:mul.tmp.mut#9.15, COMP_LOOP-4:f2:mul.tmp.mut.15' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.16' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.16, COMP_LOOP-4:f2:mul.tmp.mut#10.16, COMP_LOOP-4:f2:mul.tmp.mut#11.16, COMP_LOOP-4:f2:mul.tmp.mut#12.16, COMP_LOOP-4:f2:mul.tmp.mut#13.16, COMP_LOOP-4:f2:mul.tmp.mut#14.16, COMP_LOOP-4:f2:mul.tmp.mut#15.16, COMP_LOOP-4:f2:mul.tmp.mut#16.16, COMP_LOOP-4:f2:mul.tmp.mut#17.16, COMP_LOOP-4:f2:mul.tmp.mut#18.16, COMP_LOOP-4:f2:mul.tmp.mut#19.16, COMP_LOOP-4:f2:mul.tmp.mut#2.16, COMP_LOOP-4:f2:mul.tmp.mut#20.16, COMP_LOOP-4:f2:mul.tmp.mut#21.16, COMP_LOOP-4:f2:mul.tmp.mut#22.16, COMP_LOOP-4:f2:mul.tmp.mut#23.16, COMP_LOOP-4:f2:mul.tmp.mut#24.16, COMP_LOOP-4:f2:mul.tmp.mut#3.16, COMP_LOOP-4:f2:mul.tmp.mut#4.16, COMP_LOOP-4:f2:mul.tmp.mut#5.16, COMP_LOOP-4:f2:mul.tmp.mut#6.16, COMP_LOOP-4:f2:mul.tmp.mut#7.16, COMP_LOOP-4:f2:mul.tmp.mut#8.16, COMP_LOOP-4:f2:mul.tmp.mut#9.16, COMP_LOOP-4:f2:mul.tmp.mut.16' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.17' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.17, COMP_LOOP-4:f2:mul.tmp.mut#10.17, COMP_LOOP-4:f2:mul.tmp.mut#11.17, COMP_LOOP-4:f2:mul.tmp.mut#12.17, COMP_LOOP-4:f2:mul.tmp.mut#13.17, COMP_LOOP-4:f2:mul.tmp.mut#14.17, COMP_LOOP-4:f2:mul.tmp.mut#15.17, COMP_LOOP-4:f2:mul.tmp.mut#16.17, COMP_LOOP-4:f2:mul.tmp.mut#17.17, COMP_LOOP-4:f2:mul.tmp.mut#18.17, COMP_LOOP-4:f2:mul.tmp.mut#19.17, COMP_LOOP-4:f2:mul.tmp.mut#2.17, COMP_LOOP-4:f2:mul.tmp.mut#20.17, COMP_LOOP-4:f2:mul.tmp.mut#21.17, COMP_LOOP-4:f2:mul.tmp.mut#22.17, COMP_LOOP-4:f2:mul.tmp.mut#23.17, COMP_LOOP-4:f2:mul.tmp.mut#24.17, COMP_LOOP-4:f2:mul.tmp.mut#3.17, COMP_LOOP-4:f2:mul.tmp.mut#4.17, COMP_LOOP-4:f2:mul.tmp.mut#5.17, COMP_LOOP-4:f2:mul.tmp.mut#6.17, COMP_LOOP-4:f2:mul.tmp.mut#7.17, COMP_LOOP-4:f2:mul.tmp.mut#8.17, COMP_LOOP-4:f2:mul.tmp.mut#9.17, COMP_LOOP-4:f2:mul.tmp.mut.17' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.18' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.18, COMP_LOOP-4:f2:mul.tmp.mut#10.18, COMP_LOOP-4:f2:mul.tmp.mut#11.18, COMP_LOOP-4:f2:mul.tmp.mut#12.18, COMP_LOOP-4:f2:mul.tmp.mut#13.18, COMP_LOOP-4:f2:mul.tmp.mut#14.18, COMP_LOOP-4:f2:mul.tmp.mut#15.18, COMP_LOOP-4:f2:mul.tmp.mut#16.18, COMP_LOOP-4:f2:mul.tmp.mut#17.18, COMP_LOOP-4:f2:mul.tmp.mut#18.18, COMP_LOOP-4:f2:mul.tmp.mut#19.18, COMP_LOOP-4:f2:mul.tmp.mut#2.18, COMP_LOOP-4:f2:mul.tmp.mut#20.18, COMP_LOOP-4:f2:mul.tmp.mut#21.18, COMP_LOOP-4:f2:mul.tmp.mut#22.18, COMP_LOOP-4:f2:mul.tmp.mut#23.18, COMP_LOOP-4:f2:mul.tmp.mut#24.18, COMP_LOOP-4:f2:mul.tmp.mut#3.18, COMP_LOOP-4:f2:mul.tmp.mut#4.18, COMP_LOOP-4:f2:mul.tmp.mut#5.18, COMP_LOOP-4:f2:mul.tmp.mut#6.18, COMP_LOOP-4:f2:mul.tmp.mut#7.18, COMP_LOOP-4:f2:mul.tmp.mut#8.18, COMP_LOOP-4:f2:mul.tmp.mut#9.18, COMP_LOOP-4:f2:mul.tmp.mut.18' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.19' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.19, COMP_LOOP-4:f2:mul.tmp.mut#10.19, COMP_LOOP-4:f2:mul.tmp.mut#11.19, COMP_LOOP-4:f2:mul.tmp.mut#12.19, COMP_LOOP-4:f2:mul.tmp.mut#13.19, COMP_LOOP-4:f2:mul.tmp.mut#14.19, COMP_LOOP-4:f2:mul.tmp.mut#15.19, COMP_LOOP-4:f2:mul.tmp.mut#16.19, COMP_LOOP-4:f2:mul.tmp.mut#17.19, COMP_LOOP-4:f2:mul.tmp.mut#18.19, COMP_LOOP-4:f2:mul.tmp.mut#19.19, COMP_LOOP-4:f2:mul.tmp.mut#2.19, COMP_LOOP-4:f2:mul.tmp.mut#20.19, COMP_LOOP-4:f2:mul.tmp.mut#21.19, COMP_LOOP-4:f2:mul.tmp.mut#22.19, COMP_LOOP-4:f2:mul.tmp.mut#23.19, COMP_LOOP-4:f2:mul.tmp.mut#24.19, COMP_LOOP-4:f2:mul.tmp.mut#3.19, COMP_LOOP-4:f2:mul.tmp.mut#4.19, COMP_LOOP-4:f2:mul.tmp.mut#5.19, COMP_LOOP-4:f2:mul.tmp.mut#6.19, COMP_LOOP-4:f2:mul.tmp.mut#7.19, COMP_LOOP-4:f2:mul.tmp.mut#8.19, COMP_LOOP-4:f2:mul.tmp.mut#9.19, COMP_LOOP-4:f2:mul.tmp.mut.19' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.2' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.2, COMP_LOOP-4:f2:mul.tmp.mut#10.2, COMP_LOOP-4:f2:mul.tmp.mut#11.2, COMP_LOOP-4:f2:mul.tmp.mut#12.2, COMP_LOOP-4:f2:mul.tmp.mut#13.2, COMP_LOOP-4:f2:mul.tmp.mut#14.2, COMP_LOOP-4:f2:mul.tmp.mut#15.2, COMP_LOOP-4:f2:mul.tmp.mut#16.2, COMP_LOOP-4:f2:mul.tmp.mut#17.2, COMP_LOOP-4:f2:mul.tmp.mut#18.2, COMP_LOOP-4:f2:mul.tmp.mut#19.2, COMP_LOOP-4:f2:mul.tmp.mut#2.2, COMP_LOOP-4:f2:mul.tmp.mut#20.2, COMP_LOOP-4:f2:mul.tmp.mut#21.2, COMP_LOOP-4:f2:mul.tmp.mut#22.2, COMP_LOOP-4:f2:mul.tmp.mut#23.2, COMP_LOOP-4:f2:mul.tmp.mut#24.2, COMP_LOOP-4:f2:mul.tmp.mut#3.2, COMP_LOOP-4:f2:mul.tmp.mut#4.2, COMP_LOOP-4:f2:mul.tmp.mut#5.2, COMP_LOOP-4:f2:mul.tmp.mut#6.2, COMP_LOOP-4:f2:mul.tmp.mut#7.2, COMP_LOOP-4:f2:mul.tmp.mut#8.2, COMP_LOOP-4:f2:mul.tmp.mut#9.2, COMP_LOOP-4:f2:mul.tmp.mut.2' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.20' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.20, COMP_LOOP-4:f2:mul.tmp.mut#10.20, COMP_LOOP-4:f2:mul.tmp.mut#11.20, COMP_LOOP-4:f2:mul.tmp.mut#12.20, COMP_LOOP-4:f2:mul.tmp.mut#13.20, COMP_LOOP-4:f2:mul.tmp.mut#14.20, COMP_LOOP-4:f2:mul.tmp.mut#15.20, COMP_LOOP-4:f2:mul.tmp.mut#16.20, COMP_LOOP-4:f2:mul.tmp.mut#17.20, COMP_LOOP-4:f2:mul.tmp.mut#18.20, COMP_LOOP-4:f2:mul.tmp.mut#19.20, COMP_LOOP-4:f2:mul.tmp.mut#2.20, COMP_LOOP-4:f2:mul.tmp.mut#20.20, COMP_LOOP-4:f2:mul.tmp.mut#21.20, COMP_LOOP-4:f2:mul.tmp.mut#22.20, COMP_LOOP-4:f2:mul.tmp.mut#23.20, COMP_LOOP-4:f2:mul.tmp.mut#24.20, COMP_LOOP-4:f2:mul.tmp.mut#3.20, COMP_LOOP-4:f2:mul.tmp.mut#4.20, COMP_LOOP-4:f2:mul.tmp.mut#5.20, COMP_LOOP-4:f2:mul.tmp.mut#6.20, COMP_LOOP-4:f2:mul.tmp.mut#7.20, COMP_LOOP-4:f2:mul.tmp.mut#8.20, COMP_LOOP-4:f2:mul.tmp.mut#9.20, COMP_LOOP-4:f2:mul.tmp.mut.20' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.21' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.21, COMP_LOOP-4:f2:mul.tmp.mut#10.21, COMP_LOOP-4:f2:mul.tmp.mut#11.21, COMP_LOOP-4:f2:mul.tmp.mut#12.21, COMP_LOOP-4:f2:mul.tmp.mut#13.21, COMP_LOOP-4:f2:mul.tmp.mut#14.21, COMP_LOOP-4:f2:mul.tmp.mut#15.21, COMP_LOOP-4:f2:mul.tmp.mut#16.21, COMP_LOOP-4:f2:mul.tmp.mut#17.21, COMP_LOOP-4:f2:mul.tmp.mut#18.21, COMP_LOOP-4:f2:mul.tmp.mut#19.21, COMP_LOOP-4:f2:mul.tmp.mut#2.21, COMP_LOOP-4:f2:mul.tmp.mut#20.21, COMP_LOOP-4:f2:mul.tmp.mut#21.21, COMP_LOOP-4:f2:mul.tmp.mut#22.21, COMP_LOOP-4:f2:mul.tmp.mut#23.21, COMP_LOOP-4:f2:mul.tmp.mut#24.21, COMP_LOOP-4:f2:mul.tmp.mut#3.21, COMP_LOOP-4:f2:mul.tmp.mut#4.21, COMP_LOOP-4:f2:mul.tmp.mut#5.21, COMP_LOOP-4:f2:mul.tmp.mut#6.21, COMP_LOOP-4:f2:mul.tmp.mut#7.21, COMP_LOOP-4:f2:mul.tmp.mut#8.21, COMP_LOOP-4:f2:mul.tmp.mut#9.21, COMP_LOOP-4:f2:mul.tmp.mut.21' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.22' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.22, COMP_LOOP-4:f2:mul.tmp.mut#10.22, COMP_LOOP-4:f2:mul.tmp.mut#11.22, COMP_LOOP-4:f2:mul.tmp.mut#12.22, COMP_LOOP-4:f2:mul.tmp.mut#13.22, COMP_LOOP-4:f2:mul.tmp.mut#14.22, COMP_LOOP-4:f2:mul.tmp.mut#15.22, COMP_LOOP-4:f2:mul.tmp.mut#16.22, COMP_LOOP-4:f2:mul.tmp.mut#17.22, COMP_LOOP-4:f2:mul.tmp.mut#18.22, COMP_LOOP-4:f2:mul.tmp.mut#19.22, COMP_LOOP-4:f2:mul.tmp.mut#2.22, COMP_LOOP-4:f2:mul.tmp.mut#20.22, COMP_LOOP-4:f2:mul.tmp.mut#21.22, COMP_LOOP-4:f2:mul.tmp.mut#22.22, COMP_LOOP-4:f2:mul.tmp.mut#23.22, COMP_LOOP-4:f2:mul.tmp.mut#24.22, COMP_LOOP-4:f2:mul.tmp.mut#3.22, COMP_LOOP-4:f2:mul.tmp.mut#4.22, COMP_LOOP-4:f2:mul.tmp.mut#5.22, COMP_LOOP-4:f2:mul.tmp.mut#6.22, COMP_LOOP-4:f2:mul.tmp.mut#7.22, COMP_LOOP-4:f2:mul.tmp.mut#8.22, COMP_LOOP-4:f2:mul.tmp.mut#9.22, COMP_LOOP-4:f2:mul.tmp.mut.22' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.23' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.23, COMP_LOOP-4:f2:mul.tmp.mut#10.23, COMP_LOOP-4:f2:mul.tmp.mut#11.23, COMP_LOOP-4:f2:mul.tmp.mut#12.23, COMP_LOOP-4:f2:mul.tmp.mut#13.23, COMP_LOOP-4:f2:mul.tmp.mut#14.23, COMP_LOOP-4:f2:mul.tmp.mut#15.23, COMP_LOOP-4:f2:mul.tmp.mut#16.23, COMP_LOOP-4:f2:mul.tmp.mut#17.23, COMP_LOOP-4:f2:mul.tmp.mut#18.23, COMP_LOOP-4:f2:mul.tmp.mut#19.23, COMP_LOOP-4:f2:mul.tmp.mut#2.23, COMP_LOOP-4:f2:mul.tmp.mut#20.23, COMP_LOOP-4:f2:mul.tmp.mut#21.23, COMP_LOOP-4:f2:mul.tmp.mut#22.23, COMP_LOOP-4:f2:mul.tmp.mut#23.23, COMP_LOOP-4:f2:mul.tmp.mut#24.23, COMP_LOOP-4:f2:mul.tmp.mut#3.23, COMP_LOOP-4:f2:mul.tmp.mut#4.23, COMP_LOOP-4:f2:mul.tmp.mut#5.23, COMP_LOOP-4:f2:mul.tmp.mut#6.23, COMP_LOOP-4:f2:mul.tmp.mut#7.23, COMP_LOOP-4:f2:mul.tmp.mut#8.23, COMP_LOOP-4:f2:mul.tmp.mut#9.23, COMP_LOOP-4:f2:mul.tmp.mut.23' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.24' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.24, COMP_LOOP-4:f2:mul.tmp.mut#10.24, COMP_LOOP-4:f2:mul.tmp.mut#11.24, COMP_LOOP-4:f2:mul.tmp.mut#12.24, COMP_LOOP-4:f2:mul.tmp.mut#13.24, COMP_LOOP-4:f2:mul.tmp.mut#14.24, COMP_LOOP-4:f2:mul.tmp.mut#15.24, COMP_LOOP-4:f2:mul.tmp.mut#16.24, COMP_LOOP-4:f2:mul.tmp.mut#17.24, COMP_LOOP-4:f2:mul.tmp.mut#18.24, COMP_LOOP-4:f2:mul.tmp.mut#19.24, COMP_LOOP-4:f2:mul.tmp.mut#2.24, COMP_LOOP-4:f2:mul.tmp.mut#20.24, COMP_LOOP-4:f2:mul.tmp.mut#21.24, COMP_LOOP-4:f2:mul.tmp.mut#22.24, COMP_LOOP-4:f2:mul.tmp.mut#23.24, COMP_LOOP-4:f2:mul.tmp.mut#24.24, COMP_LOOP-4:f2:mul.tmp.mut#3.24, COMP_LOOP-4:f2:mul.tmp.mut#4.24, COMP_LOOP-4:f2:mul.tmp.mut#5.24, COMP_LOOP-4:f2:mul.tmp.mut#6.24, COMP_LOOP-4:f2:mul.tmp.mut#7.24, COMP_LOOP-4:f2:mul.tmp.mut#8.24, COMP_LOOP-4:f2:mul.tmp.mut#9.24, COMP_LOOP-4:f2:mul.tmp.mut.24' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.3' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.3, COMP_LOOP-4:f2:mul.tmp.mut#10.3, COMP_LOOP-4:f2:mul.tmp.mut#11.3, COMP_LOOP-4:f2:mul.tmp.mut#12.3, COMP_LOOP-4:f2:mul.tmp.mut#13.3, COMP_LOOP-4:f2:mul.tmp.mut#14.3, COMP_LOOP-4:f2:mul.tmp.mut#15.3, COMP_LOOP-4:f2:mul.tmp.mut#16.3, COMP_LOOP-4:f2:mul.tmp.mut#17.3, COMP_LOOP-4:f2:mul.tmp.mut#18.3, COMP_LOOP-4:f2:mul.tmp.mut#19.3, COMP_LOOP-4:f2:mul.tmp.mut#2.3, COMP_LOOP-4:f2:mul.tmp.mut#20.3, COMP_LOOP-4:f2:mul.tmp.mut#21.3, COMP_LOOP-4:f2:mul.tmp.mut#22.3, COMP_LOOP-4:f2:mul.tmp.mut#23.3, COMP_LOOP-4:f2:mul.tmp.mut#24.3, COMP_LOOP-4:f2:mul.tmp.mut#3.3, COMP_LOOP-4:f2:mul.tmp.mut#4.3, COMP_LOOP-4:f2:mul.tmp.mut#5.3, COMP_LOOP-4:f2:mul.tmp.mut#6.3, COMP_LOOP-4:f2:mul.tmp.mut#7.3, COMP_LOOP-4:f2:mul.tmp.mut#8.3, COMP_LOOP-4:f2:mul.tmp.mut#9.3, COMP_LOOP-4:f2:mul.tmp.mut.3' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.4' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.4, COMP_LOOP-4:f2:mul.tmp.mut#10.4, COMP_LOOP-4:f2:mul.tmp.mut#11.4, COMP_LOOP-4:f2:mul.tmp.mut#12.4, COMP_LOOP-4:f2:mul.tmp.mut#13.4, COMP_LOOP-4:f2:mul.tmp.mut#14.4, COMP_LOOP-4:f2:mul.tmp.mut#15.4, COMP_LOOP-4:f2:mul.tmp.mut#16.4, COMP_LOOP-4:f2:mul.tmp.mut#17.4, COMP_LOOP-4:f2:mul.tmp.mut#18.4, COMP_LOOP-4:f2:mul.tmp.mut#19.4, COMP_LOOP-4:f2:mul.tmp.mut#2.4, COMP_LOOP-4:f2:mul.tmp.mut#20.4, COMP_LOOP-4:f2:mul.tmp.mut#21.4, COMP_LOOP-4:f2:mul.tmp.mut#22.4, COMP_LOOP-4:f2:mul.tmp.mut#23.4, COMP_LOOP-4:f2:mul.tmp.mut#24.4, COMP_LOOP-4:f2:mul.tmp.mut#3.4, COMP_LOOP-4:f2:mul.tmp.mut#4.4, COMP_LOOP-4:f2:mul.tmp.mut#5.4, COMP_LOOP-4:f2:mul.tmp.mut#6.4, COMP_LOOP-4:f2:mul.tmp.mut#7.4, COMP_LOOP-4:f2:mul.tmp.mut#8.4, COMP_LOOP-4:f2:mul.tmp.mut#9.4, COMP_LOOP-4:f2:mul.tmp.mut.4' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.5' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.5, COMP_LOOP-4:f2:mul.tmp.mut#10.5, COMP_LOOP-4:f2:mul.tmp.mut#11.5, COMP_LOOP-4:f2:mul.tmp.mut#12.5, COMP_LOOP-4:f2:mul.tmp.mut#13.5, COMP_LOOP-4:f2:mul.tmp.mut#14.5, COMP_LOOP-4:f2:mul.tmp.mut#15.5, COMP_LOOP-4:f2:mul.tmp.mut#16.5, COMP_LOOP-4:f2:mul.tmp.mut#17.5, COMP_LOOP-4:f2:mul.tmp.mut#18.5, COMP_LOOP-4:f2:mul.tmp.mut#19.5, COMP_LOOP-4:f2:mul.tmp.mut#2.5, COMP_LOOP-4:f2:mul.tmp.mut#20.5, COMP_LOOP-4:f2:mul.tmp.mut#21.5, COMP_LOOP-4:f2:mul.tmp.mut#22.5, COMP_LOOP-4:f2:mul.tmp.mut#23.5, COMP_LOOP-4:f2:mul.tmp.mut#24.5, COMP_LOOP-4:f2:mul.tmp.mut#3.5, COMP_LOOP-4:f2:mul.tmp.mut#4.5, COMP_LOOP-4:f2:mul.tmp.mut#5.5, COMP_LOOP-4:f2:mul.tmp.mut#6.5, COMP_LOOP-4:f2:mul.tmp.mut#7.5, COMP_LOOP-4:f2:mul.tmp.mut#8.5, COMP_LOOP-4:f2:mul.tmp.mut#9.5, COMP_LOOP-4:f2:mul.tmp.mut.5' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.6' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.6, COMP_LOOP-4:f2:mul.tmp.mut#10.6, COMP_LOOP-4:f2:mul.tmp.mut#11.6, COMP_LOOP-4:f2:mul.tmp.mut#12.6, COMP_LOOP-4:f2:mul.tmp.mut#13.6, COMP_LOOP-4:f2:mul.tmp.mut#14.6, COMP_LOOP-4:f2:mul.tmp.mut#15.6, COMP_LOOP-4:f2:mul.tmp.mut#16.6, COMP_LOOP-4:f2:mul.tmp.mut#17.6, COMP_LOOP-4:f2:mul.tmp.mut#18.6, COMP_LOOP-4:f2:mul.tmp.mut#19.6, COMP_LOOP-4:f2:mul.tmp.mut#2.6, COMP_LOOP-4:f2:mul.tmp.mut#20.6, COMP_LOOP-4:f2:mul.tmp.mut#21.6, COMP_LOOP-4:f2:mul.tmp.mut#22.6, COMP_LOOP-4:f2:mul.tmp.mut#23.6, COMP_LOOP-4:f2:mul.tmp.mut#24.6, COMP_LOOP-4:f2:mul.tmp.mut#3.6, COMP_LOOP-4:f2:mul.tmp.mut#4.6, COMP_LOOP-4:f2:mul.tmp.mut#5.6, COMP_LOOP-4:f2:mul.tmp.mut#6.6, COMP_LOOP-4:f2:mul.tmp.mut#7.6, COMP_LOOP-4:f2:mul.tmp.mut#8.6, COMP_LOOP-4:f2:mul.tmp.mut#9.6, COMP_LOOP-4:f2:mul.tmp.mut.6' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.7' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.7, COMP_LOOP-4:f2:mul.tmp.mut#10.7, COMP_LOOP-4:f2:mul.tmp.mut#11.7, COMP_LOOP-4:f2:mul.tmp.mut#12.7, COMP_LOOP-4:f2:mul.tmp.mut#13.7, COMP_LOOP-4:f2:mul.tmp.mut#14.7, COMP_LOOP-4:f2:mul.tmp.mut#15.7, COMP_LOOP-4:f2:mul.tmp.mut#16.7, COMP_LOOP-4:f2:mul.tmp.mut#17.7, COMP_LOOP-4:f2:mul.tmp.mut#18.7, COMP_LOOP-4:f2:mul.tmp.mut#19.7, COMP_LOOP-4:f2:mul.tmp.mut#2.7, COMP_LOOP-4:f2:mul.tmp.mut#20.7, COMP_LOOP-4:f2:mul.tmp.mut#21.7, COMP_LOOP-4:f2:mul.tmp.mut#22.7, COMP_LOOP-4:f2:mul.tmp.mut#23.7, COMP_LOOP-4:f2:mul.tmp.mut#24.7, COMP_LOOP-4:f2:mul.tmp.mut#3.7, COMP_LOOP-4:f2:mul.tmp.mut#4.7, COMP_LOOP-4:f2:mul.tmp.mut#5.7, COMP_LOOP-4:f2:mul.tmp.mut#6.7, COMP_LOOP-4:f2:mul.tmp.mut#7.7, COMP_LOOP-4:f2:mul.tmp.mut#8.7, COMP_LOOP-4:f2:mul.tmp.mut#9.7, COMP_LOOP-4:f2:mul.tmp.mut.7' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.8' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.8, COMP_LOOP-4:f2:mul.tmp.mut#10.8, COMP_LOOP-4:f2:mul.tmp.mut#11.8, COMP_LOOP-4:f2:mul.tmp.mut#12.8, COMP_LOOP-4:f2:mul.tmp.mut#13.8, COMP_LOOP-4:f2:mul.tmp.mut#14.8, COMP_LOOP-4:f2:mul.tmp.mut#15.8, COMP_LOOP-4:f2:mul.tmp.mut#16.8, COMP_LOOP-4:f2:mul.tmp.mut#17.8, COMP_LOOP-4:f2:mul.tmp.mut#18.8, COMP_LOOP-4:f2:mul.tmp.mut#19.8, COMP_LOOP-4:f2:mul.tmp.mut#2.8, COMP_LOOP-4:f2:mul.tmp.mut#20.8, COMP_LOOP-4:f2:mul.tmp.mut#21.8, COMP_LOOP-4:f2:mul.tmp.mut#22.8, COMP_LOOP-4:f2:mul.tmp.mut#23.8, COMP_LOOP-4:f2:mul.tmp.mut#24.8, COMP_LOOP-4:f2:mul.tmp.mut#3.8, COMP_LOOP-4:f2:mul.tmp.mut#4.8, COMP_LOOP-4:f2:mul.tmp.mut#5.8, COMP_LOOP-4:f2:mul.tmp.mut#6.8, COMP_LOOP-4:f2:mul.tmp.mut#7.8, COMP_LOOP-4:f2:mul.tmp.mut#8.8, COMP_LOOP-4:f2:mul.tmp.mut#9.8, COMP_LOOP-4:f2:mul.tmp.mut.8' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-4:f2:mul.tmp.mut#1.9' for variables 'COMP_LOOP-4:f2:mul.tmp.mut#1.9, COMP_LOOP-4:f2:mul.tmp.mut#10.9, COMP_LOOP-4:f2:mul.tmp.mut#11.9, COMP_LOOP-4:f2:mul.tmp.mut#12.9, COMP_LOOP-4:f2:mul.tmp.mut#13.9, COMP_LOOP-4:f2:mul.tmp.mut#14.9, COMP_LOOP-4:f2:mul.tmp.mut#15.9, COMP_LOOP-4:f2:mul.tmp.mut#16.9, COMP_LOOP-4:f2:mul.tmp.mut#17.9, COMP_LOOP-4:f2:mul.tmp.mut#18.9, COMP_LOOP-4:f2:mul.tmp.mut#19.9, COMP_LOOP-4:f2:mul.tmp.mut#2.9, COMP_LOOP-4:f2:mul.tmp.mut#20.9, COMP_LOOP-4:f2:mul.tmp.mut#21.9, COMP_LOOP-4:f2:mul.tmp.mut#22.9, COMP_LOOP-4:f2:mul.tmp.mut#23.9, COMP_LOOP-4:f2:mul.tmp.mut#24.9, COMP_LOOP-4:f2:mul.tmp.mut#3.9, COMP_LOOP-4:f2:mul.tmp.mut#4.9, COMP_LOOP-4:f2:mul.tmp.mut#5.9, COMP_LOOP-4:f2:mul.tmp.mut#6.9, COMP_LOOP-4:f2:mul.tmp.mut#7.9, COMP_LOOP-4:f2:mul.tmp.mut#8.9, COMP_LOOP-4:f2:mul.tmp.mut#9.9, COMP_LOOP-4:f2:mul.tmp.mut.9' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.10' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.10, COMP_LOOP-5:f2:mul.tmp.mut#10.10, COMP_LOOP-5:f2:mul.tmp.mut#11.10, COMP_LOOP-5:f2:mul.tmp.mut#12.10, COMP_LOOP-5:f2:mul.tmp.mut#13.10, COMP_LOOP-5:f2:mul.tmp.mut#14.10, COMP_LOOP-5:f2:mul.tmp.mut#15.10, COMP_LOOP-5:f2:mul.tmp.mut#16.10, COMP_LOOP-5:f2:mul.tmp.mut#17.10, COMP_LOOP-5:f2:mul.tmp.mut#18.10, COMP_LOOP-5:f2:mul.tmp.mut#19.10, COMP_LOOP-5:f2:mul.tmp.mut#2.10, COMP_LOOP-5:f2:mul.tmp.mut#20.10, COMP_LOOP-5:f2:mul.tmp.mut#21.10, COMP_LOOP-5:f2:mul.tmp.mut#22.10, COMP_LOOP-5:f2:mul.tmp.mut#23.10, COMP_LOOP-5:f2:mul.tmp.mut#24.10, COMP_LOOP-5:f2:mul.tmp.mut#3.10, COMP_LOOP-5:f2:mul.tmp.mut#4.10, COMP_LOOP-5:f2:mul.tmp.mut#5.10, COMP_LOOP-5:f2:mul.tmp.mut#6.10, COMP_LOOP-5:f2:mul.tmp.mut#7.10, COMP_LOOP-5:f2:mul.tmp.mut#8.10, COMP_LOOP-5:f2:mul.tmp.mut#9.10, COMP_LOOP-5:f2:mul.tmp.mut.10' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.11' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.11, COMP_LOOP-5:f2:mul.tmp.mut#10.11, COMP_LOOP-5:f2:mul.tmp.mut#11.11, COMP_LOOP-5:f2:mul.tmp.mut#12.11, COMP_LOOP-5:f2:mul.tmp.mut#13.11, COMP_LOOP-5:f2:mul.tmp.mut#14.11, COMP_LOOP-5:f2:mul.tmp.mut#15.11, COMP_LOOP-5:f2:mul.tmp.mut#16.11, COMP_LOOP-5:f2:mul.tmp.mut#17.11, COMP_LOOP-5:f2:mul.tmp.mut#18.11, COMP_LOOP-5:f2:mul.tmp.mut#19.11, COMP_LOOP-5:f2:mul.tmp.mut#2.11, COMP_LOOP-5:f2:mul.tmp.mut#20.11, COMP_LOOP-5:f2:mul.tmp.mut#21.11, COMP_LOOP-5:f2:mul.tmp.mut#22.11, COMP_LOOP-5:f2:mul.tmp.mut#23.11, COMP_LOOP-5:f2:mul.tmp.mut#24.11, COMP_LOOP-5:f2:mul.tmp.mut#3.11, COMP_LOOP-5:f2:mul.tmp.mut#4.11, COMP_LOOP-5:f2:mul.tmp.mut#5.11, COMP_LOOP-5:f2:mul.tmp.mut#6.11, COMP_LOOP-5:f2:mul.tmp.mut#7.11, COMP_LOOP-5:f2:mul.tmp.mut#8.11, COMP_LOOP-5:f2:mul.tmp.mut#9.11, COMP_LOOP-5:f2:mul.tmp.mut.11' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.12' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.12, COMP_LOOP-5:f2:mul.tmp.mut#10.12, COMP_LOOP-5:f2:mul.tmp.mut#11.12, COMP_LOOP-5:f2:mul.tmp.mut#12.12, COMP_LOOP-5:f2:mul.tmp.mut#13.12, COMP_LOOP-5:f2:mul.tmp.mut#14.12, COMP_LOOP-5:f2:mul.tmp.mut#15.12, COMP_LOOP-5:f2:mul.tmp.mut#16.12, COMP_LOOP-5:f2:mul.tmp.mut#17.12, COMP_LOOP-5:f2:mul.tmp.mut#18.12, COMP_LOOP-5:f2:mul.tmp.mut#19.12, COMP_LOOP-5:f2:mul.tmp.mut#2.12, COMP_LOOP-5:f2:mul.tmp.mut#20.12, COMP_LOOP-5:f2:mul.tmp.mut#21.12, COMP_LOOP-5:f2:mul.tmp.mut#22.12, COMP_LOOP-5:f2:mul.tmp.mut#23.12, COMP_LOOP-5:f2:mul.tmp.mut#24.12, COMP_LOOP-5:f2:mul.tmp.mut#3.12, COMP_LOOP-5:f2:mul.tmp.mut#4.12, COMP_LOOP-5:f2:mul.tmp.mut#5.12, COMP_LOOP-5:f2:mul.tmp.mut#6.12, COMP_LOOP-5:f2:mul.tmp.mut#7.12, COMP_LOOP-5:f2:mul.tmp.mut#8.12, COMP_LOOP-5:f2:mul.tmp.mut#9.12, COMP_LOOP-5:f2:mul.tmp.mut.12' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.13' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.13, COMP_LOOP-5:f2:mul.tmp.mut#10.13, COMP_LOOP-5:f2:mul.tmp.mut#11.13, COMP_LOOP-5:f2:mul.tmp.mut#12.13, COMP_LOOP-5:f2:mul.tmp.mut#13.13, COMP_LOOP-5:f2:mul.tmp.mut#14.13, COMP_LOOP-5:f2:mul.tmp.mut#15.13, COMP_LOOP-5:f2:mul.tmp.mut#16.13, COMP_LOOP-5:f2:mul.tmp.mut#17.13, COMP_LOOP-5:f2:mul.tmp.mut#18.13, COMP_LOOP-5:f2:mul.tmp.mut#19.13, COMP_LOOP-5:f2:mul.tmp.mut#2.13, COMP_LOOP-5:f2:mul.tmp.mut#20.13, COMP_LOOP-5:f2:mul.tmp.mut#21.13, COMP_LOOP-5:f2:mul.tmp.mut#22.13, COMP_LOOP-5:f2:mul.tmp.mut#23.13, COMP_LOOP-5:f2:mul.tmp.mut#24.13, COMP_LOOP-5:f2:mul.tmp.mut#3.13, COMP_LOOP-5:f2:mul.tmp.mut#4.13, COMP_LOOP-5:f2:mul.tmp.mut#5.13, COMP_LOOP-5:f2:mul.tmp.mut#6.13, COMP_LOOP-5:f2:mul.tmp.mut#7.13, COMP_LOOP-5:f2:mul.tmp.mut#8.13, COMP_LOOP-5:f2:mul.tmp.mut#9.13, COMP_LOOP-5:f2:mul.tmp.mut.13' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.14' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.14, COMP_LOOP-5:f2:mul.tmp.mut#10.14, COMP_LOOP-5:f2:mul.tmp.mut#11.14, COMP_LOOP-5:f2:mul.tmp.mut#12.14, COMP_LOOP-5:f2:mul.tmp.mut#13.14, COMP_LOOP-5:f2:mul.tmp.mut#14.14, COMP_LOOP-5:f2:mul.tmp.mut#15.14, COMP_LOOP-5:f2:mul.tmp.mut#16.14, COMP_LOOP-5:f2:mul.tmp.mut#17.14, COMP_LOOP-5:f2:mul.tmp.mut#18.14, COMP_LOOP-5:f2:mul.tmp.mut#19.14, COMP_LOOP-5:f2:mul.tmp.mut#2.14, COMP_LOOP-5:f2:mul.tmp.mut#20.14, COMP_LOOP-5:f2:mul.tmp.mut#21.14, COMP_LOOP-5:f2:mul.tmp.mut#22.14, COMP_LOOP-5:f2:mul.tmp.mut#23.14, COMP_LOOP-5:f2:mul.tmp.mut#24.14, COMP_LOOP-5:f2:mul.tmp.mut#3.14, COMP_LOOP-5:f2:mul.tmp.mut#4.14, COMP_LOOP-5:f2:mul.tmp.mut#5.14, COMP_LOOP-5:f2:mul.tmp.mut#6.14, COMP_LOOP-5:f2:mul.tmp.mut#7.14, COMP_LOOP-5:f2:mul.tmp.mut#8.14, COMP_LOOP-5:f2:mul.tmp.mut#9.14, COMP_LOOP-5:f2:mul.tmp.mut.14' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.15' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.15, COMP_LOOP-5:f2:mul.tmp.mut#10.15, COMP_LOOP-5:f2:mul.tmp.mut#11.15, COMP_LOOP-5:f2:mul.tmp.mut#12.15, COMP_LOOP-5:f2:mul.tmp.mut#13.15, COMP_LOOP-5:f2:mul.tmp.mut#14.15, COMP_LOOP-5:f2:mul.tmp.mut#15.15, COMP_LOOP-5:f2:mul.tmp.mut#16.15, COMP_LOOP-5:f2:mul.tmp.mut#17.15, COMP_LOOP-5:f2:mul.tmp.mut#18.15, COMP_LOOP-5:f2:mul.tmp.mut#19.15, COMP_LOOP-5:f2:mul.tmp.mut#2.15, COMP_LOOP-5:f2:mul.tmp.mut#20.15, COMP_LOOP-5:f2:mul.tmp.mut#21.15, COMP_LOOP-5:f2:mul.tmp.mut#22.15, COMP_LOOP-5:f2:mul.tmp.mut#23.15, COMP_LOOP-5:f2:mul.tmp.mut#24.15, COMP_LOOP-5:f2:mul.tmp.mut#3.15, COMP_LOOP-5:f2:mul.tmp.mut#4.15, COMP_LOOP-5:f2:mul.tmp.mut#5.15, COMP_LOOP-5:f2:mul.tmp.mut#6.15, COMP_LOOP-5:f2:mul.tmp.mut#7.15, COMP_LOOP-5:f2:mul.tmp.mut#8.15, COMP_LOOP-5:f2:mul.tmp.mut#9.15, COMP_LOOP-5:f2:mul.tmp.mut.15' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.16' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.16, COMP_LOOP-5:f2:mul.tmp.mut#10.16, COMP_LOOP-5:f2:mul.tmp.mut#11.16, COMP_LOOP-5:f2:mul.tmp.mut#12.16, COMP_LOOP-5:f2:mul.tmp.mut#13.16, COMP_LOOP-5:f2:mul.tmp.mut#14.16, COMP_LOOP-5:f2:mul.tmp.mut#15.16, COMP_LOOP-5:f2:mul.tmp.mut#16.16, COMP_LOOP-5:f2:mul.tmp.mut#17.16, COMP_LOOP-5:f2:mul.tmp.mut#18.16, COMP_LOOP-5:f2:mul.tmp.mut#19.16, COMP_LOOP-5:f2:mul.tmp.mut#2.16, COMP_LOOP-5:f2:mul.tmp.mut#20.16, COMP_LOOP-5:f2:mul.tmp.mut#21.16, COMP_LOOP-5:f2:mul.tmp.mut#22.16, COMP_LOOP-5:f2:mul.tmp.mut#23.16, COMP_LOOP-5:f2:mul.tmp.mut#24.16, COMP_LOOP-5:f2:mul.tmp.mut#3.16, COMP_LOOP-5:f2:mul.tmp.mut#4.16, COMP_LOOP-5:f2:mul.tmp.mut#5.16, COMP_LOOP-5:f2:mul.tmp.mut#6.16, COMP_LOOP-5:f2:mul.tmp.mut#7.16, COMP_LOOP-5:f2:mul.tmp.mut#8.16, COMP_LOOP-5:f2:mul.tmp.mut#9.16, COMP_LOOP-5:f2:mul.tmp.mut.16' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.17' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.17, COMP_LOOP-5:f2:mul.tmp.mut#10.17, COMP_LOOP-5:f2:mul.tmp.mut#11.17, COMP_LOOP-5:f2:mul.tmp.mut#12.17, COMP_LOOP-5:f2:mul.tmp.mut#13.17, COMP_LOOP-5:f2:mul.tmp.mut#14.17, COMP_LOOP-5:f2:mul.tmp.mut#15.17, COMP_LOOP-5:f2:mul.tmp.mut#16.17, COMP_LOOP-5:f2:mul.tmp.mut#17.17, COMP_LOOP-5:f2:mul.tmp.mut#18.17, COMP_LOOP-5:f2:mul.tmp.mut#19.17, COMP_LOOP-5:f2:mul.tmp.mut#2.17, COMP_LOOP-5:f2:mul.tmp.mut#20.17, COMP_LOOP-5:f2:mul.tmp.mut#21.17, COMP_LOOP-5:f2:mul.tmp.mut#22.17, COMP_LOOP-5:f2:mul.tmp.mut#23.17, COMP_LOOP-5:f2:mul.tmp.mut#24.17, COMP_LOOP-5:f2:mul.tmp.mut#3.17, COMP_LOOP-5:f2:mul.tmp.mut#4.17, COMP_LOOP-5:f2:mul.tmp.mut#5.17, COMP_LOOP-5:f2:mul.tmp.mut#6.17, COMP_LOOP-5:f2:mul.tmp.mut#7.17, COMP_LOOP-5:f2:mul.tmp.mut#8.17, COMP_LOOP-5:f2:mul.tmp.mut#9.17, COMP_LOOP-5:f2:mul.tmp.mut.17' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.18' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.18, COMP_LOOP-5:f2:mul.tmp.mut#10.18, COMP_LOOP-5:f2:mul.tmp.mut#11.18, COMP_LOOP-5:f2:mul.tmp.mut#12.18, COMP_LOOP-5:f2:mul.tmp.mut#13.18, COMP_LOOP-5:f2:mul.tmp.mut#14.18, COMP_LOOP-5:f2:mul.tmp.mut#15.18, COMP_LOOP-5:f2:mul.tmp.mut#16.18, COMP_LOOP-5:f2:mul.tmp.mut#17.18, COMP_LOOP-5:f2:mul.tmp.mut#18.18, COMP_LOOP-5:f2:mul.tmp.mut#19.18, COMP_LOOP-5:f2:mul.tmp.mut#2.18, COMP_LOOP-5:f2:mul.tmp.mut#20.18, COMP_LOOP-5:f2:mul.tmp.mut#21.18, COMP_LOOP-5:f2:mul.tmp.mut#22.18, COMP_LOOP-5:f2:mul.tmp.mut#23.18, COMP_LOOP-5:f2:mul.tmp.mut#24.18, COMP_LOOP-5:f2:mul.tmp.mut#3.18, COMP_LOOP-5:f2:mul.tmp.mut#4.18, COMP_LOOP-5:f2:mul.tmp.mut#5.18, COMP_LOOP-5:f2:mul.tmp.mut#6.18, COMP_LOOP-5:f2:mul.tmp.mut#7.18, COMP_LOOP-5:f2:mul.tmp.mut#8.18, COMP_LOOP-5:f2:mul.tmp.mut#9.18, COMP_LOOP-5:f2:mul.tmp.mut.18' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.19' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.19, COMP_LOOP-5:f2:mul.tmp.mut#10.19, COMP_LOOP-5:f2:mul.tmp.mut#11.19, COMP_LOOP-5:f2:mul.tmp.mut#12.19, COMP_LOOP-5:f2:mul.tmp.mut#13.19, COMP_LOOP-5:f2:mul.tmp.mut#14.19, COMP_LOOP-5:f2:mul.tmp.mut#15.19, COMP_LOOP-5:f2:mul.tmp.mut#16.19, COMP_LOOP-5:f2:mul.tmp.mut#17.19, COMP_LOOP-5:f2:mul.tmp.mut#18.19, COMP_LOOP-5:f2:mul.tmp.mut#19.19, COMP_LOOP-5:f2:mul.tmp.mut#2.19, COMP_LOOP-5:f2:mul.tmp.mut#20.19, COMP_LOOP-5:f2:mul.tmp.mut#21.19, COMP_LOOP-5:f2:mul.tmp.mut#22.19, COMP_LOOP-5:f2:mul.tmp.mut#23.19, COMP_LOOP-5:f2:mul.tmp.mut#24.19, COMP_LOOP-5:f2:mul.tmp.mut#3.19, COMP_LOOP-5:f2:mul.tmp.mut#4.19, COMP_LOOP-5:f2:mul.tmp.mut#5.19, COMP_LOOP-5:f2:mul.tmp.mut#6.19, COMP_LOOP-5:f2:mul.tmp.mut#7.19, COMP_LOOP-5:f2:mul.tmp.mut#8.19, COMP_LOOP-5:f2:mul.tmp.mut#9.19, COMP_LOOP-5:f2:mul.tmp.mut.19' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.2' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.2, COMP_LOOP-5:f2:mul.tmp.mut#10.2, COMP_LOOP-5:f2:mul.tmp.mut#11.2, COMP_LOOP-5:f2:mul.tmp.mut#12.2, COMP_LOOP-5:f2:mul.tmp.mut#13.2, COMP_LOOP-5:f2:mul.tmp.mut#14.2, COMP_LOOP-5:f2:mul.tmp.mut#15.2, COMP_LOOP-5:f2:mul.tmp.mut#16.2, COMP_LOOP-5:f2:mul.tmp.mut#17.2, COMP_LOOP-5:f2:mul.tmp.mut#18.2, COMP_LOOP-5:f2:mul.tmp.mut#19.2, COMP_LOOP-5:f2:mul.tmp.mut#2.2, COMP_LOOP-5:f2:mul.tmp.mut#20.2, COMP_LOOP-5:f2:mul.tmp.mut#21.2, COMP_LOOP-5:f2:mul.tmp.mut#22.2, COMP_LOOP-5:f2:mul.tmp.mut#23.2, COMP_LOOP-5:f2:mul.tmp.mut#24.2, COMP_LOOP-5:f2:mul.tmp.mut#3.2, COMP_LOOP-5:f2:mul.tmp.mut#4.2, COMP_LOOP-5:f2:mul.tmp.mut#5.2, COMP_LOOP-5:f2:mul.tmp.mut#6.2, COMP_LOOP-5:f2:mul.tmp.mut#7.2, COMP_LOOP-5:f2:mul.tmp.mut#8.2, COMP_LOOP-5:f2:mul.tmp.mut#9.2, COMP_LOOP-5:f2:mul.tmp.mut.2' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.20' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.20, COMP_LOOP-5:f2:mul.tmp.mut#10.20, COMP_LOOP-5:f2:mul.tmp.mut#11.20, COMP_LOOP-5:f2:mul.tmp.mut#12.20, COMP_LOOP-5:f2:mul.tmp.mut#13.20, COMP_LOOP-5:f2:mul.tmp.mut#14.20, COMP_LOOP-5:f2:mul.tmp.mut#15.20, COMP_LOOP-5:f2:mul.tmp.mut#16.20, COMP_LOOP-5:f2:mul.tmp.mut#17.20, COMP_LOOP-5:f2:mul.tmp.mut#18.20, COMP_LOOP-5:f2:mul.tmp.mut#19.20, COMP_LOOP-5:f2:mul.tmp.mut#2.20, COMP_LOOP-5:f2:mul.tmp.mut#20.20, COMP_LOOP-5:f2:mul.tmp.mut#21.20, COMP_LOOP-5:f2:mul.tmp.mut#22.20, COMP_LOOP-5:f2:mul.tmp.mut#23.20, COMP_LOOP-5:f2:mul.tmp.mut#24.20, COMP_LOOP-5:f2:mul.tmp.mut#3.20, COMP_LOOP-5:f2:mul.tmp.mut#4.20, COMP_LOOP-5:f2:mul.tmp.mut#5.20, COMP_LOOP-5:f2:mul.tmp.mut#6.20, COMP_LOOP-5:f2:mul.tmp.mut#7.20, COMP_LOOP-5:f2:mul.tmp.mut#8.20, COMP_LOOP-5:f2:mul.tmp.mut#9.20, COMP_LOOP-5:f2:mul.tmp.mut.20' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.21' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.21, COMP_LOOP-5:f2:mul.tmp.mut#10.21, COMP_LOOP-5:f2:mul.tmp.mut#11.21, COMP_LOOP-5:f2:mul.tmp.mut#12.21, COMP_LOOP-5:f2:mul.tmp.mut#13.21, COMP_LOOP-5:f2:mul.tmp.mut#14.21, COMP_LOOP-5:f2:mul.tmp.mut#15.21, COMP_LOOP-5:f2:mul.tmp.mut#16.21, COMP_LOOP-5:f2:mul.tmp.mut#17.21, COMP_LOOP-5:f2:mul.tmp.mut#18.21, COMP_LOOP-5:f2:mul.tmp.mut#19.21, COMP_LOOP-5:f2:mul.tmp.mut#2.21, COMP_LOOP-5:f2:mul.tmp.mut#20.21, COMP_LOOP-5:f2:mul.tmp.mut#21.21, COMP_LOOP-5:f2:mul.tmp.mut#22.21, COMP_LOOP-5:f2:mul.tmp.mut#23.21, COMP_LOOP-5:f2:mul.tmp.mut#24.21, COMP_LOOP-5:f2:mul.tmp.mut#3.21, COMP_LOOP-5:f2:mul.tmp.mut#4.21, COMP_LOOP-5:f2:mul.tmp.mut#5.21, COMP_LOOP-5:f2:mul.tmp.mut#6.21, COMP_LOOP-5:f2:mul.tmp.mut#7.21, COMP_LOOP-5:f2:mul.tmp.mut#8.21, COMP_LOOP-5:f2:mul.tmp.mut#9.21, COMP_LOOP-5:f2:mul.tmp.mut.21' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.22' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.22, COMP_LOOP-5:f2:mul.tmp.mut#10.22, COMP_LOOP-5:f2:mul.tmp.mut#11.22, COMP_LOOP-5:f2:mul.tmp.mut#12.22, COMP_LOOP-5:f2:mul.tmp.mut#13.22, COMP_LOOP-5:f2:mul.tmp.mut#14.22, COMP_LOOP-5:f2:mul.tmp.mut#15.22, COMP_LOOP-5:f2:mul.tmp.mut#16.22, COMP_LOOP-5:f2:mul.tmp.mut#17.22, COMP_LOOP-5:f2:mul.tmp.mut#18.22, COMP_LOOP-5:f2:mul.tmp.mut#19.22, COMP_LOOP-5:f2:mul.tmp.mut#2.22, COMP_LOOP-5:f2:mul.tmp.mut#20.22, COMP_LOOP-5:f2:mul.tmp.mut#21.22, COMP_LOOP-5:f2:mul.tmp.mut#22.22, COMP_LOOP-5:f2:mul.tmp.mut#23.22, COMP_LOOP-5:f2:mul.tmp.mut#24.22, COMP_LOOP-5:f2:mul.tmp.mut#3.22, COMP_LOOP-5:f2:mul.tmp.mut#4.22, COMP_LOOP-5:f2:mul.tmp.mut#5.22, COMP_LOOP-5:f2:mul.tmp.mut#6.22, COMP_LOOP-5:f2:mul.tmp.mut#7.22, COMP_LOOP-5:f2:mul.tmp.mut#8.22, COMP_LOOP-5:f2:mul.tmp.mut#9.22, COMP_LOOP-5:f2:mul.tmp.mut.22' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.23' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.23, COMP_LOOP-5:f2:mul.tmp.mut#10.23, COMP_LOOP-5:f2:mul.tmp.mut#11.23, COMP_LOOP-5:f2:mul.tmp.mut#12.23, COMP_LOOP-5:f2:mul.tmp.mut#13.23, COMP_LOOP-5:f2:mul.tmp.mut#14.23, COMP_LOOP-5:f2:mul.tmp.mut#15.23, COMP_LOOP-5:f2:mul.tmp.mut#16.23, COMP_LOOP-5:f2:mul.tmp.mut#17.23, COMP_LOOP-5:f2:mul.tmp.mut#18.23, COMP_LOOP-5:f2:mul.tmp.mut#19.23, COMP_LOOP-5:f2:mul.tmp.mut#2.23, COMP_LOOP-5:f2:mul.tmp.mut#20.23, COMP_LOOP-5:f2:mul.tmp.mut#21.23, COMP_LOOP-5:f2:mul.tmp.mut#22.23, COMP_LOOP-5:f2:mul.tmp.mut#23.23, COMP_LOOP-5:f2:mul.tmp.mut#24.23, COMP_LOOP-5:f2:mul.tmp.mut#3.23, COMP_LOOP-5:f2:mul.tmp.mut#4.23, COMP_LOOP-5:f2:mul.tmp.mut#5.23, COMP_LOOP-5:f2:mul.tmp.mut#6.23, COMP_LOOP-5:f2:mul.tmp.mut#7.23, COMP_LOOP-5:f2:mul.tmp.mut#8.23, COMP_LOOP-5:f2:mul.tmp.mut#9.23, COMP_LOOP-5:f2:mul.tmp.mut.23' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.24' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.24, COMP_LOOP-5:f2:mul.tmp.mut#10.24, COMP_LOOP-5:f2:mul.tmp.mut#11.24, COMP_LOOP-5:f2:mul.tmp.mut#12.24, COMP_LOOP-5:f2:mul.tmp.mut#13.24, COMP_LOOP-5:f2:mul.tmp.mut#14.24, COMP_LOOP-5:f2:mul.tmp.mut#15.24, COMP_LOOP-5:f2:mul.tmp.mut#16.24, COMP_LOOP-5:f2:mul.tmp.mut#17.24, COMP_LOOP-5:f2:mul.tmp.mut#18.24, COMP_LOOP-5:f2:mul.tmp.mut#19.24, COMP_LOOP-5:f2:mul.tmp.mut#2.24, COMP_LOOP-5:f2:mul.tmp.mut#20.24, COMP_LOOP-5:f2:mul.tmp.mut#21.24, COMP_LOOP-5:f2:mul.tmp.mut#22.24, COMP_LOOP-5:f2:mul.tmp.mut#23.24, COMP_LOOP-5:f2:mul.tmp.mut#24.24, COMP_LOOP-5:f2:mul.tmp.mut#3.24, COMP_LOOP-5:f2:mul.tmp.mut#4.24, COMP_LOOP-5:f2:mul.tmp.mut#5.24, COMP_LOOP-5:f2:mul.tmp.mut#6.24, COMP_LOOP-5:f2:mul.tmp.mut#7.24, COMP_LOOP-5:f2:mul.tmp.mut#8.24, COMP_LOOP-5:f2:mul.tmp.mut#9.24, COMP_LOOP-5:f2:mul.tmp.mut.24' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.3' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.3, COMP_LOOP-5:f2:mul.tmp.mut#10.3, COMP_LOOP-5:f2:mul.tmp.mut#11.3, COMP_LOOP-5:f2:mul.tmp.mut#12.3, COMP_LOOP-5:f2:mul.tmp.mut#13.3, COMP_LOOP-5:f2:mul.tmp.mut#14.3, COMP_LOOP-5:f2:mul.tmp.mut#15.3, COMP_LOOP-5:f2:mul.tmp.mut#16.3, COMP_LOOP-5:f2:mul.tmp.mut#17.3, COMP_LOOP-5:f2:mul.tmp.mut#18.3, COMP_LOOP-5:f2:mul.tmp.mut#19.3, COMP_LOOP-5:f2:mul.tmp.mut#2.3, COMP_LOOP-5:f2:mul.tmp.mut#20.3, COMP_LOOP-5:f2:mul.tmp.mut#21.3, COMP_LOOP-5:f2:mul.tmp.mut#22.3, COMP_LOOP-5:f2:mul.tmp.mut#23.3, COMP_LOOP-5:f2:mul.tmp.mut#24.3, COMP_LOOP-5:f2:mul.tmp.mut#3.3, COMP_LOOP-5:f2:mul.tmp.mut#4.3, COMP_LOOP-5:f2:mul.tmp.mut#5.3, COMP_LOOP-5:f2:mul.tmp.mut#6.3, COMP_LOOP-5:f2:mul.tmp.mut#7.3, COMP_LOOP-5:f2:mul.tmp.mut#8.3, COMP_LOOP-5:f2:mul.tmp.mut#9.3, COMP_LOOP-5:f2:mul.tmp.mut.3' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.4' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.4, COMP_LOOP-5:f2:mul.tmp.mut#10.4, COMP_LOOP-5:f2:mul.tmp.mut#11.4, COMP_LOOP-5:f2:mul.tmp.mut#12.4, COMP_LOOP-5:f2:mul.tmp.mut#13.4, COMP_LOOP-5:f2:mul.tmp.mut#14.4, COMP_LOOP-5:f2:mul.tmp.mut#15.4, COMP_LOOP-5:f2:mul.tmp.mut#16.4, COMP_LOOP-5:f2:mul.tmp.mut#17.4, COMP_LOOP-5:f2:mul.tmp.mut#18.4, COMP_LOOP-5:f2:mul.tmp.mut#19.4, COMP_LOOP-5:f2:mul.tmp.mut#2.4, COMP_LOOP-5:f2:mul.tmp.mut#20.4, COMP_LOOP-5:f2:mul.tmp.mut#21.4, COMP_LOOP-5:f2:mul.tmp.mut#22.4, COMP_LOOP-5:f2:mul.tmp.mut#23.4, COMP_LOOP-5:f2:mul.tmp.mut#24.4, COMP_LOOP-5:f2:mul.tmp.mut#3.4, COMP_LOOP-5:f2:mul.tmp.mut#4.4, COMP_LOOP-5:f2:mul.tmp.mut#5.4, COMP_LOOP-5:f2:mul.tmp.mut#6.4, COMP_LOOP-5:f2:mul.tmp.mut#7.4, COMP_LOOP-5:f2:mul.tmp.mut#8.4, COMP_LOOP-5:f2:mul.tmp.mut#9.4, COMP_LOOP-5:f2:mul.tmp.mut.4' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.5' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.5, COMP_LOOP-5:f2:mul.tmp.mut#10.5, COMP_LOOP-5:f2:mul.tmp.mut#11.5, COMP_LOOP-5:f2:mul.tmp.mut#12.5, COMP_LOOP-5:f2:mul.tmp.mut#13.5, COMP_LOOP-5:f2:mul.tmp.mut#14.5, COMP_LOOP-5:f2:mul.tmp.mut#15.5, COMP_LOOP-5:f2:mul.tmp.mut#16.5, COMP_LOOP-5:f2:mul.tmp.mut#17.5, COMP_LOOP-5:f2:mul.tmp.mut#18.5, COMP_LOOP-5:f2:mul.tmp.mut#19.5, COMP_LOOP-5:f2:mul.tmp.mut#2.5, COMP_LOOP-5:f2:mul.tmp.mut#20.5, COMP_LOOP-5:f2:mul.tmp.mut#21.5, COMP_LOOP-5:f2:mul.tmp.mut#22.5, COMP_LOOP-5:f2:mul.tmp.mut#23.5, COMP_LOOP-5:f2:mul.tmp.mut#24.5, COMP_LOOP-5:f2:mul.tmp.mut#3.5, COMP_LOOP-5:f2:mul.tmp.mut#4.5, COMP_LOOP-5:f2:mul.tmp.mut#5.5, COMP_LOOP-5:f2:mul.tmp.mut#6.5, COMP_LOOP-5:f2:mul.tmp.mut#7.5, COMP_LOOP-5:f2:mul.tmp.mut#8.5, COMP_LOOP-5:f2:mul.tmp.mut#9.5, COMP_LOOP-5:f2:mul.tmp.mut.5' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.6' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.6, COMP_LOOP-5:f2:mul.tmp.mut#10.6, COMP_LOOP-5:f2:mul.tmp.mut#11.6, COMP_LOOP-5:f2:mul.tmp.mut#12.6, COMP_LOOP-5:f2:mul.tmp.mut#13.6, COMP_LOOP-5:f2:mul.tmp.mut#14.6, COMP_LOOP-5:f2:mul.tmp.mut#15.6, COMP_LOOP-5:f2:mul.tmp.mut#16.6, COMP_LOOP-5:f2:mul.tmp.mut#17.6, COMP_LOOP-5:f2:mul.tmp.mut#18.6, COMP_LOOP-5:f2:mul.tmp.mut#19.6, COMP_LOOP-5:f2:mul.tmp.mut#2.6, COMP_LOOP-5:f2:mul.tmp.mut#20.6, COMP_LOOP-5:f2:mul.tmp.mut#21.6, COMP_LOOP-5:f2:mul.tmp.mut#22.6, COMP_LOOP-5:f2:mul.tmp.mut#23.6, COMP_LOOP-5:f2:mul.tmp.mut#24.6, COMP_LOOP-5:f2:mul.tmp.mut#3.6, COMP_LOOP-5:f2:mul.tmp.mut#4.6, COMP_LOOP-5:f2:mul.tmp.mut#5.6, COMP_LOOP-5:f2:mul.tmp.mut#6.6, COMP_LOOP-5:f2:mul.tmp.mut#7.6, COMP_LOOP-5:f2:mul.tmp.mut#8.6, COMP_LOOP-5:f2:mul.tmp.mut#9.6, COMP_LOOP-5:f2:mul.tmp.mut.6' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.7' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.7, COMP_LOOP-5:f2:mul.tmp.mut#10.7, COMP_LOOP-5:f2:mul.tmp.mut#11.7, COMP_LOOP-5:f2:mul.tmp.mut#12.7, COMP_LOOP-5:f2:mul.tmp.mut#13.7, COMP_LOOP-5:f2:mul.tmp.mut#14.7, COMP_LOOP-5:f2:mul.tmp.mut#15.7, COMP_LOOP-5:f2:mul.tmp.mut#16.7, COMP_LOOP-5:f2:mul.tmp.mut#17.7, COMP_LOOP-5:f2:mul.tmp.mut#18.7, COMP_LOOP-5:f2:mul.tmp.mut#19.7, COMP_LOOP-5:f2:mul.tmp.mut#2.7, COMP_LOOP-5:f2:mul.tmp.mut#20.7, COMP_LOOP-5:f2:mul.tmp.mut#21.7, COMP_LOOP-5:f2:mul.tmp.mut#22.7, COMP_LOOP-5:f2:mul.tmp.mut#23.7, COMP_LOOP-5:f2:mul.tmp.mut#24.7, COMP_LOOP-5:f2:mul.tmp.mut#3.7, COMP_LOOP-5:f2:mul.tmp.mut#4.7, COMP_LOOP-5:f2:mul.tmp.mut#5.7, COMP_LOOP-5:f2:mul.tmp.mut#6.7, COMP_LOOP-5:f2:mul.tmp.mut#7.7, COMP_LOOP-5:f2:mul.tmp.mut#8.7, COMP_LOOP-5:f2:mul.tmp.mut#9.7, COMP_LOOP-5:f2:mul.tmp.mut.7' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.8' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.8, COMP_LOOP-5:f2:mul.tmp.mut#10.8, COMP_LOOP-5:f2:mul.tmp.mut#11.8, COMP_LOOP-5:f2:mul.tmp.mut#12.8, COMP_LOOP-5:f2:mul.tmp.mut#13.8, COMP_LOOP-5:f2:mul.tmp.mut#14.8, COMP_LOOP-5:f2:mul.tmp.mut#15.8, COMP_LOOP-5:f2:mul.tmp.mut#16.8, COMP_LOOP-5:f2:mul.tmp.mut#17.8, COMP_LOOP-5:f2:mul.tmp.mut#18.8, COMP_LOOP-5:f2:mul.tmp.mut#19.8, COMP_LOOP-5:f2:mul.tmp.mut#2.8, COMP_LOOP-5:f2:mul.tmp.mut#20.8, COMP_LOOP-5:f2:mul.tmp.mut#21.8, COMP_LOOP-5:f2:mul.tmp.mut#22.8, COMP_LOOP-5:f2:mul.tmp.mut#23.8, COMP_LOOP-5:f2:mul.tmp.mut#24.8, COMP_LOOP-5:f2:mul.tmp.mut#3.8, COMP_LOOP-5:f2:mul.tmp.mut#4.8, COMP_LOOP-5:f2:mul.tmp.mut#5.8, COMP_LOOP-5:f2:mul.tmp.mut#6.8, COMP_LOOP-5:f2:mul.tmp.mut#7.8, COMP_LOOP-5:f2:mul.tmp.mut#8.8, COMP_LOOP-5:f2:mul.tmp.mut#9.8, COMP_LOOP-5:f2:mul.tmp.mut.8' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-5:f2:mul.tmp.mut#1.9' for variables 'COMP_LOOP-5:f2:mul.tmp.mut#1.9, COMP_LOOP-5:f2:mul.tmp.mut#10.9, COMP_LOOP-5:f2:mul.tmp.mut#11.9, COMP_LOOP-5:f2:mul.tmp.mut#12.9, COMP_LOOP-5:f2:mul.tmp.mut#13.9, COMP_LOOP-5:f2:mul.tmp.mut#14.9, COMP_LOOP-5:f2:mul.tmp.mut#15.9, COMP_LOOP-5:f2:mul.tmp.mut#16.9, COMP_LOOP-5:f2:mul.tmp.mut#17.9, COMP_LOOP-5:f2:mul.tmp.mut#18.9, COMP_LOOP-5:f2:mul.tmp.mut#19.9, COMP_LOOP-5:f2:mul.tmp.mut#2.9, COMP_LOOP-5:f2:mul.tmp.mut#20.9, COMP_LOOP-5:f2:mul.tmp.mut#21.9, COMP_LOOP-5:f2:mul.tmp.mut#22.9, COMP_LOOP-5:f2:mul.tmp.mut#23.9, COMP_LOOP-5:f2:mul.tmp.mut#24.9, COMP_LOOP-5:f2:mul.tmp.mut#3.9, COMP_LOOP-5:f2:mul.tmp.mut#4.9, COMP_LOOP-5:f2:mul.tmp.mut#5.9, COMP_LOOP-5:f2:mul.tmp.mut#6.9, COMP_LOOP-5:f2:mul.tmp.mut#7.9, COMP_LOOP-5:f2:mul.tmp.mut#8.9, COMP_LOOP-5:f2:mul.tmp.mut#9.9, COMP_LOOP-5:f2:mul.tmp.mut.9' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.10' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.10, COMP_LOOP-6:f2:mul.tmp.mut#10.10, COMP_LOOP-6:f2:mul.tmp.mut#11.10, COMP_LOOP-6:f2:mul.tmp.mut#12.10, COMP_LOOP-6:f2:mul.tmp.mut#13.10, COMP_LOOP-6:f2:mul.tmp.mut#14.10, COMP_LOOP-6:f2:mul.tmp.mut#15.10, COMP_LOOP-6:f2:mul.tmp.mut#16.10, COMP_LOOP-6:f2:mul.tmp.mut#17.10, COMP_LOOP-6:f2:mul.tmp.mut#18.10, COMP_LOOP-6:f2:mul.tmp.mut#19.10, COMP_LOOP-6:f2:mul.tmp.mut#2.10, COMP_LOOP-6:f2:mul.tmp.mut#20.10, COMP_LOOP-6:f2:mul.tmp.mut#21.10, COMP_LOOP-6:f2:mul.tmp.mut#22.10, COMP_LOOP-6:f2:mul.tmp.mut#23.10, COMP_LOOP-6:f2:mul.tmp.mut#24.10, COMP_LOOP-6:f2:mul.tmp.mut#3.10, COMP_LOOP-6:f2:mul.tmp.mut#4.10, COMP_LOOP-6:f2:mul.tmp.mut#5.10, COMP_LOOP-6:f2:mul.tmp.mut#6.10, COMP_LOOP-6:f2:mul.tmp.mut#7.10, COMP_LOOP-6:f2:mul.tmp.mut#8.10, COMP_LOOP-6:f2:mul.tmp.mut#9.10, COMP_LOOP-6:f2:mul.tmp.mut.10' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.11' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.11, COMP_LOOP-6:f2:mul.tmp.mut#10.11, COMP_LOOP-6:f2:mul.tmp.mut#11.11, COMP_LOOP-6:f2:mul.tmp.mut#12.11, COMP_LOOP-6:f2:mul.tmp.mut#13.11, COMP_LOOP-6:f2:mul.tmp.mut#14.11, COMP_LOOP-6:f2:mul.tmp.mut#15.11, COMP_LOOP-6:f2:mul.tmp.mut#16.11, COMP_LOOP-6:f2:mul.tmp.mut#17.11, COMP_LOOP-6:f2:mul.tmp.mut#18.11, COMP_LOOP-6:f2:mul.tmp.mut#19.11, COMP_LOOP-6:f2:mul.tmp.mut#2.11, COMP_LOOP-6:f2:mul.tmp.mut#20.11, COMP_LOOP-6:f2:mul.tmp.mut#21.11, COMP_LOOP-6:f2:mul.tmp.mut#22.11, COMP_LOOP-6:f2:mul.tmp.mut#23.11, COMP_LOOP-6:f2:mul.tmp.mut#24.11, COMP_LOOP-6:f2:mul.tmp.mut#3.11, COMP_LOOP-6:f2:mul.tmp.mut#4.11, COMP_LOOP-6:f2:mul.tmp.mut#5.11, COMP_LOOP-6:f2:mul.tmp.mut#6.11, COMP_LOOP-6:f2:mul.tmp.mut#7.11, COMP_LOOP-6:f2:mul.tmp.mut#8.11, COMP_LOOP-6:f2:mul.tmp.mut#9.11, COMP_LOOP-6:f2:mul.tmp.mut.11' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.12' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.12, COMP_LOOP-6:f2:mul.tmp.mut#10.12, COMP_LOOP-6:f2:mul.tmp.mut#11.12, COMP_LOOP-6:f2:mul.tmp.mut#12.12, COMP_LOOP-6:f2:mul.tmp.mut#13.12, COMP_LOOP-6:f2:mul.tmp.mut#14.12, COMP_LOOP-6:f2:mul.tmp.mut#15.12, COMP_LOOP-6:f2:mul.tmp.mut#16.12, COMP_LOOP-6:f2:mul.tmp.mut#17.12, COMP_LOOP-6:f2:mul.tmp.mut#18.12, COMP_LOOP-6:f2:mul.tmp.mut#19.12, COMP_LOOP-6:f2:mul.tmp.mut#2.12, COMP_LOOP-6:f2:mul.tmp.mut#20.12, COMP_LOOP-6:f2:mul.tmp.mut#21.12, COMP_LOOP-6:f2:mul.tmp.mut#22.12, COMP_LOOP-6:f2:mul.tmp.mut#23.12, COMP_LOOP-6:f2:mul.tmp.mut#24.12, COMP_LOOP-6:f2:mul.tmp.mut#3.12, COMP_LOOP-6:f2:mul.tmp.mut#4.12, COMP_LOOP-6:f2:mul.tmp.mut#5.12, COMP_LOOP-6:f2:mul.tmp.mut#6.12, COMP_LOOP-6:f2:mul.tmp.mut#7.12, COMP_LOOP-6:f2:mul.tmp.mut#8.12, COMP_LOOP-6:f2:mul.tmp.mut#9.12, COMP_LOOP-6:f2:mul.tmp.mut.12' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.13' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.13, COMP_LOOP-6:f2:mul.tmp.mut#10.13, COMP_LOOP-6:f2:mul.tmp.mut#11.13, COMP_LOOP-6:f2:mul.tmp.mut#12.13, COMP_LOOP-6:f2:mul.tmp.mut#13.13, COMP_LOOP-6:f2:mul.tmp.mut#14.13, COMP_LOOP-6:f2:mul.tmp.mut#15.13, COMP_LOOP-6:f2:mul.tmp.mut#16.13, COMP_LOOP-6:f2:mul.tmp.mut#17.13, COMP_LOOP-6:f2:mul.tmp.mut#18.13, COMP_LOOP-6:f2:mul.tmp.mut#19.13, COMP_LOOP-6:f2:mul.tmp.mut#2.13, COMP_LOOP-6:f2:mul.tmp.mut#20.13, COMP_LOOP-6:f2:mul.tmp.mut#21.13, COMP_LOOP-6:f2:mul.tmp.mut#22.13, COMP_LOOP-6:f2:mul.tmp.mut#23.13, COMP_LOOP-6:f2:mul.tmp.mut#24.13, COMP_LOOP-6:f2:mul.tmp.mut#3.13, COMP_LOOP-6:f2:mul.tmp.mut#4.13, COMP_LOOP-6:f2:mul.tmp.mut#5.13, COMP_LOOP-6:f2:mul.tmp.mut#6.13, COMP_LOOP-6:f2:mul.tmp.mut#7.13, COMP_LOOP-6:f2:mul.tmp.mut#8.13, COMP_LOOP-6:f2:mul.tmp.mut#9.13, COMP_LOOP-6:f2:mul.tmp.mut.13' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.14' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.14, COMP_LOOP-6:f2:mul.tmp.mut#10.14, COMP_LOOP-6:f2:mul.tmp.mut#11.14, COMP_LOOP-6:f2:mul.tmp.mut#12.14, COMP_LOOP-6:f2:mul.tmp.mut#13.14, COMP_LOOP-6:f2:mul.tmp.mut#14.14, COMP_LOOP-6:f2:mul.tmp.mut#15.14, COMP_LOOP-6:f2:mul.tmp.mut#16.14, COMP_LOOP-6:f2:mul.tmp.mut#17.14, COMP_LOOP-6:f2:mul.tmp.mut#18.14, COMP_LOOP-6:f2:mul.tmp.mut#19.14, COMP_LOOP-6:f2:mul.tmp.mut#2.14, COMP_LOOP-6:f2:mul.tmp.mut#20.14, COMP_LOOP-6:f2:mul.tmp.mut#21.14, COMP_LOOP-6:f2:mul.tmp.mut#22.14, COMP_LOOP-6:f2:mul.tmp.mut#23.14, COMP_LOOP-6:f2:mul.tmp.mut#24.14, COMP_LOOP-6:f2:mul.tmp.mut#3.14, COMP_LOOP-6:f2:mul.tmp.mut#4.14, COMP_LOOP-6:f2:mul.tmp.mut#5.14, COMP_LOOP-6:f2:mul.tmp.mut#6.14, COMP_LOOP-6:f2:mul.tmp.mut#7.14, COMP_LOOP-6:f2:mul.tmp.mut#8.14, COMP_LOOP-6:f2:mul.tmp.mut#9.14, COMP_LOOP-6:f2:mul.tmp.mut.14' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.15' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.15, COMP_LOOP-6:f2:mul.tmp.mut#10.15, COMP_LOOP-6:f2:mul.tmp.mut#11.15, COMP_LOOP-6:f2:mul.tmp.mut#12.15, COMP_LOOP-6:f2:mul.tmp.mut#13.15, COMP_LOOP-6:f2:mul.tmp.mut#14.15, COMP_LOOP-6:f2:mul.tmp.mut#15.15, COMP_LOOP-6:f2:mul.tmp.mut#16.15, COMP_LOOP-6:f2:mul.tmp.mut#17.15, COMP_LOOP-6:f2:mul.tmp.mut#18.15, COMP_LOOP-6:f2:mul.tmp.mut#19.15, COMP_LOOP-6:f2:mul.tmp.mut#2.15, COMP_LOOP-6:f2:mul.tmp.mut#20.15, COMP_LOOP-6:f2:mul.tmp.mut#21.15, COMP_LOOP-6:f2:mul.tmp.mut#22.15, COMP_LOOP-6:f2:mul.tmp.mut#23.15, COMP_LOOP-6:f2:mul.tmp.mut#24.15, COMP_LOOP-6:f2:mul.tmp.mut#3.15, COMP_LOOP-6:f2:mul.tmp.mut#4.15, COMP_LOOP-6:f2:mul.tmp.mut#5.15, COMP_LOOP-6:f2:mul.tmp.mut#6.15, COMP_LOOP-6:f2:mul.tmp.mut#7.15, COMP_LOOP-6:f2:mul.tmp.mut#8.15, COMP_LOOP-6:f2:mul.tmp.mut#9.15, COMP_LOOP-6:f2:mul.tmp.mut.15' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.16' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.16, COMP_LOOP-6:f2:mul.tmp.mut#10.16, COMP_LOOP-6:f2:mul.tmp.mut#11.16, COMP_LOOP-6:f2:mul.tmp.mut#12.16, COMP_LOOP-6:f2:mul.tmp.mut#13.16, COMP_LOOP-6:f2:mul.tmp.mut#14.16, COMP_LOOP-6:f2:mul.tmp.mut#15.16, COMP_LOOP-6:f2:mul.tmp.mut#16.16, COMP_LOOP-6:f2:mul.tmp.mut#17.16, COMP_LOOP-6:f2:mul.tmp.mut#18.16, COMP_LOOP-6:f2:mul.tmp.mut#19.16, COMP_LOOP-6:f2:mul.tmp.mut#2.16, COMP_LOOP-6:f2:mul.tmp.mut#20.16, COMP_LOOP-6:f2:mul.tmp.mut#21.16, COMP_LOOP-6:f2:mul.tmp.mut#22.16, COMP_LOOP-6:f2:mul.tmp.mut#23.16, COMP_LOOP-6:f2:mul.tmp.mut#24.16, COMP_LOOP-6:f2:mul.tmp.mut#3.16, COMP_LOOP-6:f2:mul.tmp.mut#4.16, COMP_LOOP-6:f2:mul.tmp.mut#5.16, COMP_LOOP-6:f2:mul.tmp.mut#6.16, COMP_LOOP-6:f2:mul.tmp.mut#7.16, COMP_LOOP-6:f2:mul.tmp.mut#8.16, COMP_LOOP-6:f2:mul.tmp.mut#9.16, COMP_LOOP-6:f2:mul.tmp.mut.16' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.17' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.17, COMP_LOOP-6:f2:mul.tmp.mut#10.17, COMP_LOOP-6:f2:mul.tmp.mut#11.17, COMP_LOOP-6:f2:mul.tmp.mut#12.17, COMP_LOOP-6:f2:mul.tmp.mut#13.17, COMP_LOOP-6:f2:mul.tmp.mut#14.17, COMP_LOOP-6:f2:mul.tmp.mut#15.17, COMP_LOOP-6:f2:mul.tmp.mut#16.17, COMP_LOOP-6:f2:mul.tmp.mut#17.17, COMP_LOOP-6:f2:mul.tmp.mut#18.17, COMP_LOOP-6:f2:mul.tmp.mut#19.17, COMP_LOOP-6:f2:mul.tmp.mut#2.17, COMP_LOOP-6:f2:mul.tmp.mut#20.17, COMP_LOOP-6:f2:mul.tmp.mut#21.17, COMP_LOOP-6:f2:mul.tmp.mut#22.17, COMP_LOOP-6:f2:mul.tmp.mut#23.17, COMP_LOOP-6:f2:mul.tmp.mut#24.17, COMP_LOOP-6:f2:mul.tmp.mut#3.17, COMP_LOOP-6:f2:mul.tmp.mut#4.17, COMP_LOOP-6:f2:mul.tmp.mut#5.17, COMP_LOOP-6:f2:mul.tmp.mut#6.17, COMP_LOOP-6:f2:mul.tmp.mut#7.17, COMP_LOOP-6:f2:mul.tmp.mut#8.17, COMP_LOOP-6:f2:mul.tmp.mut#9.17, COMP_LOOP-6:f2:mul.tmp.mut.17' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.18' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.18, COMP_LOOP-6:f2:mul.tmp.mut#10.18, COMP_LOOP-6:f2:mul.tmp.mut#11.18, COMP_LOOP-6:f2:mul.tmp.mut#12.18, COMP_LOOP-6:f2:mul.tmp.mut#13.18, COMP_LOOP-6:f2:mul.tmp.mut#14.18, COMP_LOOP-6:f2:mul.tmp.mut#15.18, COMP_LOOP-6:f2:mul.tmp.mut#16.18, COMP_LOOP-6:f2:mul.tmp.mut#17.18, COMP_LOOP-6:f2:mul.tmp.mut#18.18, COMP_LOOP-6:f2:mul.tmp.mut#19.18, COMP_LOOP-6:f2:mul.tmp.mut#2.18, COMP_LOOP-6:f2:mul.tmp.mut#20.18, COMP_LOOP-6:f2:mul.tmp.mut#21.18, COMP_LOOP-6:f2:mul.tmp.mut#22.18, COMP_LOOP-6:f2:mul.tmp.mut#23.18, COMP_LOOP-6:f2:mul.tmp.mut#24.18, COMP_LOOP-6:f2:mul.tmp.mut#3.18, COMP_LOOP-6:f2:mul.tmp.mut#4.18, COMP_LOOP-6:f2:mul.tmp.mut#5.18, COMP_LOOP-6:f2:mul.tmp.mut#6.18, COMP_LOOP-6:f2:mul.tmp.mut#7.18, COMP_LOOP-6:f2:mul.tmp.mut#8.18, COMP_LOOP-6:f2:mul.tmp.mut#9.18, COMP_LOOP-6:f2:mul.tmp.mut.18' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.19' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.19, COMP_LOOP-6:f2:mul.tmp.mut#10.19, COMP_LOOP-6:f2:mul.tmp.mut#11.19, COMP_LOOP-6:f2:mul.tmp.mut#12.19, COMP_LOOP-6:f2:mul.tmp.mut#13.19, COMP_LOOP-6:f2:mul.tmp.mut#14.19, COMP_LOOP-6:f2:mul.tmp.mut#15.19, COMP_LOOP-6:f2:mul.tmp.mut#16.19, COMP_LOOP-6:f2:mul.tmp.mut#17.19, COMP_LOOP-6:f2:mul.tmp.mut#18.19, COMP_LOOP-6:f2:mul.tmp.mut#19.19, COMP_LOOP-6:f2:mul.tmp.mut#2.19, COMP_LOOP-6:f2:mul.tmp.mut#20.19, COMP_LOOP-6:f2:mul.tmp.mut#21.19, COMP_LOOP-6:f2:mul.tmp.mut#22.19, COMP_LOOP-6:f2:mul.tmp.mut#23.19, COMP_LOOP-6:f2:mul.tmp.mut#24.19, COMP_LOOP-6:f2:mul.tmp.mut#3.19, COMP_LOOP-6:f2:mul.tmp.mut#4.19, COMP_LOOP-6:f2:mul.tmp.mut#5.19, COMP_LOOP-6:f2:mul.tmp.mut#6.19, COMP_LOOP-6:f2:mul.tmp.mut#7.19, COMP_LOOP-6:f2:mul.tmp.mut#8.19, COMP_LOOP-6:f2:mul.tmp.mut#9.19, COMP_LOOP-6:f2:mul.tmp.mut.19' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.2' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.2, COMP_LOOP-6:f2:mul.tmp.mut#10.2, COMP_LOOP-6:f2:mul.tmp.mut#11.2, COMP_LOOP-6:f2:mul.tmp.mut#12.2, COMP_LOOP-6:f2:mul.tmp.mut#13.2, COMP_LOOP-6:f2:mul.tmp.mut#14.2, COMP_LOOP-6:f2:mul.tmp.mut#15.2, COMP_LOOP-6:f2:mul.tmp.mut#16.2, COMP_LOOP-6:f2:mul.tmp.mut#17.2, COMP_LOOP-6:f2:mul.tmp.mut#18.2, COMP_LOOP-6:f2:mul.tmp.mut#19.2, COMP_LOOP-6:f2:mul.tmp.mut#2.2, COMP_LOOP-6:f2:mul.tmp.mut#20.2, COMP_LOOP-6:f2:mul.tmp.mut#21.2, COMP_LOOP-6:f2:mul.tmp.mut#22.2, COMP_LOOP-6:f2:mul.tmp.mut#23.2, COMP_LOOP-6:f2:mul.tmp.mut#24.2, COMP_LOOP-6:f2:mul.tmp.mut#3.2, COMP_LOOP-6:f2:mul.tmp.mut#4.2, COMP_LOOP-6:f2:mul.tmp.mut#5.2, COMP_LOOP-6:f2:mul.tmp.mut#6.2, COMP_LOOP-6:f2:mul.tmp.mut#7.2, COMP_LOOP-6:f2:mul.tmp.mut#8.2, COMP_LOOP-6:f2:mul.tmp.mut#9.2, COMP_LOOP-6:f2:mul.tmp.mut.2' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.20' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.20, COMP_LOOP-6:f2:mul.tmp.mut#10.20, COMP_LOOP-6:f2:mul.tmp.mut#11.20, COMP_LOOP-6:f2:mul.tmp.mut#12.20, COMP_LOOP-6:f2:mul.tmp.mut#13.20, COMP_LOOP-6:f2:mul.tmp.mut#14.20, COMP_LOOP-6:f2:mul.tmp.mut#15.20, COMP_LOOP-6:f2:mul.tmp.mut#16.20, COMP_LOOP-6:f2:mul.tmp.mut#17.20, COMP_LOOP-6:f2:mul.tmp.mut#18.20, COMP_LOOP-6:f2:mul.tmp.mut#19.20, COMP_LOOP-6:f2:mul.tmp.mut#2.20, COMP_LOOP-6:f2:mul.tmp.mut#20.20, COMP_LOOP-6:f2:mul.tmp.mut#21.20, COMP_LOOP-6:f2:mul.tmp.mut#22.20, COMP_LOOP-6:f2:mul.tmp.mut#23.20, COMP_LOOP-6:f2:mul.tmp.mut#24.20, COMP_LOOP-6:f2:mul.tmp.mut#3.20, COMP_LOOP-6:f2:mul.tmp.mut#4.20, COMP_LOOP-6:f2:mul.tmp.mut#5.20, COMP_LOOP-6:f2:mul.tmp.mut#6.20, COMP_LOOP-6:f2:mul.tmp.mut#7.20, COMP_LOOP-6:f2:mul.tmp.mut#8.20, COMP_LOOP-6:f2:mul.tmp.mut#9.20, COMP_LOOP-6:f2:mul.tmp.mut.20' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.21' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.21, COMP_LOOP-6:f2:mul.tmp.mut#10.21, COMP_LOOP-6:f2:mul.tmp.mut#11.21, COMP_LOOP-6:f2:mul.tmp.mut#12.21, COMP_LOOP-6:f2:mul.tmp.mut#13.21, COMP_LOOP-6:f2:mul.tmp.mut#14.21, COMP_LOOP-6:f2:mul.tmp.mut#15.21, COMP_LOOP-6:f2:mul.tmp.mut#16.21, COMP_LOOP-6:f2:mul.tmp.mut#17.21, COMP_LOOP-6:f2:mul.tmp.mut#18.21, COMP_LOOP-6:f2:mul.tmp.mut#19.21, COMP_LOOP-6:f2:mul.tmp.mut#2.21, COMP_LOOP-6:f2:mul.tmp.mut#20.21, COMP_LOOP-6:f2:mul.tmp.mut#21.21, COMP_LOOP-6:f2:mul.tmp.mut#22.21, COMP_LOOP-6:f2:mul.tmp.mut#23.21, COMP_LOOP-6:f2:mul.tmp.mut#24.21, COMP_LOOP-6:f2:mul.tmp.mut#3.21, COMP_LOOP-6:f2:mul.tmp.mut#4.21, COMP_LOOP-6:f2:mul.tmp.mut#5.21, COMP_LOOP-6:f2:mul.tmp.mut#6.21, COMP_LOOP-6:f2:mul.tmp.mut#7.21, COMP_LOOP-6:f2:mul.tmp.mut#8.21, COMP_LOOP-6:f2:mul.tmp.mut#9.21, COMP_LOOP-6:f2:mul.tmp.mut.21' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.22' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.22, COMP_LOOP-6:f2:mul.tmp.mut#10.22, COMP_LOOP-6:f2:mul.tmp.mut#11.22, COMP_LOOP-6:f2:mul.tmp.mut#12.22, COMP_LOOP-6:f2:mul.tmp.mut#13.22, COMP_LOOP-6:f2:mul.tmp.mut#14.22, COMP_LOOP-6:f2:mul.tmp.mut#15.22, COMP_LOOP-6:f2:mul.tmp.mut#16.22, COMP_LOOP-6:f2:mul.tmp.mut#17.22, COMP_LOOP-6:f2:mul.tmp.mut#18.22, COMP_LOOP-6:f2:mul.tmp.mut#19.22, COMP_LOOP-6:f2:mul.tmp.mut#2.22, COMP_LOOP-6:f2:mul.tmp.mut#20.22, COMP_LOOP-6:f2:mul.tmp.mut#21.22, COMP_LOOP-6:f2:mul.tmp.mut#22.22, COMP_LOOP-6:f2:mul.tmp.mut#23.22, COMP_LOOP-6:f2:mul.tmp.mut#24.22, COMP_LOOP-6:f2:mul.tmp.mut#3.22, COMP_LOOP-6:f2:mul.tmp.mut#4.22, COMP_LOOP-6:f2:mul.tmp.mut#5.22, COMP_LOOP-6:f2:mul.tmp.mut#6.22, COMP_LOOP-6:f2:mul.tmp.mut#7.22, COMP_LOOP-6:f2:mul.tmp.mut#8.22, COMP_LOOP-6:f2:mul.tmp.mut#9.22, COMP_LOOP-6:f2:mul.tmp.mut.22' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.23' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.23, COMP_LOOP-6:f2:mul.tmp.mut#10.23, COMP_LOOP-6:f2:mul.tmp.mut#11.23, COMP_LOOP-6:f2:mul.tmp.mut#12.23, COMP_LOOP-6:f2:mul.tmp.mut#13.23, COMP_LOOP-6:f2:mul.tmp.mut#14.23, COMP_LOOP-6:f2:mul.tmp.mut#15.23, COMP_LOOP-6:f2:mul.tmp.mut#16.23, COMP_LOOP-6:f2:mul.tmp.mut#17.23, COMP_LOOP-6:f2:mul.tmp.mut#18.23, COMP_LOOP-6:f2:mul.tmp.mut#19.23, COMP_LOOP-6:f2:mul.tmp.mut#2.23, COMP_LOOP-6:f2:mul.tmp.mut#20.23, COMP_LOOP-6:f2:mul.tmp.mut#21.23, COMP_LOOP-6:f2:mul.tmp.mut#22.23, COMP_LOOP-6:f2:mul.tmp.mut#23.23, COMP_LOOP-6:f2:mul.tmp.mut#24.23, COMP_LOOP-6:f2:mul.tmp.mut#3.23, COMP_LOOP-6:f2:mul.tmp.mut#4.23, COMP_LOOP-6:f2:mul.tmp.mut#5.23, COMP_LOOP-6:f2:mul.tmp.mut#6.23, COMP_LOOP-6:f2:mul.tmp.mut#7.23, COMP_LOOP-6:f2:mul.tmp.mut#8.23, COMP_LOOP-6:f2:mul.tmp.mut#9.23, COMP_LOOP-6:f2:mul.tmp.mut.23' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.24' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.24, COMP_LOOP-6:f2:mul.tmp.mut#10.24, COMP_LOOP-6:f2:mul.tmp.mut#11.24, COMP_LOOP-6:f2:mul.tmp.mut#12.24, COMP_LOOP-6:f2:mul.tmp.mut#13.24, COMP_LOOP-6:f2:mul.tmp.mut#14.24, COMP_LOOP-6:f2:mul.tmp.mut#15.24, COMP_LOOP-6:f2:mul.tmp.mut#16.24, COMP_LOOP-6:f2:mul.tmp.mut#17.24, COMP_LOOP-6:f2:mul.tmp.mut#18.24, COMP_LOOP-6:f2:mul.tmp.mut#19.24, COMP_LOOP-6:f2:mul.tmp.mut#2.24, COMP_LOOP-6:f2:mul.tmp.mut#20.24, COMP_LOOP-6:f2:mul.tmp.mut#21.24, COMP_LOOP-6:f2:mul.tmp.mut#22.24, COMP_LOOP-6:f2:mul.tmp.mut#23.24, COMP_LOOP-6:f2:mul.tmp.mut#24.24, COMP_LOOP-6:f2:mul.tmp.mut#3.24, COMP_LOOP-6:f2:mul.tmp.mut#4.24, COMP_LOOP-6:f2:mul.tmp.mut#5.24, COMP_LOOP-6:f2:mul.tmp.mut#6.24, COMP_LOOP-6:f2:mul.tmp.mut#7.24, COMP_LOOP-6:f2:mul.tmp.mut#8.24, COMP_LOOP-6:f2:mul.tmp.mut#9.24, COMP_LOOP-6:f2:mul.tmp.mut.24' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.3' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.3, COMP_LOOP-6:f2:mul.tmp.mut#10.3, COMP_LOOP-6:f2:mul.tmp.mut#11.3, COMP_LOOP-6:f2:mul.tmp.mut#12.3, COMP_LOOP-6:f2:mul.tmp.mut#13.3, COMP_LOOP-6:f2:mul.tmp.mut#14.3, COMP_LOOP-6:f2:mul.tmp.mut#15.3, COMP_LOOP-6:f2:mul.tmp.mut#16.3, COMP_LOOP-6:f2:mul.tmp.mut#17.3, COMP_LOOP-6:f2:mul.tmp.mut#18.3, COMP_LOOP-6:f2:mul.tmp.mut#19.3, COMP_LOOP-6:f2:mul.tmp.mut#2.3, COMP_LOOP-6:f2:mul.tmp.mut#20.3, COMP_LOOP-6:f2:mul.tmp.mut#21.3, COMP_LOOP-6:f2:mul.tmp.mut#22.3, COMP_LOOP-6:f2:mul.tmp.mut#23.3, COMP_LOOP-6:f2:mul.tmp.mut#24.3, COMP_LOOP-6:f2:mul.tmp.mut#3.3, COMP_LOOP-6:f2:mul.tmp.mut#4.3, COMP_LOOP-6:f2:mul.tmp.mut#5.3, COMP_LOOP-6:f2:mul.tmp.mut#6.3, COMP_LOOP-6:f2:mul.tmp.mut#7.3, COMP_LOOP-6:f2:mul.tmp.mut#8.3, COMP_LOOP-6:f2:mul.tmp.mut#9.3, COMP_LOOP-6:f2:mul.tmp.mut.3' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.4' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.4, COMP_LOOP-6:f2:mul.tmp.mut#10.4, COMP_LOOP-6:f2:mul.tmp.mut#11.4, COMP_LOOP-6:f2:mul.tmp.mut#12.4, COMP_LOOP-6:f2:mul.tmp.mut#13.4, COMP_LOOP-6:f2:mul.tmp.mut#14.4, COMP_LOOP-6:f2:mul.tmp.mut#15.4, COMP_LOOP-6:f2:mul.tmp.mut#16.4, COMP_LOOP-6:f2:mul.tmp.mut#17.4, COMP_LOOP-6:f2:mul.tmp.mut#18.4, COMP_LOOP-6:f2:mul.tmp.mut#19.4, COMP_LOOP-6:f2:mul.tmp.mut#2.4, COMP_LOOP-6:f2:mul.tmp.mut#20.4, COMP_LOOP-6:f2:mul.tmp.mut#21.4, COMP_LOOP-6:f2:mul.tmp.mut#22.4, COMP_LOOP-6:f2:mul.tmp.mut#23.4, COMP_LOOP-6:f2:mul.tmp.mut#24.4, COMP_LOOP-6:f2:mul.tmp.mut#3.4, COMP_LOOP-6:f2:mul.tmp.mut#4.4, COMP_LOOP-6:f2:mul.tmp.mut#5.4, COMP_LOOP-6:f2:mul.tmp.mut#6.4, COMP_LOOP-6:f2:mul.tmp.mut#7.4, COMP_LOOP-6:f2:mul.tmp.mut#8.4, COMP_LOOP-6:f2:mul.tmp.mut#9.4, COMP_LOOP-6:f2:mul.tmp.mut.4' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.5' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.5, COMP_LOOP-6:f2:mul.tmp.mut#10.5, COMP_LOOP-6:f2:mul.tmp.mut#11.5, COMP_LOOP-6:f2:mul.tmp.mut#12.5, COMP_LOOP-6:f2:mul.tmp.mut#13.5, COMP_LOOP-6:f2:mul.tmp.mut#14.5, COMP_LOOP-6:f2:mul.tmp.mut#15.5, COMP_LOOP-6:f2:mul.tmp.mut#16.5, COMP_LOOP-6:f2:mul.tmp.mut#17.5, COMP_LOOP-6:f2:mul.tmp.mut#18.5, COMP_LOOP-6:f2:mul.tmp.mut#19.5, COMP_LOOP-6:f2:mul.tmp.mut#2.5, COMP_LOOP-6:f2:mul.tmp.mut#20.5, COMP_LOOP-6:f2:mul.tmp.mut#21.5, COMP_LOOP-6:f2:mul.tmp.mut#22.5, COMP_LOOP-6:f2:mul.tmp.mut#23.5, COMP_LOOP-6:f2:mul.tmp.mut#24.5, COMP_LOOP-6:f2:mul.tmp.mut#3.5, COMP_LOOP-6:f2:mul.tmp.mut#4.5, COMP_LOOP-6:f2:mul.tmp.mut#5.5, COMP_LOOP-6:f2:mul.tmp.mut#6.5, COMP_LOOP-6:f2:mul.tmp.mut#7.5, COMP_LOOP-6:f2:mul.tmp.mut#8.5, COMP_LOOP-6:f2:mul.tmp.mut#9.5, COMP_LOOP-6:f2:mul.tmp.mut.5' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.6' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.6, COMP_LOOP-6:f2:mul.tmp.mut#10.6, COMP_LOOP-6:f2:mul.tmp.mut#11.6, COMP_LOOP-6:f2:mul.tmp.mut#12.6, COMP_LOOP-6:f2:mul.tmp.mut#13.6, COMP_LOOP-6:f2:mul.tmp.mut#14.6, COMP_LOOP-6:f2:mul.tmp.mut#15.6, COMP_LOOP-6:f2:mul.tmp.mut#16.6, COMP_LOOP-6:f2:mul.tmp.mut#17.6, COMP_LOOP-6:f2:mul.tmp.mut#18.6, COMP_LOOP-6:f2:mul.tmp.mut#19.6, COMP_LOOP-6:f2:mul.tmp.mut#2.6, COMP_LOOP-6:f2:mul.tmp.mut#20.6, COMP_LOOP-6:f2:mul.tmp.mut#21.6, COMP_LOOP-6:f2:mul.tmp.mut#22.6, COMP_LOOP-6:f2:mul.tmp.mut#23.6, COMP_LOOP-6:f2:mul.tmp.mut#24.6, COMP_LOOP-6:f2:mul.tmp.mut#3.6, COMP_LOOP-6:f2:mul.tmp.mut#4.6, COMP_LOOP-6:f2:mul.tmp.mut#5.6, COMP_LOOP-6:f2:mul.tmp.mut#6.6, COMP_LOOP-6:f2:mul.tmp.mut#7.6, COMP_LOOP-6:f2:mul.tmp.mut#8.6, COMP_LOOP-6:f2:mul.tmp.mut#9.6, COMP_LOOP-6:f2:mul.tmp.mut.6' (24 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4069.85 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.7' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.7, COMP_LOOP-6:f2:mul.tmp.mut#10.7, COMP_LOOP-6:f2:mul.tmp.mut#11.7, COMP_LOOP-6:f2:mul.tmp.mut#12.7, COMP_LOOP-6:f2:mul.tmp.mut#13.7, COMP_LOOP-6:f2:mul.tmp.mut#14.7, COMP_LOOP-6:f2:mul.tmp.mut#15.7, COMP_LOOP-6:f2:mul.tmp.mut#16.7, COMP_LOOP-6:f2:mul.tmp.mut#17.7, COMP_LOOP-6:f2:mul.tmp.mut#18.7, COMP_LOOP-6:f2:mul.tmp.mut#19.7, COMP_LOOP-6:f2:mul.tmp.mut#2.7, COMP_LOOP-6:f2:mul.tmp.mut#20.7, COMP_LOOP-6:f2:mul.tmp.mut#21.7, COMP_LOOP-6:f2:mul.tmp.mut#22.7, COMP_LOOP-6:f2:mul.tmp.mut#23.7, COMP_LOOP-6:f2:mul.tmp.mut#24.7, COMP_LOOP-6:f2:mul.tmp.mut#3.7, COMP_LOOP-6:f2:mul.tmp.mut#4.7, COMP_LOOP-6:f2:mul.tmp.mut#5.7, COMP_LOOP-6:f2:mul.tmp.mut#6.7, COMP_LOOP-6:f2:mul.tmp.mut#7.7, COMP_LOOP-6:f2:mul.tmp.mut#8.7, COMP_LOOP-6:f2:mul.tmp.mut#9.7, COMP_LOOP-6:f2:mul.tmp.mut.7' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.8' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.8, COMP_LOOP-6:f2:mul.tmp.mut#10.8, COMP_LOOP-6:f2:mul.tmp.mut#11.8, COMP_LOOP-6:f2:mul.tmp.mut#12.8, COMP_LOOP-6:f2:mul.tmp.mut#13.8, COMP_LOOP-6:f2:mul.tmp.mut#14.8, COMP_LOOP-6:f2:mul.tmp.mut#15.8, COMP_LOOP-6:f2:mul.tmp.mut#16.8, COMP_LOOP-6:f2:mul.tmp.mut#17.8, COMP_LOOP-6:f2:mul.tmp.mut#18.8, COMP_LOOP-6:f2:mul.tmp.mut#19.8, COMP_LOOP-6:f2:mul.tmp.mut#2.8, COMP_LOOP-6:f2:mul.tmp.mut#20.8, COMP_LOOP-6:f2:mul.tmp.mut#21.8, COMP_LOOP-6:f2:mul.tmp.mut#22.8, COMP_LOOP-6:f2:mul.tmp.mut#23.8, COMP_LOOP-6:f2:mul.tmp.mut#24.8, COMP_LOOP-6:f2:mul.tmp.mut#3.8, COMP_LOOP-6:f2:mul.tmp.mut#4.8, COMP_LOOP-6:f2:mul.tmp.mut#5.8, COMP_LOOP-6:f2:mul.tmp.mut#6.8, COMP_LOOP-6:f2:mul.tmp.mut#7.8, COMP_LOOP-6:f2:mul.tmp.mut#8.8, COMP_LOOP-6:f2:mul.tmp.mut#9.8, COMP_LOOP-6:f2:mul.tmp.mut.8' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-6:f2:mul.tmp.mut#1.9' for variables 'COMP_LOOP-6:f2:mul.tmp.mut#1.9, COMP_LOOP-6:f2:mul.tmp.mut#10.9, COMP_LOOP-6:f2:mul.tmp.mut#11.9, COMP_LOOP-6:f2:mul.tmp.mut#12.9, COMP_LOOP-6:f2:mul.tmp.mut#13.9, COMP_LOOP-6:f2:mul.tmp.mut#14.9, COMP_LOOP-6:f2:mul.tmp.mut#15.9, COMP_LOOP-6:f2:mul.tmp.mut#16.9, COMP_LOOP-6:f2:mul.tmp.mut#17.9, COMP_LOOP-6:f2:mul.tmp.mut#18.9, COMP_LOOP-6:f2:mul.tmp.mut#19.9, COMP_LOOP-6:f2:mul.tmp.mut#2.9, COMP_LOOP-6:f2:mul.tmp.mut#20.9, COMP_LOOP-6:f2:mul.tmp.mut#21.9, COMP_LOOP-6:f2:mul.tmp.mut#22.9, COMP_LOOP-6:f2:mul.tmp.mut#23.9, COMP_LOOP-6:f2:mul.tmp.mut#24.9, COMP_LOOP-6:f2:mul.tmp.mut#3.9, COMP_LOOP-6:f2:mul.tmp.mut#4.9, COMP_LOOP-6:f2:mul.tmp.mut#5.9, COMP_LOOP-6:f2:mul.tmp.mut#6.9, COMP_LOOP-6:f2:mul.tmp.mut#7.9, COMP_LOOP-6:f2:mul.tmp.mut#8.9, COMP_LOOP-6:f2:mul.tmp.mut#9.9, COMP_LOOP-6:f2:mul.tmp.mut.9' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.10' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.10, COMP_LOOP-7:f2:mul.tmp.mut#10.10, COMP_LOOP-7:f2:mul.tmp.mut#11.10, COMP_LOOP-7:f2:mul.tmp.mut#12.10, COMP_LOOP-7:f2:mul.tmp.mut#13.10, COMP_LOOP-7:f2:mul.tmp.mut#14.10, COMP_LOOP-7:f2:mul.tmp.mut#15.10, COMP_LOOP-7:f2:mul.tmp.mut#16.10, COMP_LOOP-7:f2:mul.tmp.mut#17.10, COMP_LOOP-7:f2:mul.tmp.mut#18.10, COMP_LOOP-7:f2:mul.tmp.mut#19.10, COMP_LOOP-7:f2:mul.tmp.mut#2.10, COMP_LOOP-7:f2:mul.tmp.mut#20.10, COMP_LOOP-7:f2:mul.tmp.mut#21.10, COMP_LOOP-7:f2:mul.tmp.mut#22.10, COMP_LOOP-7:f2:mul.tmp.mut#23.10, COMP_LOOP-7:f2:mul.tmp.mut#24.10, COMP_LOOP-7:f2:mul.tmp.mut#3.10, COMP_LOOP-7:f2:mul.tmp.mut#4.10, COMP_LOOP-7:f2:mul.tmp.mut#5.10, COMP_LOOP-7:f2:mul.tmp.mut#6.10, COMP_LOOP-7:f2:mul.tmp.mut#7.10, COMP_LOOP-7:f2:mul.tmp.mut#8.10, COMP_LOOP-7:f2:mul.tmp.mut#9.10, COMP_LOOP-7:f2:mul.tmp.mut.10' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.11' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.11, COMP_LOOP-7:f2:mul.tmp.mut#10.11, COMP_LOOP-7:f2:mul.tmp.mut#11.11, COMP_LOOP-7:f2:mul.tmp.mut#12.11, COMP_LOOP-7:f2:mul.tmp.mut#13.11, COMP_LOOP-7:f2:mul.tmp.mut#14.11, COMP_LOOP-7:f2:mul.tmp.mut#15.11, COMP_LOOP-7:f2:mul.tmp.mut#16.11, COMP_LOOP-7:f2:mul.tmp.mut#17.11, COMP_LOOP-7:f2:mul.tmp.mut#18.11, COMP_LOOP-7:f2:mul.tmp.mut#19.11, COMP_LOOP-7:f2:mul.tmp.mut#2.11, COMP_LOOP-7:f2:mul.tmp.mut#20.11, COMP_LOOP-7:f2:mul.tmp.mut#21.11, COMP_LOOP-7:f2:mul.tmp.mut#22.11, COMP_LOOP-7:f2:mul.tmp.mut#23.11, COMP_LOOP-7:f2:mul.tmp.mut#24.11, COMP_LOOP-7:f2:mul.tmp.mut#3.11, COMP_LOOP-7:f2:mul.tmp.mut#4.11, COMP_LOOP-7:f2:mul.tmp.mut#5.11, COMP_LOOP-7:f2:mul.tmp.mut#6.11, COMP_LOOP-7:f2:mul.tmp.mut#7.11, COMP_LOOP-7:f2:mul.tmp.mut#8.11, COMP_LOOP-7:f2:mul.tmp.mut#9.11, COMP_LOOP-7:f2:mul.tmp.mut.11' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.12' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.12, COMP_LOOP-7:f2:mul.tmp.mut#10.12, COMP_LOOP-7:f2:mul.tmp.mut#11.12, COMP_LOOP-7:f2:mul.tmp.mut#12.12, COMP_LOOP-7:f2:mul.tmp.mut#13.12, COMP_LOOP-7:f2:mul.tmp.mut#14.12, COMP_LOOP-7:f2:mul.tmp.mut#15.12, COMP_LOOP-7:f2:mul.tmp.mut#16.12, COMP_LOOP-7:f2:mul.tmp.mut#17.12, COMP_LOOP-7:f2:mul.tmp.mut#18.12, COMP_LOOP-7:f2:mul.tmp.mut#19.12, COMP_LOOP-7:f2:mul.tmp.mut#2.12, COMP_LOOP-7:f2:mul.tmp.mut#20.12, COMP_LOOP-7:f2:mul.tmp.mut#21.12, COMP_LOOP-7:f2:mul.tmp.mut#22.12, COMP_LOOP-7:f2:mul.tmp.mut#23.12, COMP_LOOP-7:f2:mul.tmp.mut#24.12, COMP_LOOP-7:f2:mul.tmp.mut#3.12, COMP_LOOP-7:f2:mul.tmp.mut#4.12, COMP_LOOP-7:f2:mul.tmp.mut#5.12, COMP_LOOP-7:f2:mul.tmp.mut#6.12, COMP_LOOP-7:f2:mul.tmp.mut#7.12, COMP_LOOP-7:f2:mul.tmp.mut#8.12, COMP_LOOP-7:f2:mul.tmp.mut#9.12, COMP_LOOP-7:f2:mul.tmp.mut.12' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.13' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.13, COMP_LOOP-7:f2:mul.tmp.mut#10.13, COMP_LOOP-7:f2:mul.tmp.mut#11.13, COMP_LOOP-7:f2:mul.tmp.mut#12.13, COMP_LOOP-7:f2:mul.tmp.mut#13.13, COMP_LOOP-7:f2:mul.tmp.mut#14.13, COMP_LOOP-7:f2:mul.tmp.mut#15.13, COMP_LOOP-7:f2:mul.tmp.mut#16.13, COMP_LOOP-7:f2:mul.tmp.mut#17.13, COMP_LOOP-7:f2:mul.tmp.mut#18.13, COMP_LOOP-7:f2:mul.tmp.mut#19.13, COMP_LOOP-7:f2:mul.tmp.mut#2.13, COMP_LOOP-7:f2:mul.tmp.mut#20.13, COMP_LOOP-7:f2:mul.tmp.mut#21.13, COMP_LOOP-7:f2:mul.tmp.mut#22.13, COMP_LOOP-7:f2:mul.tmp.mut#23.13, COMP_LOOP-7:f2:mul.tmp.mut#24.13, COMP_LOOP-7:f2:mul.tmp.mut#3.13, COMP_LOOP-7:f2:mul.tmp.mut#4.13, COMP_LOOP-7:f2:mul.tmp.mut#5.13, COMP_LOOP-7:f2:mul.tmp.mut#6.13, COMP_LOOP-7:f2:mul.tmp.mut#7.13, COMP_LOOP-7:f2:mul.tmp.mut#8.13, COMP_LOOP-7:f2:mul.tmp.mut#9.13, COMP_LOOP-7:f2:mul.tmp.mut.13' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.14' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.14, COMP_LOOP-7:f2:mul.tmp.mut#10.14, COMP_LOOP-7:f2:mul.tmp.mut#11.14, COMP_LOOP-7:f2:mul.tmp.mut#12.14, COMP_LOOP-7:f2:mul.tmp.mut#13.14, COMP_LOOP-7:f2:mul.tmp.mut#14.14, COMP_LOOP-7:f2:mul.tmp.mut#15.14, COMP_LOOP-7:f2:mul.tmp.mut#16.14, COMP_LOOP-7:f2:mul.tmp.mut#17.14, COMP_LOOP-7:f2:mul.tmp.mut#18.14, COMP_LOOP-7:f2:mul.tmp.mut#19.14, COMP_LOOP-7:f2:mul.tmp.mut#2.14, COMP_LOOP-7:f2:mul.tmp.mut#20.14, COMP_LOOP-7:f2:mul.tmp.mut#21.14, COMP_LOOP-7:f2:mul.tmp.mut#22.14, COMP_LOOP-7:f2:mul.tmp.mut#23.14, COMP_LOOP-7:f2:mul.tmp.mut#24.14, COMP_LOOP-7:f2:mul.tmp.mut#3.14, COMP_LOOP-7:f2:mul.tmp.mut#4.14, COMP_LOOP-7:f2:mul.tmp.mut#5.14, COMP_LOOP-7:f2:mul.tmp.mut#6.14, COMP_LOOP-7:f2:mul.tmp.mut#7.14, COMP_LOOP-7:f2:mul.tmp.mut#8.14, COMP_LOOP-7:f2:mul.tmp.mut#9.14, COMP_LOOP-7:f2:mul.tmp.mut.14' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.15' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.15, COMP_LOOP-7:f2:mul.tmp.mut#10.15, COMP_LOOP-7:f2:mul.tmp.mut#11.15, COMP_LOOP-7:f2:mul.tmp.mut#12.15, COMP_LOOP-7:f2:mul.tmp.mut#13.15, COMP_LOOP-7:f2:mul.tmp.mut#14.15, COMP_LOOP-7:f2:mul.tmp.mut#15.15, COMP_LOOP-7:f2:mul.tmp.mut#16.15, COMP_LOOP-7:f2:mul.tmp.mut#17.15, COMP_LOOP-7:f2:mul.tmp.mut#18.15, COMP_LOOP-7:f2:mul.tmp.mut#19.15, COMP_LOOP-7:f2:mul.tmp.mut#2.15, COMP_LOOP-7:f2:mul.tmp.mut#20.15, COMP_LOOP-7:f2:mul.tmp.mut#21.15, COMP_LOOP-7:f2:mul.tmp.mut#22.15, COMP_LOOP-7:f2:mul.tmp.mut#23.15, COMP_LOOP-7:f2:mul.tmp.mut#24.15, COMP_LOOP-7:f2:mul.tmp.mut#3.15, COMP_LOOP-7:f2:mul.tmp.mut#4.15, COMP_LOOP-7:f2:mul.tmp.mut#5.15, COMP_LOOP-7:f2:mul.tmp.mut#6.15, COMP_LOOP-7:f2:mul.tmp.mut#7.15, COMP_LOOP-7:f2:mul.tmp.mut#8.15, COMP_LOOP-7:f2:mul.tmp.mut#9.15, COMP_LOOP-7:f2:mul.tmp.mut.15' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.16' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.16, COMP_LOOP-7:f2:mul.tmp.mut#10.16, COMP_LOOP-7:f2:mul.tmp.mut#11.16, COMP_LOOP-7:f2:mul.tmp.mut#12.16, COMP_LOOP-7:f2:mul.tmp.mut#13.16, COMP_LOOP-7:f2:mul.tmp.mut#14.16, COMP_LOOP-7:f2:mul.tmp.mut#15.16, COMP_LOOP-7:f2:mul.tmp.mut#16.16, COMP_LOOP-7:f2:mul.tmp.mut#17.16, COMP_LOOP-7:f2:mul.tmp.mut#18.16, COMP_LOOP-7:f2:mul.tmp.mut#19.16, COMP_LOOP-7:f2:mul.tmp.mut#2.16, COMP_LOOP-7:f2:mul.tmp.mut#20.16, COMP_LOOP-7:f2:mul.tmp.mut#21.16, COMP_LOOP-7:f2:mul.tmp.mut#22.16, COMP_LOOP-7:f2:mul.tmp.mut#23.16, COMP_LOOP-7:f2:mul.tmp.mut#24.16, COMP_LOOP-7:f2:mul.tmp.mut#3.16, COMP_LOOP-7:f2:mul.tmp.mut#4.16, COMP_LOOP-7:f2:mul.tmp.mut#5.16, COMP_LOOP-7:f2:mul.tmp.mut#6.16, COMP_LOOP-7:f2:mul.tmp.mut#7.16, COMP_LOOP-7:f2:mul.tmp.mut#8.16, COMP_LOOP-7:f2:mul.tmp.mut#9.16, COMP_LOOP-7:f2:mul.tmp.mut.16' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.17' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.17, COMP_LOOP-7:f2:mul.tmp.mut#10.17, COMP_LOOP-7:f2:mul.tmp.mut#11.17, COMP_LOOP-7:f2:mul.tmp.mut#12.17, COMP_LOOP-7:f2:mul.tmp.mut#13.17, COMP_LOOP-7:f2:mul.tmp.mut#14.17, COMP_LOOP-7:f2:mul.tmp.mut#15.17, COMP_LOOP-7:f2:mul.tmp.mut#16.17, COMP_LOOP-7:f2:mul.tmp.mut#17.17, COMP_LOOP-7:f2:mul.tmp.mut#18.17, COMP_LOOP-7:f2:mul.tmp.mut#19.17, COMP_LOOP-7:f2:mul.tmp.mut#2.17, COMP_LOOP-7:f2:mul.tmp.mut#20.17, COMP_LOOP-7:f2:mul.tmp.mut#21.17, COMP_LOOP-7:f2:mul.tmp.mut#22.17, COMP_LOOP-7:f2:mul.tmp.mut#23.17, COMP_LOOP-7:f2:mul.tmp.mut#24.17, COMP_LOOP-7:f2:mul.tmp.mut#3.17, COMP_LOOP-7:f2:mul.tmp.mut#4.17, COMP_LOOP-7:f2:mul.tmp.mut#5.17, COMP_LOOP-7:f2:mul.tmp.mut#6.17, COMP_LOOP-7:f2:mul.tmp.mut#7.17, COMP_LOOP-7:f2:mul.tmp.mut#8.17, COMP_LOOP-7:f2:mul.tmp.mut#9.17, COMP_LOOP-7:f2:mul.tmp.mut.17' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.18' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.18, COMP_LOOP-7:f2:mul.tmp.mut#10.18, COMP_LOOP-7:f2:mul.tmp.mut#11.18, COMP_LOOP-7:f2:mul.tmp.mut#12.18, COMP_LOOP-7:f2:mul.tmp.mut#13.18, COMP_LOOP-7:f2:mul.tmp.mut#14.18, COMP_LOOP-7:f2:mul.tmp.mut#15.18, COMP_LOOP-7:f2:mul.tmp.mut#16.18, COMP_LOOP-7:f2:mul.tmp.mut#17.18, COMP_LOOP-7:f2:mul.tmp.mut#18.18, COMP_LOOP-7:f2:mul.tmp.mut#19.18, COMP_LOOP-7:f2:mul.tmp.mut#2.18, COMP_LOOP-7:f2:mul.tmp.mut#20.18, COMP_LOOP-7:f2:mul.tmp.mut#21.18, COMP_LOOP-7:f2:mul.tmp.mut#22.18, COMP_LOOP-7:f2:mul.tmp.mut#23.18, COMP_LOOP-7:f2:mul.tmp.mut#24.18, COMP_LOOP-7:f2:mul.tmp.mut#3.18, COMP_LOOP-7:f2:mul.tmp.mut#4.18, COMP_LOOP-7:f2:mul.tmp.mut#5.18, COMP_LOOP-7:f2:mul.tmp.mut#6.18, COMP_LOOP-7:f2:mul.tmp.mut#7.18, COMP_LOOP-7:f2:mul.tmp.mut#8.18, COMP_LOOP-7:f2:mul.tmp.mut#9.18, COMP_LOOP-7:f2:mul.tmp.mut.18' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.19' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.19, COMP_LOOP-7:f2:mul.tmp.mut#10.19, COMP_LOOP-7:f2:mul.tmp.mut#11.19, COMP_LOOP-7:f2:mul.tmp.mut#12.19, COMP_LOOP-7:f2:mul.tmp.mut#13.19, COMP_LOOP-7:f2:mul.tmp.mut#14.19, COMP_LOOP-7:f2:mul.tmp.mut#15.19, COMP_LOOP-7:f2:mul.tmp.mut#16.19, COMP_LOOP-7:f2:mul.tmp.mut#17.19, COMP_LOOP-7:f2:mul.tmp.mut#18.19, COMP_LOOP-7:f2:mul.tmp.mut#19.19, COMP_LOOP-7:f2:mul.tmp.mut#2.19, COMP_LOOP-7:f2:mul.tmp.mut#20.19, COMP_LOOP-7:f2:mul.tmp.mut#21.19, COMP_LOOP-7:f2:mul.tmp.mut#22.19, COMP_LOOP-7:f2:mul.tmp.mut#23.19, COMP_LOOP-7:f2:mul.tmp.mut#24.19, COMP_LOOP-7:f2:mul.tmp.mut#3.19, COMP_LOOP-7:f2:mul.tmp.mut#4.19, COMP_LOOP-7:f2:mul.tmp.mut#5.19, COMP_LOOP-7:f2:mul.tmp.mut#6.19, COMP_LOOP-7:f2:mul.tmp.mut#7.19, COMP_LOOP-7:f2:mul.tmp.mut#8.19, COMP_LOOP-7:f2:mul.tmp.mut#9.19, COMP_LOOP-7:f2:mul.tmp.mut.19' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.2' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.2, COMP_LOOP-7:f2:mul.tmp.mut#10.2, COMP_LOOP-7:f2:mul.tmp.mut#11.2, COMP_LOOP-7:f2:mul.tmp.mut#12.2, COMP_LOOP-7:f2:mul.tmp.mut#13.2, COMP_LOOP-7:f2:mul.tmp.mut#14.2, COMP_LOOP-7:f2:mul.tmp.mut#15.2, COMP_LOOP-7:f2:mul.tmp.mut#16.2, COMP_LOOP-7:f2:mul.tmp.mut#17.2, COMP_LOOP-7:f2:mul.tmp.mut#18.2, COMP_LOOP-7:f2:mul.tmp.mut#19.2, COMP_LOOP-7:f2:mul.tmp.mut#2.2, COMP_LOOP-7:f2:mul.tmp.mut#20.2, COMP_LOOP-7:f2:mul.tmp.mut#21.2, COMP_LOOP-7:f2:mul.tmp.mut#22.2, COMP_LOOP-7:f2:mul.tmp.mut#23.2, COMP_LOOP-7:f2:mul.tmp.mut#24.2, COMP_LOOP-7:f2:mul.tmp.mut#3.2, COMP_LOOP-7:f2:mul.tmp.mut#4.2, COMP_LOOP-7:f2:mul.tmp.mut#5.2, COMP_LOOP-7:f2:mul.tmp.mut#6.2, COMP_LOOP-7:f2:mul.tmp.mut#7.2, COMP_LOOP-7:f2:mul.tmp.mut#8.2, COMP_LOOP-7:f2:mul.tmp.mut#9.2, COMP_LOOP-7:f2:mul.tmp.mut.2' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.20' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.20, COMP_LOOP-7:f2:mul.tmp.mut#10.20, COMP_LOOP-7:f2:mul.tmp.mut#11.20, COMP_LOOP-7:f2:mul.tmp.mut#12.20, COMP_LOOP-7:f2:mul.tmp.mut#13.20, COMP_LOOP-7:f2:mul.tmp.mut#14.20, COMP_LOOP-7:f2:mul.tmp.mut#15.20, COMP_LOOP-7:f2:mul.tmp.mut#16.20, COMP_LOOP-7:f2:mul.tmp.mut#17.20, COMP_LOOP-7:f2:mul.tmp.mut#18.20, COMP_LOOP-7:f2:mul.tmp.mut#19.20, COMP_LOOP-7:f2:mul.tmp.mut#2.20, COMP_LOOP-7:f2:mul.tmp.mut#20.20, COMP_LOOP-7:f2:mul.tmp.mut#21.20, COMP_LOOP-7:f2:mul.tmp.mut#22.20, COMP_LOOP-7:f2:mul.tmp.mut#23.20, COMP_LOOP-7:f2:mul.tmp.mut#24.20, COMP_LOOP-7:f2:mul.tmp.mut#3.20, COMP_LOOP-7:f2:mul.tmp.mut#4.20, COMP_LOOP-7:f2:mul.tmp.mut#5.20, COMP_LOOP-7:f2:mul.tmp.mut#6.20, COMP_LOOP-7:f2:mul.tmp.mut#7.20, COMP_LOOP-7:f2:mul.tmp.mut#8.20, COMP_LOOP-7:f2:mul.tmp.mut#9.20, COMP_LOOP-7:f2:mul.tmp.mut.20' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.21' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.21, COMP_LOOP-7:f2:mul.tmp.mut#10.21, COMP_LOOP-7:f2:mul.tmp.mut#11.21, COMP_LOOP-7:f2:mul.tmp.mut#12.21, COMP_LOOP-7:f2:mul.tmp.mut#13.21, COMP_LOOP-7:f2:mul.tmp.mut#14.21, COMP_LOOP-7:f2:mul.tmp.mut#15.21, COMP_LOOP-7:f2:mul.tmp.mut#16.21, COMP_LOOP-7:f2:mul.tmp.mut#17.21, COMP_LOOP-7:f2:mul.tmp.mut#18.21, COMP_LOOP-7:f2:mul.tmp.mut#19.21, COMP_LOOP-7:f2:mul.tmp.mut#2.21, COMP_LOOP-7:f2:mul.tmp.mut#20.21, COMP_LOOP-7:f2:mul.tmp.mut#21.21, COMP_LOOP-7:f2:mul.tmp.mut#22.21, COMP_LOOP-7:f2:mul.tmp.mut#23.21, COMP_LOOP-7:f2:mul.tmp.mut#24.21, COMP_LOOP-7:f2:mul.tmp.mut#3.21, COMP_LOOP-7:f2:mul.tmp.mut#4.21, COMP_LOOP-7:f2:mul.tmp.mut#5.21, COMP_LOOP-7:f2:mul.tmp.mut#6.21, COMP_LOOP-7:f2:mul.tmp.mut#7.21, COMP_LOOP-7:f2:mul.tmp.mut#8.21, COMP_LOOP-7:f2:mul.tmp.mut#9.21, COMP_LOOP-7:f2:mul.tmp.mut.21' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.22' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.22, COMP_LOOP-7:f2:mul.tmp.mut#10.22, COMP_LOOP-7:f2:mul.tmp.mut#11.22, COMP_LOOP-7:f2:mul.tmp.mut#12.22, COMP_LOOP-7:f2:mul.tmp.mut#13.22, COMP_LOOP-7:f2:mul.tmp.mut#14.22, COMP_LOOP-7:f2:mul.tmp.mut#15.22, COMP_LOOP-7:f2:mul.tmp.mut#16.22, COMP_LOOP-7:f2:mul.tmp.mut#17.22, COMP_LOOP-7:f2:mul.tmp.mut#18.22, COMP_LOOP-7:f2:mul.tmp.mut#19.22, COMP_LOOP-7:f2:mul.tmp.mut#2.22, COMP_LOOP-7:f2:mul.tmp.mut#20.22, COMP_LOOP-7:f2:mul.tmp.mut#21.22, COMP_LOOP-7:f2:mul.tmp.mut#22.22, COMP_LOOP-7:f2:mul.tmp.mut#23.22, COMP_LOOP-7:f2:mul.tmp.mut#24.22, COMP_LOOP-7:f2:mul.tmp.mut#3.22, COMP_LOOP-7:f2:mul.tmp.mut#4.22, COMP_LOOP-7:f2:mul.tmp.mut#5.22, COMP_LOOP-7:f2:mul.tmp.mut#6.22, COMP_LOOP-7:f2:mul.tmp.mut#7.22, COMP_LOOP-7:f2:mul.tmp.mut#8.22, COMP_LOOP-7:f2:mul.tmp.mut#9.22, COMP_LOOP-7:f2:mul.tmp.mut.22' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.23' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.23, COMP_LOOP-7:f2:mul.tmp.mut#10.23, COMP_LOOP-7:f2:mul.tmp.mut#11.23, COMP_LOOP-7:f2:mul.tmp.mut#12.23, COMP_LOOP-7:f2:mul.tmp.mut#13.23, COMP_LOOP-7:f2:mul.tmp.mut#14.23, COMP_LOOP-7:f2:mul.tmp.mut#15.23, COMP_LOOP-7:f2:mul.tmp.mut#16.23, COMP_LOOP-7:f2:mul.tmp.mut#17.23, COMP_LOOP-7:f2:mul.tmp.mut#18.23, COMP_LOOP-7:f2:mul.tmp.mut#19.23, COMP_LOOP-7:f2:mul.tmp.mut#2.23, COMP_LOOP-7:f2:mul.tmp.mut#20.23, COMP_LOOP-7:f2:mul.tmp.mut#21.23, COMP_LOOP-7:f2:mul.tmp.mut#22.23, COMP_LOOP-7:f2:mul.tmp.mut#23.23, COMP_LOOP-7:f2:mul.tmp.mut#24.23, COMP_LOOP-7:f2:mul.tmp.mut#3.23, COMP_LOOP-7:f2:mul.tmp.mut#4.23, COMP_LOOP-7:f2:mul.tmp.mut#5.23, COMP_LOOP-7:f2:mul.tmp.mut#6.23, COMP_LOOP-7:f2:mul.tmp.mut#7.23, COMP_LOOP-7:f2:mul.tmp.mut#8.23, COMP_LOOP-7:f2:mul.tmp.mut#9.23, COMP_LOOP-7:f2:mul.tmp.mut.23' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.24' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.24, COMP_LOOP-7:f2:mul.tmp.mut#10.24, COMP_LOOP-7:f2:mul.tmp.mut#11.24, COMP_LOOP-7:f2:mul.tmp.mut#12.24, COMP_LOOP-7:f2:mul.tmp.mut#13.24, COMP_LOOP-7:f2:mul.tmp.mut#14.24, COMP_LOOP-7:f2:mul.tmp.mut#15.24, COMP_LOOP-7:f2:mul.tmp.mut#16.24, COMP_LOOP-7:f2:mul.tmp.mut#17.24, COMP_LOOP-7:f2:mul.tmp.mut#18.24, COMP_LOOP-7:f2:mul.tmp.mut#19.24, COMP_LOOP-7:f2:mul.tmp.mut#2.24, COMP_LOOP-7:f2:mul.tmp.mut#20.24, COMP_LOOP-7:f2:mul.tmp.mut#21.24, COMP_LOOP-7:f2:mul.tmp.mut#22.24, COMP_LOOP-7:f2:mul.tmp.mut#23.24, COMP_LOOP-7:f2:mul.tmp.mut#24.24, COMP_LOOP-7:f2:mul.tmp.mut#3.24, COMP_LOOP-7:f2:mul.tmp.mut#4.24, COMP_LOOP-7:f2:mul.tmp.mut#5.24, COMP_LOOP-7:f2:mul.tmp.mut#6.24, COMP_LOOP-7:f2:mul.tmp.mut#7.24, COMP_LOOP-7:f2:mul.tmp.mut#8.24, COMP_LOOP-7:f2:mul.tmp.mut#9.24, COMP_LOOP-7:f2:mul.tmp.mut.24' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.3' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.3, COMP_LOOP-7:f2:mul.tmp.mut#10.3, COMP_LOOP-7:f2:mul.tmp.mut#11.3, COMP_LOOP-7:f2:mul.tmp.mut#12.3, COMP_LOOP-7:f2:mul.tmp.mut#13.3, COMP_LOOP-7:f2:mul.tmp.mut#14.3, COMP_LOOP-7:f2:mul.tmp.mut#15.3, COMP_LOOP-7:f2:mul.tmp.mut#16.3, COMP_LOOP-7:f2:mul.tmp.mut#17.3, COMP_LOOP-7:f2:mul.tmp.mut#18.3, COMP_LOOP-7:f2:mul.tmp.mut#19.3, COMP_LOOP-7:f2:mul.tmp.mut#2.3, COMP_LOOP-7:f2:mul.tmp.mut#20.3, COMP_LOOP-7:f2:mul.tmp.mut#21.3, COMP_LOOP-7:f2:mul.tmp.mut#22.3, COMP_LOOP-7:f2:mul.tmp.mut#23.3, COMP_LOOP-7:f2:mul.tmp.mut#24.3, COMP_LOOP-7:f2:mul.tmp.mut#3.3, COMP_LOOP-7:f2:mul.tmp.mut#4.3, COMP_LOOP-7:f2:mul.tmp.mut#5.3, COMP_LOOP-7:f2:mul.tmp.mut#6.3, COMP_LOOP-7:f2:mul.tmp.mut#7.3, COMP_LOOP-7:f2:mul.tmp.mut#8.3, COMP_LOOP-7:f2:mul.tmp.mut#9.3, COMP_LOOP-7:f2:mul.tmp.mut.3' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.4' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.4, COMP_LOOP-7:f2:mul.tmp.mut#10.4, COMP_LOOP-7:f2:mul.tmp.mut#11.4, COMP_LOOP-7:f2:mul.tmp.mut#12.4, COMP_LOOP-7:f2:mul.tmp.mut#13.4, COMP_LOOP-7:f2:mul.tmp.mut#14.4, COMP_LOOP-7:f2:mul.tmp.mut#15.4, COMP_LOOP-7:f2:mul.tmp.mut#16.4, COMP_LOOP-7:f2:mul.tmp.mut#17.4, COMP_LOOP-7:f2:mul.tmp.mut#18.4, COMP_LOOP-7:f2:mul.tmp.mut#19.4, COMP_LOOP-7:f2:mul.tmp.mut#2.4, COMP_LOOP-7:f2:mul.tmp.mut#20.4, COMP_LOOP-7:f2:mul.tmp.mut#21.4, COMP_LOOP-7:f2:mul.tmp.mut#22.4, COMP_LOOP-7:f2:mul.tmp.mut#23.4, COMP_LOOP-7:f2:mul.tmp.mut#24.4, COMP_LOOP-7:f2:mul.tmp.mut#3.4, COMP_LOOP-7:f2:mul.tmp.mut#4.4, COMP_LOOP-7:f2:mul.tmp.mut#5.4, COMP_LOOP-7:f2:mul.tmp.mut#6.4, COMP_LOOP-7:f2:mul.tmp.mut#7.4, COMP_LOOP-7:f2:mul.tmp.mut#8.4, COMP_LOOP-7:f2:mul.tmp.mut#9.4, COMP_LOOP-7:f2:mul.tmp.mut.4' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.5' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.5, COMP_LOOP-7:f2:mul.tmp.mut#10.5, COMP_LOOP-7:f2:mul.tmp.mut#11.5, COMP_LOOP-7:f2:mul.tmp.mut#12.5, COMP_LOOP-7:f2:mul.tmp.mut#13.5, COMP_LOOP-7:f2:mul.tmp.mut#14.5, COMP_LOOP-7:f2:mul.tmp.mut#15.5, COMP_LOOP-7:f2:mul.tmp.mut#16.5, COMP_LOOP-7:f2:mul.tmp.mut#17.5, COMP_LOOP-7:f2:mul.tmp.mut#18.5, COMP_LOOP-7:f2:mul.tmp.mut#19.5, COMP_LOOP-7:f2:mul.tmp.mut#2.5, COMP_LOOP-7:f2:mul.tmp.mut#20.5, COMP_LOOP-7:f2:mul.tmp.mut#21.5, COMP_LOOP-7:f2:mul.tmp.mut#22.5, COMP_LOOP-7:f2:mul.tmp.mut#23.5, COMP_LOOP-7:f2:mul.tmp.mut#24.5, COMP_LOOP-7:f2:mul.tmp.mut#3.5, COMP_LOOP-7:f2:mul.tmp.mut#4.5, COMP_LOOP-7:f2:mul.tmp.mut#5.5, COMP_LOOP-7:f2:mul.tmp.mut#6.5, COMP_LOOP-7:f2:mul.tmp.mut#7.5, COMP_LOOP-7:f2:mul.tmp.mut#8.5, COMP_LOOP-7:f2:mul.tmp.mut#9.5, COMP_LOOP-7:f2:mul.tmp.mut.5' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.6' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.6, COMP_LOOP-7:f2:mul.tmp.mut#10.6, COMP_LOOP-7:f2:mul.tmp.mut#11.6, COMP_LOOP-7:f2:mul.tmp.mut#12.6, COMP_LOOP-7:f2:mul.tmp.mut#13.6, COMP_LOOP-7:f2:mul.tmp.mut#14.6, COMP_LOOP-7:f2:mul.tmp.mut#15.6, COMP_LOOP-7:f2:mul.tmp.mut#16.6, COMP_LOOP-7:f2:mul.tmp.mut#17.6, COMP_LOOP-7:f2:mul.tmp.mut#18.6, COMP_LOOP-7:f2:mul.tmp.mut#19.6, COMP_LOOP-7:f2:mul.tmp.mut#2.6, COMP_LOOP-7:f2:mul.tmp.mut#20.6, COMP_LOOP-7:f2:mul.tmp.mut#21.6, COMP_LOOP-7:f2:mul.tmp.mut#22.6, COMP_LOOP-7:f2:mul.tmp.mut#23.6, COMP_LOOP-7:f2:mul.tmp.mut#24.6, COMP_LOOP-7:f2:mul.tmp.mut#3.6, COMP_LOOP-7:f2:mul.tmp.mut#4.6, COMP_LOOP-7:f2:mul.tmp.mut#5.6, COMP_LOOP-7:f2:mul.tmp.mut#6.6, COMP_LOOP-7:f2:mul.tmp.mut#7.6, COMP_LOOP-7:f2:mul.tmp.mut#8.6, COMP_LOOP-7:f2:mul.tmp.mut#9.6, COMP_LOOP-7:f2:mul.tmp.mut.6' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.7' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.7, COMP_LOOP-7:f2:mul.tmp.mut#10.7, COMP_LOOP-7:f2:mul.tmp.mut#11.7, COMP_LOOP-7:f2:mul.tmp.mut#12.7, COMP_LOOP-7:f2:mul.tmp.mut#13.7, COMP_LOOP-7:f2:mul.tmp.mut#14.7, COMP_LOOP-7:f2:mul.tmp.mut#15.7, COMP_LOOP-7:f2:mul.tmp.mut#16.7, COMP_LOOP-7:f2:mul.tmp.mut#17.7, COMP_LOOP-7:f2:mul.tmp.mut#18.7, COMP_LOOP-7:f2:mul.tmp.mut#19.7, COMP_LOOP-7:f2:mul.tmp.mut#2.7, COMP_LOOP-7:f2:mul.tmp.mut#20.7, COMP_LOOP-7:f2:mul.tmp.mut#21.7, COMP_LOOP-7:f2:mul.tmp.mut#22.7, COMP_LOOP-7:f2:mul.tmp.mut#23.7, COMP_LOOP-7:f2:mul.tmp.mut#24.7, COMP_LOOP-7:f2:mul.tmp.mut#3.7, COMP_LOOP-7:f2:mul.tmp.mut#4.7, COMP_LOOP-7:f2:mul.tmp.mut#5.7, COMP_LOOP-7:f2:mul.tmp.mut#6.7, COMP_LOOP-7:f2:mul.tmp.mut#7.7, COMP_LOOP-7:f2:mul.tmp.mut#8.7, COMP_LOOP-7:f2:mul.tmp.mut#9.7, COMP_LOOP-7:f2:mul.tmp.mut.7' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.8' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.8, COMP_LOOP-7:f2:mul.tmp.mut#10.8, COMP_LOOP-7:f2:mul.tmp.mut#11.8, COMP_LOOP-7:f2:mul.tmp.mut#12.8, COMP_LOOP-7:f2:mul.tmp.mut#13.8, COMP_LOOP-7:f2:mul.tmp.mut#14.8, COMP_LOOP-7:f2:mul.tmp.mut#15.8, COMP_LOOP-7:f2:mul.tmp.mut#16.8, COMP_LOOP-7:f2:mul.tmp.mut#17.8, COMP_LOOP-7:f2:mul.tmp.mut#18.8, COMP_LOOP-7:f2:mul.tmp.mut#19.8, COMP_LOOP-7:f2:mul.tmp.mut#2.8, COMP_LOOP-7:f2:mul.tmp.mut#20.8, COMP_LOOP-7:f2:mul.tmp.mut#21.8, COMP_LOOP-7:f2:mul.tmp.mut#22.8, COMP_LOOP-7:f2:mul.tmp.mut#23.8, COMP_LOOP-7:f2:mul.tmp.mut#24.8, COMP_LOOP-7:f2:mul.tmp.mut#3.8, COMP_LOOP-7:f2:mul.tmp.mut#4.8, COMP_LOOP-7:f2:mul.tmp.mut#5.8, COMP_LOOP-7:f2:mul.tmp.mut#6.8, COMP_LOOP-7:f2:mul.tmp.mut#7.8, COMP_LOOP-7:f2:mul.tmp.mut#8.8, COMP_LOOP-7:f2:mul.tmp.mut#9.8, COMP_LOOP-7:f2:mul.tmp.mut.8' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-7:f2:mul.tmp.mut#1.9' for variables 'COMP_LOOP-7:f2:mul.tmp.mut#1.9, COMP_LOOP-7:f2:mul.tmp.mut#10.9, COMP_LOOP-7:f2:mul.tmp.mut#11.9, COMP_LOOP-7:f2:mul.tmp.mut#12.9, COMP_LOOP-7:f2:mul.tmp.mut#13.9, COMP_LOOP-7:f2:mul.tmp.mut#14.9, COMP_LOOP-7:f2:mul.tmp.mut#15.9, COMP_LOOP-7:f2:mul.tmp.mut#16.9, COMP_LOOP-7:f2:mul.tmp.mut#17.9, COMP_LOOP-7:f2:mul.tmp.mut#18.9, COMP_LOOP-7:f2:mul.tmp.mut#19.9, COMP_LOOP-7:f2:mul.tmp.mut#2.9, COMP_LOOP-7:f2:mul.tmp.mut#20.9, COMP_LOOP-7:f2:mul.tmp.mut#21.9, COMP_LOOP-7:f2:mul.tmp.mut#22.9, COMP_LOOP-7:f2:mul.tmp.mut#23.9, COMP_LOOP-7:f2:mul.tmp.mut#24.9, COMP_LOOP-7:f2:mul.tmp.mut#3.9, COMP_LOOP-7:f2:mul.tmp.mut#4.9, COMP_LOOP-7:f2:mul.tmp.mut#5.9, COMP_LOOP-7:f2:mul.tmp.mut#6.9, COMP_LOOP-7:f2:mul.tmp.mut#7.9, COMP_LOOP-7:f2:mul.tmp.mut#8.9, COMP_LOOP-7:f2:mul.tmp.mut#9.9, COMP_LOOP-7:f2:mul.tmp.mut.9' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.10' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.10, COMP_LOOP-8:f2:mul.tmp.mut#10.10, COMP_LOOP-8:f2:mul.tmp.mut#11.10, COMP_LOOP-8:f2:mul.tmp.mut#12.10, COMP_LOOP-8:f2:mul.tmp.mut#13.10, COMP_LOOP-8:f2:mul.tmp.mut#14.10, COMP_LOOP-8:f2:mul.tmp.mut#15.10, COMP_LOOP-8:f2:mul.tmp.mut#16.10, COMP_LOOP-8:f2:mul.tmp.mut#17.10, COMP_LOOP-8:f2:mul.tmp.mut#18.10, COMP_LOOP-8:f2:mul.tmp.mut#19.10, COMP_LOOP-8:f2:mul.tmp.mut#2.10, COMP_LOOP-8:f2:mul.tmp.mut#20.10, COMP_LOOP-8:f2:mul.tmp.mut#21.10, COMP_LOOP-8:f2:mul.tmp.mut#22.10, COMP_LOOP-8:f2:mul.tmp.mut#23.10, COMP_LOOP-8:f2:mul.tmp.mut#24.10, COMP_LOOP-8:f2:mul.tmp.mut#3.10, COMP_LOOP-8:f2:mul.tmp.mut#4.10, COMP_LOOP-8:f2:mul.tmp.mut#5.10, COMP_LOOP-8:f2:mul.tmp.mut#6.10, COMP_LOOP-8:f2:mul.tmp.mut#7.10, COMP_LOOP-8:f2:mul.tmp.mut#8.10, COMP_LOOP-8:f2:mul.tmp.mut#9.10, COMP_LOOP-8:f2:mul.tmp.mut.10' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.11' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.11, COMP_LOOP-8:f2:mul.tmp.mut#10.11, COMP_LOOP-8:f2:mul.tmp.mut#11.11, COMP_LOOP-8:f2:mul.tmp.mut#12.11, COMP_LOOP-8:f2:mul.tmp.mut#13.11, COMP_LOOP-8:f2:mul.tmp.mut#14.11, COMP_LOOP-8:f2:mul.tmp.mut#15.11, COMP_LOOP-8:f2:mul.tmp.mut#16.11, COMP_LOOP-8:f2:mul.tmp.mut#17.11, COMP_LOOP-8:f2:mul.tmp.mut#18.11, COMP_LOOP-8:f2:mul.tmp.mut#19.11, COMP_LOOP-8:f2:mul.tmp.mut#2.11, COMP_LOOP-8:f2:mul.tmp.mut#20.11, COMP_LOOP-8:f2:mul.tmp.mut#21.11, COMP_LOOP-8:f2:mul.tmp.mut#22.11, COMP_LOOP-8:f2:mul.tmp.mut#23.11, COMP_LOOP-8:f2:mul.tmp.mut#24.11, COMP_LOOP-8:f2:mul.tmp.mut#3.11, COMP_LOOP-8:f2:mul.tmp.mut#4.11, COMP_LOOP-8:f2:mul.tmp.mut#5.11, COMP_LOOP-8:f2:mul.tmp.mut#6.11, COMP_LOOP-8:f2:mul.tmp.mut#7.11, COMP_LOOP-8:f2:mul.tmp.mut#8.11, COMP_LOOP-8:f2:mul.tmp.mut#9.11, COMP_LOOP-8:f2:mul.tmp.mut.11' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.12' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.12, COMP_LOOP-8:f2:mul.tmp.mut#10.12, COMP_LOOP-8:f2:mul.tmp.mut#11.12, COMP_LOOP-8:f2:mul.tmp.mut#12.12, COMP_LOOP-8:f2:mul.tmp.mut#13.12, COMP_LOOP-8:f2:mul.tmp.mut#14.12, COMP_LOOP-8:f2:mul.tmp.mut#15.12, COMP_LOOP-8:f2:mul.tmp.mut#16.12, COMP_LOOP-8:f2:mul.tmp.mut#17.12, COMP_LOOP-8:f2:mul.tmp.mut#18.12, COMP_LOOP-8:f2:mul.tmp.mut#19.12, COMP_LOOP-8:f2:mul.tmp.mut#2.12, COMP_LOOP-8:f2:mul.tmp.mut#20.12, COMP_LOOP-8:f2:mul.tmp.mut#21.12, COMP_LOOP-8:f2:mul.tmp.mut#22.12, COMP_LOOP-8:f2:mul.tmp.mut#23.12, COMP_LOOP-8:f2:mul.tmp.mut#24.12, COMP_LOOP-8:f2:mul.tmp.mut#3.12, COMP_LOOP-8:f2:mul.tmp.mut#4.12, COMP_LOOP-8:f2:mul.tmp.mut#5.12, COMP_LOOP-8:f2:mul.tmp.mut#6.12, COMP_LOOP-8:f2:mul.tmp.mut#7.12, COMP_LOOP-8:f2:mul.tmp.mut#8.12, COMP_LOOP-8:f2:mul.tmp.mut#9.12, COMP_LOOP-8:f2:mul.tmp.mut.12' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.13' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.13, COMP_LOOP-8:f2:mul.tmp.mut#10.13, COMP_LOOP-8:f2:mul.tmp.mut#11.13, COMP_LOOP-8:f2:mul.tmp.mut#12.13, COMP_LOOP-8:f2:mul.tmp.mut#13.13, COMP_LOOP-8:f2:mul.tmp.mut#14.13, COMP_LOOP-8:f2:mul.tmp.mut#15.13, COMP_LOOP-8:f2:mul.tmp.mut#16.13, COMP_LOOP-8:f2:mul.tmp.mut#17.13, COMP_LOOP-8:f2:mul.tmp.mut#18.13, COMP_LOOP-8:f2:mul.tmp.mut#19.13, COMP_LOOP-8:f2:mul.tmp.mut#2.13, COMP_LOOP-8:f2:mul.tmp.mut#20.13, COMP_LOOP-8:f2:mul.tmp.mut#21.13, COMP_LOOP-8:f2:mul.tmp.mut#22.13, COMP_LOOP-8:f2:mul.tmp.mut#23.13, COMP_LOOP-8:f2:mul.tmp.mut#24.13, COMP_LOOP-8:f2:mul.tmp.mut#3.13, COMP_LOOP-8:f2:mul.tmp.mut#4.13, COMP_LOOP-8:f2:mul.tmp.mut#5.13, COMP_LOOP-8:f2:mul.tmp.mut#6.13, COMP_LOOP-8:f2:mul.tmp.mut#7.13, COMP_LOOP-8:f2:mul.tmp.mut#8.13, COMP_LOOP-8:f2:mul.tmp.mut#9.13, COMP_LOOP-8:f2:mul.tmp.mut.13' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.14' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.14, COMP_LOOP-8:f2:mul.tmp.mut#10.14, COMP_LOOP-8:f2:mul.tmp.mut#11.14, COMP_LOOP-8:f2:mul.tmp.mut#12.14, COMP_LOOP-8:f2:mul.tmp.mut#13.14, COMP_LOOP-8:f2:mul.tmp.mut#14.14, COMP_LOOP-8:f2:mul.tmp.mut#15.14, COMP_LOOP-8:f2:mul.tmp.mut#16.14, COMP_LOOP-8:f2:mul.tmp.mut#17.14, COMP_LOOP-8:f2:mul.tmp.mut#18.14, COMP_LOOP-8:f2:mul.tmp.mut#19.14, COMP_LOOP-8:f2:mul.tmp.mut#2.14, COMP_LOOP-8:f2:mul.tmp.mut#20.14, COMP_LOOP-8:f2:mul.tmp.mut#21.14, COMP_LOOP-8:f2:mul.tmp.mut#22.14, COMP_LOOP-8:f2:mul.tmp.mut#23.14, COMP_LOOP-8:f2:mul.tmp.mut#24.14, COMP_LOOP-8:f2:mul.tmp.mut#3.14, COMP_LOOP-8:f2:mul.tmp.mut#4.14, COMP_LOOP-8:f2:mul.tmp.mut#5.14, COMP_LOOP-8:f2:mul.tmp.mut#6.14, COMP_LOOP-8:f2:mul.tmp.mut#7.14, COMP_LOOP-8:f2:mul.tmp.mut#8.14, COMP_LOOP-8:f2:mul.tmp.mut#9.14, COMP_LOOP-8:f2:mul.tmp.mut.14' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.15' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.15, COMP_LOOP-8:f2:mul.tmp.mut#10.15, COMP_LOOP-8:f2:mul.tmp.mut#11.15, COMP_LOOP-8:f2:mul.tmp.mut#12.15, COMP_LOOP-8:f2:mul.tmp.mut#13.15, COMP_LOOP-8:f2:mul.tmp.mut#14.15, COMP_LOOP-8:f2:mul.tmp.mut#15.15, COMP_LOOP-8:f2:mul.tmp.mut#16.15, COMP_LOOP-8:f2:mul.tmp.mut#17.15, COMP_LOOP-8:f2:mul.tmp.mut#18.15, COMP_LOOP-8:f2:mul.tmp.mut#19.15, COMP_LOOP-8:f2:mul.tmp.mut#2.15, COMP_LOOP-8:f2:mul.tmp.mut#20.15, COMP_LOOP-8:f2:mul.tmp.mut#21.15, COMP_LOOP-8:f2:mul.tmp.mut#22.15, COMP_LOOP-8:f2:mul.tmp.mut#23.15, COMP_LOOP-8:f2:mul.tmp.mut#24.15, COMP_LOOP-8:f2:mul.tmp.mut#3.15, COMP_LOOP-8:f2:mul.tmp.mut#4.15, COMP_LOOP-8:f2:mul.tmp.mut#5.15, COMP_LOOP-8:f2:mul.tmp.mut#6.15, COMP_LOOP-8:f2:mul.tmp.mut#7.15, COMP_LOOP-8:f2:mul.tmp.mut#8.15, COMP_LOOP-8:f2:mul.tmp.mut#9.15, COMP_LOOP-8:f2:mul.tmp.mut.15' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.16' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.16, COMP_LOOP-8:f2:mul.tmp.mut#10.16, COMP_LOOP-8:f2:mul.tmp.mut#11.16, COMP_LOOP-8:f2:mul.tmp.mut#12.16, COMP_LOOP-8:f2:mul.tmp.mut#13.16, COMP_LOOP-8:f2:mul.tmp.mut#14.16, COMP_LOOP-8:f2:mul.tmp.mut#15.16, COMP_LOOP-8:f2:mul.tmp.mut#16.16, COMP_LOOP-8:f2:mul.tmp.mut#17.16, COMP_LOOP-8:f2:mul.tmp.mut#18.16, COMP_LOOP-8:f2:mul.tmp.mut#19.16, COMP_LOOP-8:f2:mul.tmp.mut#2.16, COMP_LOOP-8:f2:mul.tmp.mut#20.16, COMP_LOOP-8:f2:mul.tmp.mut#21.16, COMP_LOOP-8:f2:mul.tmp.mut#22.16, COMP_LOOP-8:f2:mul.tmp.mut#23.16, COMP_LOOP-8:f2:mul.tmp.mut#24.16, COMP_LOOP-8:f2:mul.tmp.mut#3.16, COMP_LOOP-8:f2:mul.tmp.mut#4.16, COMP_LOOP-8:f2:mul.tmp.mut#5.16, COMP_LOOP-8:f2:mul.tmp.mut#6.16, COMP_LOOP-8:f2:mul.tmp.mut#7.16, COMP_LOOP-8:f2:mul.tmp.mut#8.16, COMP_LOOP-8:f2:mul.tmp.mut#9.16, COMP_LOOP-8:f2:mul.tmp.mut.16' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.17' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.17, COMP_LOOP-8:f2:mul.tmp.mut#10.17, COMP_LOOP-8:f2:mul.tmp.mut#11.17, COMP_LOOP-8:f2:mul.tmp.mut#12.17, COMP_LOOP-8:f2:mul.tmp.mut#13.17, COMP_LOOP-8:f2:mul.tmp.mut#14.17, COMP_LOOP-8:f2:mul.tmp.mut#15.17, COMP_LOOP-8:f2:mul.tmp.mut#16.17, COMP_LOOP-8:f2:mul.tmp.mut#17.17, COMP_LOOP-8:f2:mul.tmp.mut#18.17, COMP_LOOP-8:f2:mul.tmp.mut#19.17, COMP_LOOP-8:f2:mul.tmp.mut#2.17, COMP_LOOP-8:f2:mul.tmp.mut#20.17, COMP_LOOP-8:f2:mul.tmp.mut#21.17, COMP_LOOP-8:f2:mul.tmp.mut#22.17, COMP_LOOP-8:f2:mul.tmp.mut#23.17, COMP_LOOP-8:f2:mul.tmp.mut#24.17, COMP_LOOP-8:f2:mul.tmp.mut#3.17, COMP_LOOP-8:f2:mul.tmp.mut#4.17, COMP_LOOP-8:f2:mul.tmp.mut#5.17, COMP_LOOP-8:f2:mul.tmp.mut#6.17, COMP_LOOP-8:f2:mul.tmp.mut#7.17, COMP_LOOP-8:f2:mul.tmp.mut#8.17, COMP_LOOP-8:f2:mul.tmp.mut#9.17, COMP_LOOP-8:f2:mul.tmp.mut.17' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.18' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.18, COMP_LOOP-8:f2:mul.tmp.mut#10.18, COMP_LOOP-8:f2:mul.tmp.mut#11.18, COMP_LOOP-8:f2:mul.tmp.mut#12.18, COMP_LOOP-8:f2:mul.tmp.mut#13.18, COMP_LOOP-8:f2:mul.tmp.mut#14.18, COMP_LOOP-8:f2:mul.tmp.mut#15.18, COMP_LOOP-8:f2:mul.tmp.mut#16.18, COMP_LOOP-8:f2:mul.tmp.mut#17.18, COMP_LOOP-8:f2:mul.tmp.mut#18.18, COMP_LOOP-8:f2:mul.tmp.mut#19.18, COMP_LOOP-8:f2:mul.tmp.mut#2.18, COMP_LOOP-8:f2:mul.tmp.mut#20.18, COMP_LOOP-8:f2:mul.tmp.mut#21.18, COMP_LOOP-8:f2:mul.tmp.mut#22.18, COMP_LOOP-8:f2:mul.tmp.mut#23.18, COMP_LOOP-8:f2:mul.tmp.mut#24.18, COMP_LOOP-8:f2:mul.tmp.mut#3.18, COMP_LOOP-8:f2:mul.tmp.mut#4.18, COMP_LOOP-8:f2:mul.tmp.mut#5.18, COMP_LOOP-8:f2:mul.tmp.mut#6.18, COMP_LOOP-8:f2:mul.tmp.mut#7.18, COMP_LOOP-8:f2:mul.tmp.mut#8.18, COMP_LOOP-8:f2:mul.tmp.mut#9.18, COMP_LOOP-8:f2:mul.tmp.mut.18' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.19' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.19, COMP_LOOP-8:f2:mul.tmp.mut#10.19, COMP_LOOP-8:f2:mul.tmp.mut#11.19, COMP_LOOP-8:f2:mul.tmp.mut#12.19, COMP_LOOP-8:f2:mul.tmp.mut#13.19, COMP_LOOP-8:f2:mul.tmp.mut#14.19, COMP_LOOP-8:f2:mul.tmp.mut#15.19, COMP_LOOP-8:f2:mul.tmp.mut#16.19, COMP_LOOP-8:f2:mul.tmp.mut#17.19, COMP_LOOP-8:f2:mul.tmp.mut#18.19, COMP_LOOP-8:f2:mul.tmp.mut#19.19, COMP_LOOP-8:f2:mul.tmp.mut#2.19, COMP_LOOP-8:f2:mul.tmp.mut#20.19, COMP_LOOP-8:f2:mul.tmp.mut#21.19, COMP_LOOP-8:f2:mul.tmp.mut#22.19, COMP_LOOP-8:f2:mul.tmp.mut#23.19, COMP_LOOP-8:f2:mul.tmp.mut#24.19, COMP_LOOP-8:f2:mul.tmp.mut#3.19, COMP_LOOP-8:f2:mul.tmp.mut#4.19, COMP_LOOP-8:f2:mul.tmp.mut#5.19, COMP_LOOP-8:f2:mul.tmp.mut#6.19, COMP_LOOP-8:f2:mul.tmp.mut#7.19, COMP_LOOP-8:f2:mul.tmp.mut#8.19, COMP_LOOP-8:f2:mul.tmp.mut#9.19, COMP_LOOP-8:f2:mul.tmp.mut.19' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.2' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.2, COMP_LOOP-8:f2:mul.tmp.mut#10.2, COMP_LOOP-8:f2:mul.tmp.mut#11.2, COMP_LOOP-8:f2:mul.tmp.mut#12.2, COMP_LOOP-8:f2:mul.tmp.mut#13.2, COMP_LOOP-8:f2:mul.tmp.mut#14.2, COMP_LOOP-8:f2:mul.tmp.mut#15.2, COMP_LOOP-8:f2:mul.tmp.mut#16.2, COMP_LOOP-8:f2:mul.tmp.mut#17.2, COMP_LOOP-8:f2:mul.tmp.mut#18.2, COMP_LOOP-8:f2:mul.tmp.mut#19.2, COMP_LOOP-8:f2:mul.tmp.mut#2.2, COMP_LOOP-8:f2:mul.tmp.mut#20.2, COMP_LOOP-8:f2:mul.tmp.mut#21.2, COMP_LOOP-8:f2:mul.tmp.mut#22.2, COMP_LOOP-8:f2:mul.tmp.mut#23.2, COMP_LOOP-8:f2:mul.tmp.mut#24.2, COMP_LOOP-8:f2:mul.tmp.mut#3.2, COMP_LOOP-8:f2:mul.tmp.mut#4.2, COMP_LOOP-8:f2:mul.tmp.mut#5.2, COMP_LOOP-8:f2:mul.tmp.mut#6.2, COMP_LOOP-8:f2:mul.tmp.mut#7.2, COMP_LOOP-8:f2:mul.tmp.mut#8.2, COMP_LOOP-8:f2:mul.tmp.mut#9.2, COMP_LOOP-8:f2:mul.tmp.mut.2' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.20' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.20, COMP_LOOP-8:f2:mul.tmp.mut#10.20, COMP_LOOP-8:f2:mul.tmp.mut#11.20, COMP_LOOP-8:f2:mul.tmp.mut#12.20, COMP_LOOP-8:f2:mul.tmp.mut#13.20, COMP_LOOP-8:f2:mul.tmp.mut#14.20, COMP_LOOP-8:f2:mul.tmp.mut#15.20, COMP_LOOP-8:f2:mul.tmp.mut#16.20, COMP_LOOP-8:f2:mul.tmp.mut#17.20, COMP_LOOP-8:f2:mul.tmp.mut#18.20, COMP_LOOP-8:f2:mul.tmp.mut#19.20, COMP_LOOP-8:f2:mul.tmp.mut#2.20, COMP_LOOP-8:f2:mul.tmp.mut#20.20, COMP_LOOP-8:f2:mul.tmp.mut#21.20, COMP_LOOP-8:f2:mul.tmp.mut#22.20, COMP_LOOP-8:f2:mul.tmp.mut#23.20, COMP_LOOP-8:f2:mul.tmp.mut#24.20, COMP_LOOP-8:f2:mul.tmp.mut#3.20, COMP_LOOP-8:f2:mul.tmp.mut#4.20, COMP_LOOP-8:f2:mul.tmp.mut#5.20, COMP_LOOP-8:f2:mul.tmp.mut#6.20, COMP_LOOP-8:f2:mul.tmp.mut#7.20, COMP_LOOP-8:f2:mul.tmp.mut#8.20, COMP_LOOP-8:f2:mul.tmp.mut#9.20, COMP_LOOP-8:f2:mul.tmp.mut.20' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.21' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.21, COMP_LOOP-8:f2:mul.tmp.mut#10.21, COMP_LOOP-8:f2:mul.tmp.mut#11.21, COMP_LOOP-8:f2:mul.tmp.mut#12.21, COMP_LOOP-8:f2:mul.tmp.mut#13.21, COMP_LOOP-8:f2:mul.tmp.mut#14.21, COMP_LOOP-8:f2:mul.tmp.mut#15.21, COMP_LOOP-8:f2:mul.tmp.mut#16.21, COMP_LOOP-8:f2:mul.tmp.mut#17.21, COMP_LOOP-8:f2:mul.tmp.mut#18.21, COMP_LOOP-8:f2:mul.tmp.mut#19.21, COMP_LOOP-8:f2:mul.tmp.mut#2.21, COMP_LOOP-8:f2:mul.tmp.mut#20.21, COMP_LOOP-8:f2:mul.tmp.mut#21.21, COMP_LOOP-8:f2:mul.tmp.mut#22.21, COMP_LOOP-8:f2:mul.tmp.mut#23.21, COMP_LOOP-8:f2:mul.tmp.mut#24.21, COMP_LOOP-8:f2:mul.tmp.mut#3.21, COMP_LOOP-8:f2:mul.tmp.mut#4.21, COMP_LOOP-8:f2:mul.tmp.mut#5.21, COMP_LOOP-8:f2:mul.tmp.mut#6.21, COMP_LOOP-8:f2:mul.tmp.mut#7.21, COMP_LOOP-8:f2:mul.tmp.mut#8.21, COMP_LOOP-8:f2:mul.tmp.mut#9.21, COMP_LOOP-8:f2:mul.tmp.mut.21' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.22' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.22, COMP_LOOP-8:f2:mul.tmp.mut#10.22, COMP_LOOP-8:f2:mul.tmp.mut#11.22, COMP_LOOP-8:f2:mul.tmp.mut#12.22, COMP_LOOP-8:f2:mul.tmp.mut#13.22, COMP_LOOP-8:f2:mul.tmp.mut#14.22, COMP_LOOP-8:f2:mul.tmp.mut#15.22, COMP_LOOP-8:f2:mul.tmp.mut#16.22, COMP_LOOP-8:f2:mul.tmp.mut#17.22, COMP_LOOP-8:f2:mul.tmp.mut#18.22, COMP_LOOP-8:f2:mul.tmp.mut#19.22, COMP_LOOP-8:f2:mul.tmp.mut#2.22, COMP_LOOP-8:f2:mul.tmp.mut#20.22, COMP_LOOP-8:f2:mul.tmp.mut#21.22, COMP_LOOP-8:f2:mul.tmp.mut#22.22, COMP_LOOP-8:f2:mul.tmp.mut#23.22, COMP_LOOP-8:f2:mul.tmp.mut#24.22, COMP_LOOP-8:f2:mul.tmp.mut#3.22, COMP_LOOP-8:f2:mul.tmp.mut#4.22, COMP_LOOP-8:f2:mul.tmp.mut#5.22, COMP_LOOP-8:f2:mul.tmp.mut#6.22, COMP_LOOP-8:f2:mul.tmp.mut#7.22, COMP_LOOP-8:f2:mul.tmp.mut#8.22, COMP_LOOP-8:f2:mul.tmp.mut#9.22, COMP_LOOP-8:f2:mul.tmp.mut.22' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.23' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.23, COMP_LOOP-8:f2:mul.tmp.mut#10.23, COMP_LOOP-8:f2:mul.tmp.mut#11.23, COMP_LOOP-8:f2:mul.tmp.mut#12.23, COMP_LOOP-8:f2:mul.tmp.mut#13.23, COMP_LOOP-8:f2:mul.tmp.mut#14.23, COMP_LOOP-8:f2:mul.tmp.mut#15.23, COMP_LOOP-8:f2:mul.tmp.mut#16.23, COMP_LOOP-8:f2:mul.tmp.mut#17.23, COMP_LOOP-8:f2:mul.tmp.mut#18.23, COMP_LOOP-8:f2:mul.tmp.mut#19.23, COMP_LOOP-8:f2:mul.tmp.mut#2.23, COMP_LOOP-8:f2:mul.tmp.mut#20.23, COMP_LOOP-8:f2:mul.tmp.mut#21.23, COMP_LOOP-8:f2:mul.tmp.mut#22.23, COMP_LOOP-8:f2:mul.tmp.mut#23.23, COMP_LOOP-8:f2:mul.tmp.mut#24.23, COMP_LOOP-8:f2:mul.tmp.mut#3.23, COMP_LOOP-8:f2:mul.tmp.mut#4.23, COMP_LOOP-8:f2:mul.tmp.mut#5.23, COMP_LOOP-8:f2:mul.tmp.mut#6.23, COMP_LOOP-8:f2:mul.tmp.mut#7.23, COMP_LOOP-8:f2:mul.tmp.mut#8.23, COMP_LOOP-8:f2:mul.tmp.mut#9.23, COMP_LOOP-8:f2:mul.tmp.mut.23' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.24' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.24, COMP_LOOP-8:f2:mul.tmp.mut#10.24, COMP_LOOP-8:f2:mul.tmp.mut#11.24, COMP_LOOP-8:f2:mul.tmp.mut#12.24, COMP_LOOP-8:f2:mul.tmp.mut#13.24, COMP_LOOP-8:f2:mul.tmp.mut#14.24, COMP_LOOP-8:f2:mul.tmp.mut#15.24, COMP_LOOP-8:f2:mul.tmp.mut#16.24, COMP_LOOP-8:f2:mul.tmp.mut#17.24, COMP_LOOP-8:f2:mul.tmp.mut#18.24, COMP_LOOP-8:f2:mul.tmp.mut#19.24, COMP_LOOP-8:f2:mul.tmp.mut#2.24, COMP_LOOP-8:f2:mul.tmp.mut#20.24, COMP_LOOP-8:f2:mul.tmp.mut#21.24, COMP_LOOP-8:f2:mul.tmp.mut#22.24, COMP_LOOP-8:f2:mul.tmp.mut#23.24, COMP_LOOP-8:f2:mul.tmp.mut#24.24, COMP_LOOP-8:f2:mul.tmp.mut#3.24, COMP_LOOP-8:f2:mul.tmp.mut#4.24, COMP_LOOP-8:f2:mul.tmp.mut#5.24, COMP_LOOP-8:f2:mul.tmp.mut#6.24, COMP_LOOP-8:f2:mul.tmp.mut#7.24, COMP_LOOP-8:f2:mul.tmp.mut#8.24, COMP_LOOP-8:f2:mul.tmp.mut#9.24, COMP_LOOP-8:f2:mul.tmp.mut.24' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.3' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.3, COMP_LOOP-8:f2:mul.tmp.mut#10.3, COMP_LOOP-8:f2:mul.tmp.mut#11.3, COMP_LOOP-8:f2:mul.tmp.mut#12.3, COMP_LOOP-8:f2:mul.tmp.mut#13.3, COMP_LOOP-8:f2:mul.tmp.mut#14.3, COMP_LOOP-8:f2:mul.tmp.mut#15.3, COMP_LOOP-8:f2:mul.tmp.mut#16.3, COMP_LOOP-8:f2:mul.tmp.mut#17.3, COMP_LOOP-8:f2:mul.tmp.mut#18.3, COMP_LOOP-8:f2:mul.tmp.mut#19.3, COMP_LOOP-8:f2:mul.tmp.mut#2.3, COMP_LOOP-8:f2:mul.tmp.mut#20.3, COMP_LOOP-8:f2:mul.tmp.mut#21.3, COMP_LOOP-8:f2:mul.tmp.mut#22.3, COMP_LOOP-8:f2:mul.tmp.mut#23.3, COMP_LOOP-8:f2:mul.tmp.mut#24.3, COMP_LOOP-8:f2:mul.tmp.mut#3.3, COMP_LOOP-8:f2:mul.tmp.mut#4.3, COMP_LOOP-8:f2:mul.tmp.mut#5.3, COMP_LOOP-8:f2:mul.tmp.mut#6.3, COMP_LOOP-8:f2:mul.tmp.mut#7.3, COMP_LOOP-8:f2:mul.tmp.mut#8.3, COMP_LOOP-8:f2:mul.tmp.mut#9.3, COMP_LOOP-8:f2:mul.tmp.mut.3' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.4' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.4, COMP_LOOP-8:f2:mul.tmp.mut#10.4, COMP_LOOP-8:f2:mul.tmp.mut#11.4, COMP_LOOP-8:f2:mul.tmp.mut#12.4, COMP_LOOP-8:f2:mul.tmp.mut#13.4, COMP_LOOP-8:f2:mul.tmp.mut#14.4, COMP_LOOP-8:f2:mul.tmp.mut#15.4, COMP_LOOP-8:f2:mul.tmp.mut#16.4, COMP_LOOP-8:f2:mul.tmp.mut#17.4, COMP_LOOP-8:f2:mul.tmp.mut#18.4, COMP_LOOP-8:f2:mul.tmp.mut#19.4, COMP_LOOP-8:f2:mul.tmp.mut#2.4, COMP_LOOP-8:f2:mul.tmp.mut#20.4, COMP_LOOP-8:f2:mul.tmp.mut#21.4, COMP_LOOP-8:f2:mul.tmp.mut#22.4, COMP_LOOP-8:f2:mul.tmp.mut#23.4, COMP_LOOP-8:f2:mul.tmp.mut#24.4, COMP_LOOP-8:f2:mul.tmp.mut#3.4, COMP_LOOP-8:f2:mul.tmp.mut#4.4, COMP_LOOP-8:f2:mul.tmp.mut#5.4, COMP_LOOP-8:f2:mul.tmp.mut#6.4, COMP_LOOP-8:f2:mul.tmp.mut#7.4, COMP_LOOP-8:f2:mul.tmp.mut#8.4, COMP_LOOP-8:f2:mul.tmp.mut#9.4, COMP_LOOP-8:f2:mul.tmp.mut.4' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.5' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.5, COMP_LOOP-8:f2:mul.tmp.mut#10.5, COMP_LOOP-8:f2:mul.tmp.mut#11.5, COMP_LOOP-8:f2:mul.tmp.mut#12.5, COMP_LOOP-8:f2:mul.tmp.mut#13.5, COMP_LOOP-8:f2:mul.tmp.mut#14.5, COMP_LOOP-8:f2:mul.tmp.mut#15.5, COMP_LOOP-8:f2:mul.tmp.mut#16.5, COMP_LOOP-8:f2:mul.tmp.mut#17.5, COMP_LOOP-8:f2:mul.tmp.mut#18.5, COMP_LOOP-8:f2:mul.tmp.mut#19.5, COMP_LOOP-8:f2:mul.tmp.mut#2.5, COMP_LOOP-8:f2:mul.tmp.mut#20.5, COMP_LOOP-8:f2:mul.tmp.mut#21.5, COMP_LOOP-8:f2:mul.tmp.mut#22.5, COMP_LOOP-8:f2:mul.tmp.mut#23.5, COMP_LOOP-8:f2:mul.tmp.mut#24.5, COMP_LOOP-8:f2:mul.tmp.mut#3.5, COMP_LOOP-8:f2:mul.tmp.mut#4.5, COMP_LOOP-8:f2:mul.tmp.mut#5.5, COMP_LOOP-8:f2:mul.tmp.mut#6.5, COMP_LOOP-8:f2:mul.tmp.mut#7.5, COMP_LOOP-8:f2:mul.tmp.mut#8.5, COMP_LOOP-8:f2:mul.tmp.mut#9.5, COMP_LOOP-8:f2:mul.tmp.mut.5' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.6' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.6, COMP_LOOP-8:f2:mul.tmp.mut#10.6, COMP_LOOP-8:f2:mul.tmp.mut#11.6, COMP_LOOP-8:f2:mul.tmp.mut#12.6, COMP_LOOP-8:f2:mul.tmp.mut#13.6, COMP_LOOP-8:f2:mul.tmp.mut#14.6, COMP_LOOP-8:f2:mul.tmp.mut#15.6, COMP_LOOP-8:f2:mul.tmp.mut#16.6, COMP_LOOP-8:f2:mul.tmp.mut#17.6, COMP_LOOP-8:f2:mul.tmp.mut#18.6, COMP_LOOP-8:f2:mul.tmp.mut#19.6, COMP_LOOP-8:f2:mul.tmp.mut#2.6, COMP_LOOP-8:f2:mul.tmp.mut#20.6, COMP_LOOP-8:f2:mul.tmp.mut#21.6, COMP_LOOP-8:f2:mul.tmp.mut#22.6, COMP_LOOP-8:f2:mul.tmp.mut#23.6, COMP_LOOP-8:f2:mul.tmp.mut#24.6, COMP_LOOP-8:f2:mul.tmp.mut#3.6, COMP_LOOP-8:f2:mul.tmp.mut#4.6, COMP_LOOP-8:f2:mul.tmp.mut#5.6, COMP_LOOP-8:f2:mul.tmp.mut#6.6, COMP_LOOP-8:f2:mul.tmp.mut#7.6, COMP_LOOP-8:f2:mul.tmp.mut#8.6, COMP_LOOP-8:f2:mul.tmp.mut#9.6, COMP_LOOP-8:f2:mul.tmp.mut.6' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.7' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.7, COMP_LOOP-8:f2:mul.tmp.mut#10.7, COMP_LOOP-8:f2:mul.tmp.mut#11.7, COMP_LOOP-8:f2:mul.tmp.mut#12.7, COMP_LOOP-8:f2:mul.tmp.mut#13.7, COMP_LOOP-8:f2:mul.tmp.mut#14.7, COMP_LOOP-8:f2:mul.tmp.mut#15.7, COMP_LOOP-8:f2:mul.tmp.mut#16.7, COMP_LOOP-8:f2:mul.tmp.mut#17.7, COMP_LOOP-8:f2:mul.tmp.mut#18.7, COMP_LOOP-8:f2:mul.tmp.mut#19.7, COMP_LOOP-8:f2:mul.tmp.mut#2.7, COMP_LOOP-8:f2:mul.tmp.mut#20.7, COMP_LOOP-8:f2:mul.tmp.mut#21.7, COMP_LOOP-8:f2:mul.tmp.mut#22.7, COMP_LOOP-8:f2:mul.tmp.mut#23.7, COMP_LOOP-8:f2:mul.tmp.mut#24.7, COMP_LOOP-8:f2:mul.tmp.mut#3.7, COMP_LOOP-8:f2:mul.tmp.mut#4.7, COMP_LOOP-8:f2:mul.tmp.mut#5.7, COMP_LOOP-8:f2:mul.tmp.mut#6.7, COMP_LOOP-8:f2:mul.tmp.mut#7.7, COMP_LOOP-8:f2:mul.tmp.mut#8.7, COMP_LOOP-8:f2:mul.tmp.mut#9.7, COMP_LOOP-8:f2:mul.tmp.mut.7' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.8' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.8, COMP_LOOP-8:f2:mul.tmp.mut#10.8, COMP_LOOP-8:f2:mul.tmp.mut#11.8, COMP_LOOP-8:f2:mul.tmp.mut#12.8, COMP_LOOP-8:f2:mul.tmp.mut#13.8, COMP_LOOP-8:f2:mul.tmp.mut#14.8, COMP_LOOP-8:f2:mul.tmp.mut#15.8, COMP_LOOP-8:f2:mul.tmp.mut#16.8, COMP_LOOP-8:f2:mul.tmp.mut#17.8, COMP_LOOP-8:f2:mul.tmp.mut#18.8, COMP_LOOP-8:f2:mul.tmp.mut#19.8, COMP_LOOP-8:f2:mul.tmp.mut#2.8, COMP_LOOP-8:f2:mul.tmp.mut#20.8, COMP_LOOP-8:f2:mul.tmp.mut#21.8, COMP_LOOP-8:f2:mul.tmp.mut#22.8, COMP_LOOP-8:f2:mul.tmp.mut#23.8, COMP_LOOP-8:f2:mul.tmp.mut#24.8, COMP_LOOP-8:f2:mul.tmp.mut#3.8, COMP_LOOP-8:f2:mul.tmp.mut#4.8, COMP_LOOP-8:f2:mul.tmp.mut#5.8, COMP_LOOP-8:f2:mul.tmp.mut#6.8, COMP_LOOP-8:f2:mul.tmp.mut#7.8, COMP_LOOP-8:f2:mul.tmp.mut#8.8, COMP_LOOP-8:f2:mul.tmp.mut#9.8, COMP_LOOP-8:f2:mul.tmp.mut.8' (24 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP-8:f2:mul.tmp.mut#1.9' for variables 'COMP_LOOP-8:f2:mul.tmp.mut#1.9, COMP_LOOP-8:f2:mul.tmp.mut#10.9, COMP_LOOP-8:f2:mul.tmp.mut#11.9, COMP_LOOP-8:f2:mul.tmp.mut#12.9, COMP_LOOP-8:f2:mul.tmp.mut#13.9, COMP_LOOP-8:f2:mul.tmp.mut#14.9, COMP_LOOP-8:f2:mul.tmp.mut#15.9, COMP_LOOP-8:f2:mul.tmp.mut#16.9, COMP_LOOP-8:f2:mul.tmp.mut#17.9, COMP_LOOP-8:f2:mul.tmp.mut#18.9, COMP_LOOP-8:f2:mul.tmp.mut#19.9, COMP_LOOP-8:f2:mul.tmp.mut#2.9, COMP_LOOP-8:f2:mul.tmp.mut#20.9, COMP_LOOP-8:f2:mul.tmp.mut#21.9, COMP_LOOP-8:f2:mul.tmp.mut#22.9, COMP_LOOP-8:f2:mul.tmp.mut#23.9, COMP_LOOP-8:f2:mul.tmp.mut#24.9, COMP_LOOP-8:f2:mul.tmp.mut#3.9, COMP_LOOP-8:f2:mul.tmp.mut#4.9, COMP_LOOP-8:f2:mul.tmp.mut#5.9, COMP_LOOP-8:f2:mul.tmp.mut#6.9, COMP_LOOP-8:f2:mul.tmp.mut#7.9, COMP_LOOP-8:f2:mul.tmp.mut#8.9, COMP_LOOP-8:f2:mul.tmp.mut#9.9, COMP_LOOP-8:f2:mul.tmp.mut.9' (24 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4096.05 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#1040.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#1040.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#1056.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#115.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#99.itm.1, COMP_LOOP-1:f2:rem.25cyc' (4 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#1105.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#1105.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#146.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#132.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#148.itm.1, COMP_LOOP-1:f2:rem.25cyc.st.1' (4 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#130.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#130.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#211.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#165.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#181.itm.1, COMP_LOOP-1:f2:rem.25cyc.st.10' (4 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#195.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#195.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#276.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#198.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#214.itm.1, COMP_LOOP-1:f2:rem.25cyc.st.11' (4 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#260.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#260.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#341.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#231.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#247.itm.1, COMP_LOOP-1:f2:rem.25cyc.st.12' (4 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#325.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#325.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#406.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#264.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#280.itm.1, COMP_LOOP-1:f2:rem.25cyc.st.13' (4 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#390.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#390.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#471.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#297.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#313.itm.1, COMP_LOOP-1:f2:rem.25cyc.st.14' (4 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#455.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#455.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#536.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#330.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#346.itm.1, COMP_LOOP-1:f2:rem.25cyc.st.15' (4 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#520.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#520.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#601.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#363.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#379.itm.1, COMP_LOOP-1:f2:rem.25cyc.st.16' (4 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#585.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#585.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#666.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#396.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#412.itm.1, COMP_LOOP-1:f2:rem.25cyc.st.17' (4 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#650.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#650.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#731.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#429.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#445.itm.1, COMP_LOOP-1:f2:rem.25cyc.st.18' (4 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#715.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#715.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#796.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#462.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#478.itm.1, COMP_LOOP-1:f2:rem.25cyc.st.19' (4 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#780.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#780.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#861.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#495.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#511.itm.1, COMP_LOOP-1:f2:rem.25cyc.st.2' (4 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#845.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#845.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#926.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#528.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#544.itm.1, COMP_LOOP-1:f2:rem.25cyc.st.20' (4 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#910.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#910.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#93.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#561.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#63.itm.1, COMP_LOOP-1:f2:rem.25cyc.st.21' (4 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#975.itm.1' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#975.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0)#991.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#66.itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#82.itm.1, COMP_LOOP-1:f2:rem.25cyc.st.22' (4 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1.stage_0' for variables 'COPY_LOOP#1.stage_0, COPY_LOOP.stage_0, COMP_LOOP.stage_0' (2 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1.stage_0.2' for variables 'COPY_LOOP#1.stage_0.2, COPY_LOOP.stage_0.2, COMP_LOOP.stage_0.10' (2 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1.stage_0.3' for variables 'COPY_LOOP#1.stage_0.3, COPY_LOOP.stage_0.3, COMP_LOOP.stage_0.11' (2 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0).itm' for variables 'COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0).itm, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#32.itm, COMP_LOOP.stage_0.12' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:f1:slc(COMP_LOOP:r(8:3))(5)#29.itm' for variables 'COMP_LOOP:f1:slc(COMP_LOOP:r(8:3))(5)#29.itm, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0).itm.1, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#32.itm.1' (2 registers deleted). (FSM-3)
# Creating shared register 'COMP_LOOP:f1:slc(COMP_LOOP:r(8:3))(5)#29.itm.1' for variables 'COMP_LOOP:f1:slc(COMP_LOOP:r(8:3))(5)#29.itm.1, COPY_LOOP#1:i:slc(COPY_LOOP#1:i(10:4))(5-0).itm.2, COPY_LOOP:i:slc(COPY_LOOP:i(10:4))(5-0)#32.itm.2' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4126.57 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4151.20 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4175.84 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4200.51 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4225.19 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4251.09 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Creating shared register 'mut#1.1(63:0)' for variables 'mut#1.1(63:0), mut#482.1(63:0), mut#484.1(63:0), mut#486.1(63:0), mut#488.1(63:0), mut#490.1(63:0), mut#492.1(63:0), mut#494.1(63:0), mut#496.1(63:0), mut#498.1(63:0), mut#500.1(63:0), mut#502.1(63:0), mut#504.1(63:0), mut#506.1(63:0), mut#508.1(63:0), mut#510.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#1.10(63:0)' for variables 'mut#1.10(63:0), mut#482.10(63:0), mut#484.10(63:0), mut#486.10(63:0), mut#488.10(63:0), mut#490.10(63:0), mut#492.10(63:0), mut#494.10(63:0), mut#496.10(63:0), mut#498.10(63:0), mut#500.10(63:0), mut#502.10(63:0), mut#504.10(63:0), mut#506.10(63:0), mut#508.10(63:0), mut#510.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#1.11(63:0)' for variables 'mut#1.11(63:0), mut#482.11(63:0), mut#484.11(63:0), mut#486.11(63:0), mut#488.11(63:0), mut#490.11(63:0), mut#492.11(63:0), mut#494.11(63:0), mut#496.11(63:0), mut#498.11(63:0), mut#500.11(63:0), mut#502.11(63:0), mut#504.11(63:0), mut#506.11(63:0), mut#508.11(63:0), mut#510.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#1.12(63:0)' for variables 'mut#1.12(63:0), mut#482.12(63:0), mut#484.12(63:0), mut#486.12(63:0), mut#488.12(63:0), mut#490.12(63:0), mut#492.12(63:0), mut#494.12(63:0), mut#496.12(63:0), mut#498.12(63:0), mut#500.12(63:0), mut#502.12(63:0), mut#504.12(63:0), mut#506.12(63:0), mut#508.12(63:0), mut#510.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#1.13(63:0)' for variables 'mut#1.13(63:0), mut#482.13(63:0), mut#484.13(63:0), mut#486.13(63:0), mut#488.13(63:0), mut#490.13(63:0), mut#492.13(63:0), mut#494.13(63:0), mut#496.13(63:0), mut#498.13(63:0), mut#500.13(63:0), mut#502.13(63:0), mut#504.13(63:0), mut#506.13(63:0), mut#508.13(63:0), mut#510.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#1.14(63:0)' for variables 'mut#1.14(63:0), mut#482.14(63:0), mut#484.14(63:0), mut#486.14(63:0), mut#488.14(63:0), mut#490.14(63:0), mut#492.14(63:0), mut#494.14(63:0), mut#496.14(63:0), mut#498.14(63:0), mut#500.14(63:0), mut#502.14(63:0), mut#504.14(63:0), mut#506.14(63:0), mut#508.14(63:0), mut#510.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#1.15(63:0)' for variables 'mut#1.15(63:0), mut#482.15(63:0), mut#484.15(63:0), mut#486.15(63:0), mut#488.15(63:0), mut#490.15(63:0), mut#492.15(63:0), mut#494.15(63:0), mut#496.15(63:0), mut#498.15(63:0), mut#500.15(63:0), mut#502.15(63:0), mut#504.15(63:0), mut#506.15(63:0), mut#508.15(63:0), mut#510.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#1.2(63:0)' for variables 'mut#1.2(63:0), mut#482.2(63:0), mut#484.2(63:0), mut#486.2(63:0), mut#488.2(63:0), mut#490.2(63:0), mut#492.2(63:0), mut#494.2(63:0), mut#496.2(63:0), mut#498.2(63:0), mut#500.2(63:0), mut#502.2(63:0), mut#504.2(63:0), mut#506.2(63:0), mut#508.2(63:0), mut#510.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#1.3(63:0)' for variables 'mut#1.3(63:0), mut#482.3(63:0), mut#484.3(63:0), mut#486.3(63:0), mut#488.3(63:0), mut#490.3(63:0), mut#492.3(63:0), mut#494.3(63:0), mut#496.3(63:0), mut#498.3(63:0), mut#500.3(63:0), mut#502.3(63:0), mut#504.3(63:0), mut#506.3(63:0), mut#508.3(63:0), mut#510.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#1.4(63:0)' for variables 'mut#1.4(63:0), mut#482.4(63:0), mut#484.4(63:0), mut#486.4(63:0), mut#488.4(63:0), mut#490.4(63:0), mut#492.4(63:0), mut#494.4(63:0), mut#496.4(63:0), mut#498.4(63:0), mut#500.4(63:0), mut#502.4(63:0), mut#504.4(63:0), mut#506.4(63:0), mut#508.4(63:0), mut#510.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#1.5(63:0)' for variables 'mut#1.5(63:0), mut#482.5(63:0), mut#484.5(63:0), mut#486.5(63:0), mut#488.5(63:0), mut#490.5(63:0), mut#492.5(63:0), mut#494.5(63:0), mut#496.5(63:0), mut#498.5(63:0), mut#500.5(63:0), mut#502.5(63:0), mut#504.5(63:0), mut#506.5(63:0), mut#508.5(63:0), mut#510.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#1.6(63:0)' for variables 'mut#1.6(63:0), mut#482.6(63:0), mut#484.6(63:0), mut#486.6(63:0), mut#488.6(63:0), mut#490.6(63:0), mut#492.6(63:0), mut#494.6(63:0), mut#496.6(63:0), mut#498.6(63:0), mut#500.6(63:0), mut#502.6(63:0), mut#504.6(63:0), mut#506.6(63:0), mut#508.6(63:0), mut#510.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#1.7(63:0)' for variables 'mut#1.7(63:0), mut#482.7(63:0), mut#484.7(63:0), mut#486.7(63:0), mut#488.7(63:0), mut#490.7(63:0), mut#492.7(63:0), mut#494.7(63:0), mut#496.7(63:0), mut#498.7(63:0), mut#500.7(63:0), mut#502.7(63:0), mut#504.7(63:0), mut#506.7(63:0), mut#508.7(63:0), mut#510.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#1.8(63:0)' for variables 'mut#1.8(63:0), mut#482.8(63:0), mut#484.8(63:0), mut#486.8(63:0), mut#488.8(63:0), mut#490.8(63:0), mut#492.8(63:0), mut#494.8(63:0), mut#496.8(63:0), mut#498.8(63:0), mut#500.8(63:0), mut#502.8(63:0), mut#504.8(63:0), mut#506.8(63:0), mut#508.8(63:0), mut#510.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#1.9(63:0)' for variables 'mut#1.9(63:0), mut#482.9(63:0), mut#484.9(63:0), mut#486.9(63:0), mut#488.9(63:0), mut#490.9(63:0), mut#492.9(63:0), mut#494.9(63:0), mut#496.9(63:0), mut#498.9(63:0), mut#500.9(63:0), mut#502.9(63:0), mut#504.9(63:0), mut#506.9(63:0), mut#508.9(63:0), mut#510.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#10.1(63:0)' for variables 'mut#10.1(63:0), mut#12.1(63:0), mut#14.1(63:0), mut#16.1(63:0), mut#18.1(63:0), mut#2.1(63:0), mut#20.1(63:0), mut#22.1(63:0), mut#24.1(63:0), mut#26.1(63:0), mut#28.1(63:0), mut#30.1(63:0), mut#32.1(63:0), mut#4.1(63:0), mut#6.1(63:0), mut#8.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#10.10(63:0)' for variables 'mut#10.10(63:0), mut#12.10(63:0), mut#14.10(63:0), mut#16.10(63:0), mut#18.10(63:0), mut#2.10(63:0), mut#20.10(63:0), mut#22.10(63:0), mut#24.10(63:0), mut#26.10(63:0), mut#28.10(63:0), mut#30.10(63:0), mut#32.10(63:0), mut#4.10(63:0), mut#6.10(63:0), mut#8.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#10.11(63:0)' for variables 'mut#10.11(63:0), mut#12.11(63:0), mut#14.11(63:0), mut#16.11(63:0), mut#18.11(63:0), mut#2.11(63:0), mut#20.11(63:0), mut#22.11(63:0), mut#24.11(63:0), mut#26.11(63:0), mut#28.11(63:0), mut#30.11(63:0), mut#32.11(63:0), mut#4.11(63:0), mut#6.11(63:0), mut#8.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#10.12(63:0)' for variables 'mut#10.12(63:0), mut#12.12(63:0), mut#14.12(63:0), mut#16.12(63:0), mut#18.12(63:0), mut#2.12(63:0), mut#20.12(63:0), mut#22.12(63:0), mut#24.12(63:0), mut#26.12(63:0), mut#28.12(63:0), mut#30.12(63:0), mut#32.12(63:0), mut#4.12(63:0), mut#6.12(63:0), mut#8.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#10.13(63:0)' for variables 'mut#10.13(63:0), mut#12.13(63:0), mut#14.13(63:0), mut#16.13(63:0), mut#18.13(63:0), mut#2.13(63:0), mut#20.13(63:0), mut#22.13(63:0), mut#24.13(63:0), mut#26.13(63:0), mut#28.13(63:0), mut#30.13(63:0), mut#32.13(63:0), mut#4.13(63:0), mut#6.13(63:0), mut#8.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#10.14(63:0)' for variables 'mut#10.14(63:0), mut#12.14(63:0), mut#14.14(63:0), mut#16.14(63:0), mut#18.14(63:0), mut#2.14(63:0), mut#20.14(63:0), mut#22.14(63:0), mut#24.14(63:0), mut#26.14(63:0), mut#28.14(63:0), mut#30.14(63:0), mut#32.14(63:0), mut#4.14(63:0), mut#6.14(63:0), mut#8.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#10.15(63:0)' for variables 'mut#10.15(63:0), mut#12.15(63:0), mut#14.15(63:0), mut#16.15(63:0), mut#18.15(63:0), mut#2.15(63:0), mut#20.15(63:0), mut#22.15(63:0), mut#24.15(63:0), mut#26.15(63:0), mut#28.15(63:0), mut#30.15(63:0), mut#32.15(63:0), mut#4.15(63:0), mut#6.15(63:0), mut#8.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#10.2(63:0)' for variables 'mut#10.2(63:0), mut#12.2(63:0), mut#14.2(63:0), mut#16.2(63:0), mut#18.2(63:0), mut#2.2(63:0), mut#20.2(63:0), mut#22.2(63:0), mut#24.2(63:0), mut#26.2(63:0), mut#28.2(63:0), mut#30.2(63:0), mut#32.2(63:0), mut#4.2(63:0), mut#6.2(63:0), mut#8.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#10.3(63:0)' for variables 'mut#10.3(63:0), mut#12.3(63:0), mut#14.3(63:0), mut#16.3(63:0), mut#18.3(63:0), mut#2.3(63:0), mut#20.3(63:0), mut#22.3(63:0), mut#24.3(63:0), mut#26.3(63:0), mut#28.3(63:0), mut#30.3(63:0), mut#32.3(63:0), mut#4.3(63:0), mut#6.3(63:0), mut#8.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#10.4(63:0)' for variables 'mut#10.4(63:0), mut#12.4(63:0), mut#14.4(63:0), mut#16.4(63:0), mut#18.4(63:0), mut#2.4(63:0), mut#20.4(63:0), mut#22.4(63:0), mut#24.4(63:0), mut#26.4(63:0), mut#28.4(63:0), mut#30.4(63:0), mut#32.4(63:0), mut#4.4(63:0), mut#6.4(63:0), mut#8.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#10.5(63:0)' for variables 'mut#10.5(63:0), mut#12.5(63:0), mut#14.5(63:0), mut#16.5(63:0), mut#18.5(63:0), mut#2.5(63:0), mut#20.5(63:0), mut#22.5(63:0), mut#24.5(63:0), mut#26.5(63:0), mut#28.5(63:0), mut#30.5(63:0), mut#32.5(63:0), mut#4.5(63:0), mut#6.5(63:0), mut#8.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#10.6(63:0)' for variables 'mut#10.6(63:0), mut#12.6(63:0), mut#14.6(63:0), mut#16.6(63:0), mut#18.6(63:0), mut#2.6(63:0), mut#20.6(63:0), mut#22.6(63:0), mut#24.6(63:0), mut#26.6(63:0), mut#28.6(63:0), mut#30.6(63:0), mut#32.6(63:0), mut#4.6(63:0), mut#6.6(63:0), mut#8.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#10.7(63:0)' for variables 'mut#10.7(63:0), mut#12.7(63:0), mut#14.7(63:0), mut#16.7(63:0), mut#18.7(63:0), mut#2.7(63:0), mut#20.7(63:0), mut#22.7(63:0), mut#24.7(63:0), mut#26.7(63:0), mut#28.7(63:0), mut#30.7(63:0), mut#32.7(63:0), mut#4.7(63:0), mut#6.7(63:0), mut#8.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#10.8(63:0)' for variables 'mut#10.8(63:0), mut#12.8(63:0), mut#14.8(63:0), mut#16.8(63:0), mut#18.8(63:0), mut#2.8(63:0), mut#20.8(63:0), mut#22.8(63:0), mut#24.8(63:0), mut#26.8(63:0), mut#28.8(63:0), mut#30.8(63:0), mut#32.8(63:0), mut#4.8(63:0), mut#6.8(63:0), mut#8.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#10.9(63:0)' for variables 'mut#10.9(63:0), mut#12.9(63:0), mut#14.9(63:0), mut#16.9(63:0), mut#18.9(63:0), mut#2.9(63:0), mut#20.9(63:0), mut#22.9(63:0), mut#24.9(63:0), mut#26.9(63:0), mut#28.9(63:0), mut#30.9(63:0), mut#32.9(63:0), mut#4.9(63:0), mut#6.9(63:0), mut#8.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#100.1(63:0)' for variables 'mut#100.1(63:0), mut#102.1(63:0), mut#104.1(63:0), mut#106.1(63:0), mut#108.1(63:0), mut#110.1(63:0), mut#112.1(63:0), mut#114.1(63:0), mut#116.1(63:0), mut#118.1(63:0), mut#120.1(63:0), mut#122.1(63:0), mut#124.1(63:0), mut#126.1(63:0), mut#128.1(63:0), mut#98.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#100.10(63:0)' for variables 'mut#100.10(63:0), mut#102.10(63:0), mut#104.10(63:0), mut#106.10(63:0), mut#108.10(63:0), mut#110.10(63:0), mut#112.10(63:0), mut#114.10(63:0), mut#116.10(63:0), mut#118.10(63:0), mut#120.10(63:0), mut#122.10(63:0), mut#124.10(63:0), mut#126.10(63:0), mut#128.10(63:0), mut#98.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#100.11(63:0)' for variables 'mut#100.11(63:0), mut#102.11(63:0), mut#104.11(63:0), mut#106.11(63:0), mut#108.11(63:0), mut#110.11(63:0), mut#112.11(63:0), mut#114.11(63:0), mut#116.11(63:0), mut#118.11(63:0), mut#120.11(63:0), mut#122.11(63:0), mut#124.11(63:0), mut#126.11(63:0), mut#128.11(63:0), mut#98.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#100.12(63:0)' for variables 'mut#100.12(63:0), mut#102.12(63:0), mut#104.12(63:0), mut#106.12(63:0), mut#108.12(63:0), mut#110.12(63:0), mut#112.12(63:0), mut#114.12(63:0), mut#116.12(63:0), mut#118.12(63:0), mut#120.12(63:0), mut#122.12(63:0), mut#124.12(63:0), mut#126.12(63:0), mut#128.12(63:0), mut#98.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#100.13(63:0)' for variables 'mut#100.13(63:0), mut#102.13(63:0), mut#104.13(63:0), mut#106.13(63:0), mut#108.13(63:0), mut#110.13(63:0), mut#112.13(63:0), mut#114.13(63:0), mut#116.13(63:0), mut#118.13(63:0), mut#120.13(63:0), mut#122.13(63:0), mut#124.13(63:0), mut#126.13(63:0), mut#128.13(63:0), mut#98.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#100.14(63:0)' for variables 'mut#100.14(63:0), mut#102.14(63:0), mut#104.14(63:0), mut#106.14(63:0), mut#108.14(63:0), mut#110.14(63:0), mut#112.14(63:0), mut#114.14(63:0), mut#116.14(63:0), mut#118.14(63:0), mut#120.14(63:0), mut#122.14(63:0), mut#124.14(63:0), mut#126.14(63:0), mut#128.14(63:0), mut#98.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#100.15(63:0)' for variables 'mut#100.15(63:0), mut#102.15(63:0), mut#104.15(63:0), mut#106.15(63:0), mut#108.15(63:0), mut#110.15(63:0), mut#112.15(63:0), mut#114.15(63:0), mut#116.15(63:0), mut#118.15(63:0), mut#120.15(63:0), mut#122.15(63:0), mut#124.15(63:0), mut#126.15(63:0), mut#128.15(63:0), mut#98.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#100.2(63:0)' for variables 'mut#100.2(63:0), mut#102.2(63:0), mut#104.2(63:0), mut#106.2(63:0), mut#108.2(63:0), mut#110.2(63:0), mut#112.2(63:0), mut#114.2(63:0), mut#116.2(63:0), mut#118.2(63:0), mut#120.2(63:0), mut#122.2(63:0), mut#124.2(63:0), mut#126.2(63:0), mut#128.2(63:0), mut#98.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#100.3(63:0)' for variables 'mut#100.3(63:0), mut#102.3(63:0), mut#104.3(63:0), mut#106.3(63:0), mut#108.3(63:0), mut#110.3(63:0), mut#112.3(63:0), mut#114.3(63:0), mut#116.3(63:0), mut#118.3(63:0), mut#120.3(63:0), mut#122.3(63:0), mut#124.3(63:0), mut#126.3(63:0), mut#128.3(63:0), mut#98.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#100.4(63:0)' for variables 'mut#100.4(63:0), mut#102.4(63:0), mut#104.4(63:0), mut#106.4(63:0), mut#108.4(63:0), mut#110.4(63:0), mut#112.4(63:0), mut#114.4(63:0), mut#116.4(63:0), mut#118.4(63:0), mut#120.4(63:0), mut#122.4(63:0), mut#124.4(63:0), mut#126.4(63:0), mut#128.4(63:0), mut#98.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#100.5(63:0)' for variables 'mut#100.5(63:0), mut#102.5(63:0), mut#104.5(63:0), mut#106.5(63:0), mut#108.5(63:0), mut#110.5(63:0), mut#112.5(63:0), mut#114.5(63:0), mut#116.5(63:0), mut#118.5(63:0), mut#120.5(63:0), mut#122.5(63:0), mut#124.5(63:0), mut#126.5(63:0), mut#128.5(63:0), mut#98.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#100.6(63:0)' for variables 'mut#100.6(63:0), mut#102.6(63:0), mut#104.6(63:0), mut#106.6(63:0), mut#108.6(63:0), mut#110.6(63:0), mut#112.6(63:0), mut#114.6(63:0), mut#116.6(63:0), mut#118.6(63:0), mut#120.6(63:0), mut#122.6(63:0), mut#124.6(63:0), mut#126.6(63:0), mut#128.6(63:0), mut#98.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#100.7(63:0)' for variables 'mut#100.7(63:0), mut#102.7(63:0), mut#104.7(63:0), mut#106.7(63:0), mut#108.7(63:0), mut#110.7(63:0), mut#112.7(63:0), mut#114.7(63:0), mut#116.7(63:0), mut#118.7(63:0), mut#120.7(63:0), mut#122.7(63:0), mut#124.7(63:0), mut#126.7(63:0), mut#128.7(63:0), mut#98.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#100.8(63:0)' for variables 'mut#100.8(63:0), mut#102.8(63:0), mut#104.8(63:0), mut#106.8(63:0), mut#108.8(63:0), mut#110.8(63:0), mut#112.8(63:0), mut#114.8(63:0), mut#116.8(63:0), mut#118.8(63:0), mut#120.8(63:0), mut#122.8(63:0), mut#124.8(63:0), mut#126.8(63:0), mut#128.8(63:0), mut#98.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#100.9(63:0)' for variables 'mut#100.9(63:0), mut#102.9(63:0), mut#104.9(63:0), mut#106.9(63:0), mut#108.9(63:0), mut#110.9(63:0), mut#112.9(63:0), mut#114.9(63:0), mut#116.9(63:0), mut#118.9(63:0), mut#120.9(63:0), mut#122.9(63:0), mut#124.9(63:0), mut#126.9(63:0), mut#128.9(63:0), mut#98.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#101.1(63:0)' for variables 'mut#101.1(63:0), mut#103.1(63:0), mut#105.1(63:0), mut#107.1(63:0), mut#109.1(63:0), mut#111.1(63:0), mut#113.1(63:0), mut#115.1(63:0), mut#117.1(63:0), mut#119.1(63:0), mut#121.1(63:0), mut#123.1(63:0), mut#125.1(63:0), mut#127.1(63:0), mut#129.1(63:0), mut#99.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#101.10(63:0)' for variables 'mut#101.10(63:0), mut#103.10(63:0), mut#105.10(63:0), mut#107.10(63:0), mut#109.10(63:0), mut#111.10(63:0), mut#113.10(63:0), mut#115.10(63:0), mut#117.10(63:0), mut#119.10(63:0), mut#121.10(63:0), mut#123.10(63:0), mut#125.10(63:0), mut#127.10(63:0), mut#129.10(63:0), mut#99.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#101.11(63:0)' for variables 'mut#101.11(63:0), mut#103.11(63:0), mut#105.11(63:0), mut#107.11(63:0), mut#109.11(63:0), mut#111.11(63:0), mut#113.11(63:0), mut#115.11(63:0), mut#117.11(63:0), mut#119.11(63:0), mut#121.11(63:0), mut#123.11(63:0), mut#125.11(63:0), mut#127.11(63:0), mut#129.11(63:0), mut#99.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#101.12(63:0)' for variables 'mut#101.12(63:0), mut#103.12(63:0), mut#105.12(63:0), mut#107.12(63:0), mut#109.12(63:0), mut#111.12(63:0), mut#113.12(63:0), mut#115.12(63:0), mut#117.12(63:0), mut#119.12(63:0), mut#121.12(63:0), mut#123.12(63:0), mut#125.12(63:0), mut#127.12(63:0), mut#129.12(63:0), mut#99.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#101.13(63:0)' for variables 'mut#101.13(63:0), mut#103.13(63:0), mut#105.13(63:0), mut#107.13(63:0), mut#109.13(63:0), mut#111.13(63:0), mut#113.13(63:0), mut#115.13(63:0), mut#117.13(63:0), mut#119.13(63:0), mut#121.13(63:0), mut#123.13(63:0), mut#125.13(63:0), mut#127.13(63:0), mut#129.13(63:0), mut#99.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#101.14(63:0)' for variables 'mut#101.14(63:0), mut#103.14(63:0), mut#105.14(63:0), mut#107.14(63:0), mut#109.14(63:0), mut#111.14(63:0), mut#113.14(63:0), mut#115.14(63:0), mut#117.14(63:0), mut#119.14(63:0), mut#121.14(63:0), mut#123.14(63:0), mut#125.14(63:0), mut#127.14(63:0), mut#129.14(63:0), mut#99.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#101.15(63:0)' for variables 'mut#101.15(63:0), mut#103.15(63:0), mut#105.15(63:0), mut#107.15(63:0), mut#109.15(63:0), mut#111.15(63:0), mut#113.15(63:0), mut#115.15(63:0), mut#117.15(63:0), mut#119.15(63:0), mut#121.15(63:0), mut#123.15(63:0), mut#125.15(63:0), mut#127.15(63:0), mut#129.15(63:0), mut#99.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#101.2(63:0)' for variables 'mut#101.2(63:0), mut#103.2(63:0), mut#105.2(63:0), mut#107.2(63:0), mut#109.2(63:0), mut#111.2(63:0), mut#113.2(63:0), mut#115.2(63:0), mut#117.2(63:0), mut#119.2(63:0), mut#121.2(63:0), mut#123.2(63:0), mut#125.2(63:0), mut#127.2(63:0), mut#129.2(63:0), mut#99.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#101.3(63:0)' for variables 'mut#101.3(63:0), mut#103.3(63:0), mut#105.3(63:0), mut#107.3(63:0), mut#109.3(63:0), mut#111.3(63:0), mut#113.3(63:0), mut#115.3(63:0), mut#117.3(63:0), mut#119.3(63:0), mut#121.3(63:0), mut#123.3(63:0), mut#125.3(63:0), mut#127.3(63:0), mut#129.3(63:0), mut#99.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#101.4(63:0)' for variables 'mut#101.4(63:0), mut#103.4(63:0), mut#105.4(63:0), mut#107.4(63:0), mut#109.4(63:0), mut#111.4(63:0), mut#113.4(63:0), mut#115.4(63:0), mut#117.4(63:0), mut#119.4(63:0), mut#121.4(63:0), mut#123.4(63:0), mut#125.4(63:0), mut#127.4(63:0), mut#129.4(63:0), mut#99.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#101.5(63:0)' for variables 'mut#101.5(63:0), mut#103.5(63:0), mut#105.5(63:0), mut#107.5(63:0), mut#109.5(63:0), mut#111.5(63:0), mut#113.5(63:0), mut#115.5(63:0), mut#117.5(63:0), mut#119.5(63:0), mut#121.5(63:0), mut#123.5(63:0), mut#125.5(63:0), mut#127.5(63:0), mut#129.5(63:0), mut#99.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#101.6(63:0)' for variables 'mut#101.6(63:0), mut#103.6(63:0), mut#105.6(63:0), mut#107.6(63:0), mut#109.6(63:0), mut#111.6(63:0), mut#113.6(63:0), mut#115.6(63:0), mut#117.6(63:0), mut#119.6(63:0), mut#121.6(63:0), mut#123.6(63:0), mut#125.6(63:0), mut#127.6(63:0), mut#129.6(63:0), mut#99.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#101.7(63:0)' for variables 'mut#101.7(63:0), mut#103.7(63:0), mut#105.7(63:0), mut#107.7(63:0), mut#109.7(63:0), mut#111.7(63:0), mut#113.7(63:0), mut#115.7(63:0), mut#117.7(63:0), mut#119.7(63:0), mut#121.7(63:0), mut#123.7(63:0), mut#125.7(63:0), mut#127.7(63:0), mut#129.7(63:0), mut#99.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#101.8(63:0)' for variables 'mut#101.8(63:0), mut#103.8(63:0), mut#105.8(63:0), mut#107.8(63:0), mut#109.8(63:0), mut#111.8(63:0), mut#113.8(63:0), mut#115.8(63:0), mut#117.8(63:0), mut#119.8(63:0), mut#121.8(63:0), mut#123.8(63:0), mut#125.8(63:0), mut#127.8(63:0), mut#129.8(63:0), mut#99.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#101.9(63:0)' for variables 'mut#101.9(63:0), mut#103.9(63:0), mut#105.9(63:0), mut#107.9(63:0), mut#109.9(63:0), mut#111.9(63:0), mut#113.9(63:0), mut#115.9(63:0), mut#117.9(63:0), mut#119.9(63:0), mut#121.9(63:0), mut#123.9(63:0), mut#125.9(63:0), mut#127.9(63:0), mut#129.9(63:0), mut#99.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#11.1(63:0)' for variables 'mut#11.1(63:0), mut#13.1(63:0), mut#15.1(63:0), mut#17.1(63:0), mut#19.1(63:0), mut#21.1(63:0), mut#23.1(63:0), mut#25.1(63:0), mut#27.1(63:0), mut#29.1(63:0), mut#3.1(63:0), mut#31.1(63:0), mut#33.1(63:0), mut#5.1(63:0), mut#7.1(63:0), mut#9.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#11.10(63:0)' for variables 'mut#11.10(63:0), mut#13.10(63:0), mut#15.10(63:0), mut#17.10(63:0), mut#19.10(63:0), mut#21.10(63:0), mut#23.10(63:0), mut#25.10(63:0), mut#27.10(63:0), mut#29.10(63:0), mut#3.10(63:0), mut#31.10(63:0), mut#33.10(63:0), mut#5.10(63:0), mut#7.10(63:0), mut#9.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#11.11(63:0)' for variables 'mut#11.11(63:0), mut#13.11(63:0), mut#15.11(63:0), mut#17.11(63:0), mut#19.11(63:0), mut#21.11(63:0), mut#23.11(63:0), mut#25.11(63:0), mut#27.11(63:0), mut#29.11(63:0), mut#3.11(63:0), mut#31.11(63:0), mut#33.11(63:0), mut#5.11(63:0), mut#7.11(63:0), mut#9.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#11.12(63:0)' for variables 'mut#11.12(63:0), mut#13.12(63:0), mut#15.12(63:0), mut#17.12(63:0), mut#19.12(63:0), mut#21.12(63:0), mut#23.12(63:0), mut#25.12(63:0), mut#27.12(63:0), mut#29.12(63:0), mut#3.12(63:0), mut#31.12(63:0), mut#33.12(63:0), mut#5.12(63:0), mut#7.12(63:0), mut#9.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#11.13(63:0)' for variables 'mut#11.13(63:0), mut#13.13(63:0), mut#15.13(63:0), mut#17.13(63:0), mut#19.13(63:0), mut#21.13(63:0), mut#23.13(63:0), mut#25.13(63:0), mut#27.13(63:0), mut#29.13(63:0), mut#3.13(63:0), mut#31.13(63:0), mut#33.13(63:0), mut#5.13(63:0), mut#7.13(63:0), mut#9.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#11.14(63:0)' for variables 'mut#11.14(63:0), mut#13.14(63:0), mut#15.14(63:0), mut#17.14(63:0), mut#19.14(63:0), mut#21.14(63:0), mut#23.14(63:0), mut#25.14(63:0), mut#27.14(63:0), mut#29.14(63:0), mut#3.14(63:0), mut#31.14(63:0), mut#33.14(63:0), mut#5.14(63:0), mut#7.14(63:0), mut#9.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#11.15(63:0)' for variables 'mut#11.15(63:0), mut#13.15(63:0), mut#15.15(63:0), mut#17.15(63:0), mut#19.15(63:0), mut#21.15(63:0), mut#23.15(63:0), mut#25.15(63:0), mut#27.15(63:0), mut#29.15(63:0), mut#3.15(63:0), mut#31.15(63:0), mut#33.15(63:0), mut#5.15(63:0), mut#7.15(63:0), mut#9.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#11.2(63:0)' for variables 'mut#11.2(63:0), mut#13.2(63:0), mut#15.2(63:0), mut#17.2(63:0), mut#19.2(63:0), mut#21.2(63:0), mut#23.2(63:0), mut#25.2(63:0), mut#27.2(63:0), mut#29.2(63:0), mut#3.2(63:0), mut#31.2(63:0), mut#33.2(63:0), mut#5.2(63:0), mut#7.2(63:0), mut#9.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#11.3(63:0)' for variables 'mut#11.3(63:0), mut#13.3(63:0), mut#15.3(63:0), mut#17.3(63:0), mut#19.3(63:0), mut#21.3(63:0), mut#23.3(63:0), mut#25.3(63:0), mut#27.3(63:0), mut#29.3(63:0), mut#3.3(63:0), mut#31.3(63:0), mut#33.3(63:0), mut#5.3(63:0), mut#7.3(63:0), mut#9.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#11.4(63:0)' for variables 'mut#11.4(63:0), mut#13.4(63:0), mut#15.4(63:0), mut#17.4(63:0), mut#19.4(63:0), mut#21.4(63:0), mut#23.4(63:0), mut#25.4(63:0), mut#27.4(63:0), mut#29.4(63:0), mut#3.4(63:0), mut#31.4(63:0), mut#33.4(63:0), mut#5.4(63:0), mut#7.4(63:0), mut#9.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#11.5(63:0)' for variables 'mut#11.5(63:0), mut#13.5(63:0), mut#15.5(63:0), mut#17.5(63:0), mut#19.5(63:0), mut#21.5(63:0), mut#23.5(63:0), mut#25.5(63:0), mut#27.5(63:0), mut#29.5(63:0), mut#3.5(63:0), mut#31.5(63:0), mut#33.5(63:0), mut#5.5(63:0), mut#7.5(63:0), mut#9.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#11.6(63:0)' for variables 'mut#11.6(63:0), mut#13.6(63:0), mut#15.6(63:0), mut#17.6(63:0), mut#19.6(63:0), mut#21.6(63:0), mut#23.6(63:0), mut#25.6(63:0), mut#27.6(63:0), mut#29.6(63:0), mut#3.6(63:0), mut#31.6(63:0), mut#33.6(63:0), mut#5.6(63:0), mut#7.6(63:0), mut#9.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#11.7(63:0)' for variables 'mut#11.7(63:0), mut#13.7(63:0), mut#15.7(63:0), mut#17.7(63:0), mut#19.7(63:0), mut#21.7(63:0), mut#23.7(63:0), mut#25.7(63:0), mut#27.7(63:0), mut#29.7(63:0), mut#3.7(63:0), mut#31.7(63:0), mut#33.7(63:0), mut#5.7(63:0), mut#7.7(63:0), mut#9.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#11.8(63:0)' for variables 'mut#11.8(63:0), mut#13.8(63:0), mut#15.8(63:0), mut#17.8(63:0), mut#19.8(63:0), mut#21.8(63:0), mut#23.8(63:0), mut#25.8(63:0), mut#27.8(63:0), mut#29.8(63:0), mut#3.8(63:0), mut#31.8(63:0), mut#33.8(63:0), mut#5.8(63:0), mut#7.8(63:0), mut#9.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#11.9(63:0)' for variables 'mut#11.9(63:0), mut#13.9(63:0), mut#15.9(63:0), mut#17.9(63:0), mut#19.9(63:0), mut#21.9(63:0), mut#23.9(63:0), mut#25.9(63:0), mut#27.9(63:0), mut#29.9(63:0), mut#3.9(63:0), mut#31.9(63:0), mut#33.9(63:0), mut#5.9(63:0), mut#7.9(63:0), mut#9.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#130.1(63:0)' for variables 'mut#130.1(63:0), mut#132.1(63:0), mut#134.1(63:0), mut#136.1(63:0), mut#138.1(63:0), mut#140.1(63:0), mut#142.1(63:0), mut#144.1(63:0), mut#146.1(63:0), mut#148.1(63:0), mut#150.1(63:0), mut#152.1(63:0), mut#154.1(63:0), mut#156.1(63:0), mut#158.1(63:0), mut#160.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#130.10(63:0)' for variables 'mut#130.10(63:0), mut#132.10(63:0), mut#134.10(63:0), mut#136.10(63:0), mut#138.10(63:0), mut#140.10(63:0), mut#142.10(63:0), mut#144.10(63:0), mut#146.10(63:0), mut#148.10(63:0), mut#150.10(63:0), mut#152.10(63:0), mut#154.10(63:0), mut#156.10(63:0), mut#158.10(63:0), mut#160.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#130.11(63:0)' for variables 'mut#130.11(63:0), mut#132.11(63:0), mut#134.11(63:0), mut#136.11(63:0), mut#138.11(63:0), mut#140.11(63:0), mut#142.11(63:0), mut#144.11(63:0), mut#146.11(63:0), mut#148.11(63:0), mut#150.11(63:0), mut#152.11(63:0), mut#154.11(63:0), mut#156.11(63:0), mut#158.11(63:0), mut#160.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#130.12(63:0)' for variables 'mut#130.12(63:0), mut#132.12(63:0), mut#134.12(63:0), mut#136.12(63:0), mut#138.12(63:0), mut#140.12(63:0), mut#142.12(63:0), mut#144.12(63:0), mut#146.12(63:0), mut#148.12(63:0), mut#150.12(63:0), mut#152.12(63:0), mut#154.12(63:0), mut#156.12(63:0), mut#158.12(63:0), mut#160.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#130.13(63:0)' for variables 'mut#130.13(63:0), mut#132.13(63:0), mut#134.13(63:0), mut#136.13(63:0), mut#138.13(63:0), mut#140.13(63:0), mut#142.13(63:0), mut#144.13(63:0), mut#146.13(63:0), mut#148.13(63:0), mut#150.13(63:0), mut#152.13(63:0), mut#154.13(63:0), mut#156.13(63:0), mut#158.13(63:0), mut#160.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#130.14(63:0)' for variables 'mut#130.14(63:0), mut#132.14(63:0), mut#134.14(63:0), mut#136.14(63:0), mut#138.14(63:0), mut#140.14(63:0), mut#142.14(63:0), mut#144.14(63:0), mut#146.14(63:0), mut#148.14(63:0), mut#150.14(63:0), mut#152.14(63:0), mut#154.14(63:0), mut#156.14(63:0), mut#158.14(63:0), mut#160.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#130.15(63:0)' for variables 'mut#130.15(63:0), mut#132.15(63:0), mut#134.15(63:0), mut#136.15(63:0), mut#138.15(63:0), mut#140.15(63:0), mut#142.15(63:0), mut#144.15(63:0), mut#146.15(63:0), mut#148.15(63:0), mut#150.15(63:0), mut#152.15(63:0), mut#154.15(63:0), mut#156.15(63:0), mut#158.15(63:0), mut#160.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#130.2(63:0)' for variables 'mut#130.2(63:0), mut#132.2(63:0), mut#134.2(63:0), mut#136.2(63:0), mut#138.2(63:0), mut#140.2(63:0), mut#142.2(63:0), mut#144.2(63:0), mut#146.2(63:0), mut#148.2(63:0), mut#150.2(63:0), mut#152.2(63:0), mut#154.2(63:0), mut#156.2(63:0), mut#158.2(63:0), mut#160.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#130.3(63:0)' for variables 'mut#130.3(63:0), mut#132.3(63:0), mut#134.3(63:0), mut#136.3(63:0), mut#138.3(63:0), mut#140.3(63:0), mut#142.3(63:0), mut#144.3(63:0), mut#146.3(63:0), mut#148.3(63:0), mut#150.3(63:0), mut#152.3(63:0), mut#154.3(63:0), mut#156.3(63:0), mut#158.3(63:0), mut#160.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#130.4(63:0)' for variables 'mut#130.4(63:0), mut#132.4(63:0), mut#134.4(63:0), mut#136.4(63:0), mut#138.4(63:0), mut#140.4(63:0), mut#142.4(63:0), mut#144.4(63:0), mut#146.4(63:0), mut#148.4(63:0), mut#150.4(63:0), mut#152.4(63:0), mut#154.4(63:0), mut#156.4(63:0), mut#158.4(63:0), mut#160.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#130.5(63:0)' for variables 'mut#130.5(63:0), mut#132.5(63:0), mut#134.5(63:0), mut#136.5(63:0), mut#138.5(63:0), mut#140.5(63:0), mut#142.5(63:0), mut#144.5(63:0), mut#146.5(63:0), mut#148.5(63:0), mut#150.5(63:0), mut#152.5(63:0), mut#154.5(63:0), mut#156.5(63:0), mut#158.5(63:0), mut#160.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#130.6(63:0)' for variables 'mut#130.6(63:0), mut#132.6(63:0), mut#134.6(63:0), mut#136.6(63:0), mut#138.6(63:0), mut#140.6(63:0), mut#142.6(63:0), mut#144.6(63:0), mut#146.6(63:0), mut#148.6(63:0), mut#150.6(63:0), mut#152.6(63:0), mut#154.6(63:0), mut#156.6(63:0), mut#158.6(63:0), mut#160.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#130.7(63:0)' for variables 'mut#130.7(63:0), mut#132.7(63:0), mut#134.7(63:0), mut#136.7(63:0), mut#138.7(63:0), mut#140.7(63:0), mut#142.7(63:0), mut#144.7(63:0), mut#146.7(63:0), mut#148.7(63:0), mut#150.7(63:0), mut#152.7(63:0), mut#154.7(63:0), mut#156.7(63:0), mut#158.7(63:0), mut#160.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#130.8(63:0)' for variables 'mut#130.8(63:0), mut#132.8(63:0), mut#134.8(63:0), mut#136.8(63:0), mut#138.8(63:0), mut#140.8(63:0), mut#142.8(63:0), mut#144.8(63:0), mut#146.8(63:0), mut#148.8(63:0), mut#150.8(63:0), mut#152.8(63:0), mut#154.8(63:0), mut#156.8(63:0), mut#158.8(63:0), mut#160.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#130.9(63:0)' for variables 'mut#130.9(63:0), mut#132.9(63:0), mut#134.9(63:0), mut#136.9(63:0), mut#138.9(63:0), mut#140.9(63:0), mut#142.9(63:0), mut#144.9(63:0), mut#146.9(63:0), mut#148.9(63:0), mut#150.9(63:0), mut#152.9(63:0), mut#154.9(63:0), mut#156.9(63:0), mut#158.9(63:0), mut#160.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#131.1(63:0)' for variables 'mut#131.1(63:0), mut#133.1(63:0), mut#135.1(63:0), mut#137.1(63:0), mut#139.1(63:0), mut#141.1(63:0), mut#143.1(63:0), mut#145.1(63:0), mut#147.1(63:0), mut#149.1(63:0), mut#151.1(63:0), mut#153.1(63:0), mut#155.1(63:0), mut#157.1(63:0), mut#159.1(63:0), mut#161.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#131.10(63:0)' for variables 'mut#131.10(63:0), mut#133.10(63:0), mut#135.10(63:0), mut#137.10(63:0), mut#139.10(63:0), mut#141.10(63:0), mut#143.10(63:0), mut#145.10(63:0), mut#147.10(63:0), mut#149.10(63:0), mut#151.10(63:0), mut#153.10(63:0), mut#155.10(63:0), mut#157.10(63:0), mut#159.10(63:0), mut#161.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#131.11(63:0)' for variables 'mut#131.11(63:0), mut#133.11(63:0), mut#135.11(63:0), mut#137.11(63:0), mut#139.11(63:0), mut#141.11(63:0), mut#143.11(63:0), mut#145.11(63:0), mut#147.11(63:0), mut#149.11(63:0), mut#151.11(63:0), mut#153.11(63:0), mut#155.11(63:0), mut#157.11(63:0), mut#159.11(63:0), mut#161.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#131.12(63:0)' for variables 'mut#131.12(63:0), mut#133.12(63:0), mut#135.12(63:0), mut#137.12(63:0), mut#139.12(63:0), mut#141.12(63:0), mut#143.12(63:0), mut#145.12(63:0), mut#147.12(63:0), mut#149.12(63:0), mut#151.12(63:0), mut#153.12(63:0), mut#155.12(63:0), mut#157.12(63:0), mut#159.12(63:0), mut#161.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#131.13(63:0)' for variables 'mut#131.13(63:0), mut#133.13(63:0), mut#135.13(63:0), mut#137.13(63:0), mut#139.13(63:0), mut#141.13(63:0), mut#143.13(63:0), mut#145.13(63:0), mut#147.13(63:0), mut#149.13(63:0), mut#151.13(63:0), mut#153.13(63:0), mut#155.13(63:0), mut#157.13(63:0), mut#159.13(63:0), mut#161.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#131.14(63:0)' for variables 'mut#131.14(63:0), mut#133.14(63:0), mut#135.14(63:0), mut#137.14(63:0), mut#139.14(63:0), mut#141.14(63:0), mut#143.14(63:0), mut#145.14(63:0), mut#147.14(63:0), mut#149.14(63:0), mut#151.14(63:0), mut#153.14(63:0), mut#155.14(63:0), mut#157.14(63:0), mut#159.14(63:0), mut#161.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#131.15(63:0)' for variables 'mut#131.15(63:0), mut#133.15(63:0), mut#135.15(63:0), mut#137.15(63:0), mut#139.15(63:0), mut#141.15(63:0), mut#143.15(63:0), mut#145.15(63:0), mut#147.15(63:0), mut#149.15(63:0), mut#151.15(63:0), mut#153.15(63:0), mut#155.15(63:0), mut#157.15(63:0), mut#159.15(63:0), mut#161.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#131.2(63:0)' for variables 'mut#131.2(63:0), mut#133.2(63:0), mut#135.2(63:0), mut#137.2(63:0), mut#139.2(63:0), mut#141.2(63:0), mut#143.2(63:0), mut#145.2(63:0), mut#147.2(63:0), mut#149.2(63:0), mut#151.2(63:0), mut#153.2(63:0), mut#155.2(63:0), mut#157.2(63:0), mut#159.2(63:0), mut#161.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#131.3(63:0)' for variables 'mut#131.3(63:0), mut#133.3(63:0), mut#135.3(63:0), mut#137.3(63:0), mut#139.3(63:0), mut#141.3(63:0), mut#143.3(63:0), mut#145.3(63:0), mut#147.3(63:0), mut#149.3(63:0), mut#151.3(63:0), mut#153.3(63:0), mut#155.3(63:0), mut#157.3(63:0), mut#159.3(63:0), mut#161.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#131.4(63:0)' for variables 'mut#131.4(63:0), mut#133.4(63:0), mut#135.4(63:0), mut#137.4(63:0), mut#139.4(63:0), mut#141.4(63:0), mut#143.4(63:0), mut#145.4(63:0), mut#147.4(63:0), mut#149.4(63:0), mut#151.4(63:0), mut#153.4(63:0), mut#155.4(63:0), mut#157.4(63:0), mut#159.4(63:0), mut#161.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#131.5(63:0)' for variables 'mut#131.5(63:0), mut#133.5(63:0), mut#135.5(63:0), mut#137.5(63:0), mut#139.5(63:0), mut#141.5(63:0), mut#143.5(63:0), mut#145.5(63:0), mut#147.5(63:0), mut#149.5(63:0), mut#151.5(63:0), mut#153.5(63:0), mut#155.5(63:0), mut#157.5(63:0), mut#159.5(63:0), mut#161.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#131.6(63:0)' for variables 'mut#131.6(63:0), mut#133.6(63:0), mut#135.6(63:0), mut#137.6(63:0), mut#139.6(63:0), mut#141.6(63:0), mut#143.6(63:0), mut#145.6(63:0), mut#147.6(63:0), mut#149.6(63:0), mut#151.6(63:0), mut#153.6(63:0), mut#155.6(63:0), mut#157.6(63:0), mut#159.6(63:0), mut#161.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#131.7(63:0)' for variables 'mut#131.7(63:0), mut#133.7(63:0), mut#135.7(63:0), mut#137.7(63:0), mut#139.7(63:0), mut#141.7(63:0), mut#143.7(63:0), mut#145.7(63:0), mut#147.7(63:0), mut#149.7(63:0), mut#151.7(63:0), mut#153.7(63:0), mut#155.7(63:0), mut#157.7(63:0), mut#159.7(63:0), mut#161.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#131.8(63:0)' for variables 'mut#131.8(63:0), mut#133.8(63:0), mut#135.8(63:0), mut#137.8(63:0), mut#139.8(63:0), mut#141.8(63:0), mut#143.8(63:0), mut#145.8(63:0), mut#147.8(63:0), mut#149.8(63:0), mut#151.8(63:0), mut#153.8(63:0), mut#155.8(63:0), mut#157.8(63:0), mut#159.8(63:0), mut#161.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#131.9(63:0)' for variables 'mut#131.9(63:0), mut#133.9(63:0), mut#135.9(63:0), mut#137.9(63:0), mut#139.9(63:0), mut#141.9(63:0), mut#143.9(63:0), mut#145.9(63:0), mut#147.9(63:0), mut#149.9(63:0), mut#151.9(63:0), mut#153.9(63:0), mut#155.9(63:0), mut#157.9(63:0), mut#159.9(63:0), mut#161.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#162.1(63:0)' for variables 'mut#162.1(63:0), mut#164.1(63:0), mut#166.1(63:0), mut#168.1(63:0), mut#170.1(63:0), mut#172.1(63:0), mut#174.1(63:0), mut#176.1(63:0), mut#178.1(63:0), mut#180.1(63:0), mut#182.1(63:0), mut#184.1(63:0), mut#186.1(63:0), mut#188.1(63:0), mut#190.1(63:0), mut#192.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#162.10(63:0)' for variables 'mut#162.10(63:0), mut#164.10(63:0), mut#166.10(63:0), mut#168.10(63:0), mut#170.10(63:0), mut#172.10(63:0), mut#174.10(63:0), mut#176.10(63:0), mut#178.10(63:0), mut#180.10(63:0), mut#182.10(63:0), mut#184.10(63:0), mut#186.10(63:0), mut#188.10(63:0), mut#190.10(63:0), mut#192.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#162.11(63:0)' for variables 'mut#162.11(63:0), mut#164.11(63:0), mut#166.11(63:0), mut#168.11(63:0), mut#170.11(63:0), mut#172.11(63:0), mut#174.11(63:0), mut#176.11(63:0), mut#178.11(63:0), mut#180.11(63:0), mut#182.11(63:0), mut#184.11(63:0), mut#186.11(63:0), mut#188.11(63:0), mut#190.11(63:0), mut#192.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#162.12(63:0)' for variables 'mut#162.12(63:0), mut#164.12(63:0), mut#166.12(63:0), mut#168.12(63:0), mut#170.12(63:0), mut#172.12(63:0), mut#174.12(63:0), mut#176.12(63:0), mut#178.12(63:0), mut#180.12(63:0), mut#182.12(63:0), mut#184.12(63:0), mut#186.12(63:0), mut#188.12(63:0), mut#190.12(63:0), mut#192.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#162.13(63:0)' for variables 'mut#162.13(63:0), mut#164.13(63:0), mut#166.13(63:0), mut#168.13(63:0), mut#170.13(63:0), mut#172.13(63:0), mut#174.13(63:0), mut#176.13(63:0), mut#178.13(63:0), mut#180.13(63:0), mut#182.13(63:0), mut#184.13(63:0), mut#186.13(63:0), mut#188.13(63:0), mut#190.13(63:0), mut#192.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#162.14(63:0)' for variables 'mut#162.14(63:0), mut#164.14(63:0), mut#166.14(63:0), mut#168.14(63:0), mut#170.14(63:0), mut#172.14(63:0), mut#174.14(63:0), mut#176.14(63:0), mut#178.14(63:0), mut#180.14(63:0), mut#182.14(63:0), mut#184.14(63:0), mut#186.14(63:0), mut#188.14(63:0), mut#190.14(63:0), mut#192.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#162.15(63:0)' for variables 'mut#162.15(63:0), mut#164.15(63:0), mut#166.15(63:0), mut#168.15(63:0), mut#170.15(63:0), mut#172.15(63:0), mut#174.15(63:0), mut#176.15(63:0), mut#178.15(63:0), mut#180.15(63:0), mut#182.15(63:0), mut#184.15(63:0), mut#186.15(63:0), mut#188.15(63:0), mut#190.15(63:0), mut#192.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#162.2(63:0)' for variables 'mut#162.2(63:0), mut#164.2(63:0), mut#166.2(63:0), mut#168.2(63:0), mut#170.2(63:0), mut#172.2(63:0), mut#174.2(63:0), mut#176.2(63:0), mut#178.2(63:0), mut#180.2(63:0), mut#182.2(63:0), mut#184.2(63:0), mut#186.2(63:0), mut#188.2(63:0), mut#190.2(63:0), mut#192.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#162.3(63:0)' for variables 'mut#162.3(63:0), mut#164.3(63:0), mut#166.3(63:0), mut#168.3(63:0), mut#170.3(63:0), mut#172.3(63:0), mut#174.3(63:0), mut#176.3(63:0), mut#178.3(63:0), mut#180.3(63:0), mut#182.3(63:0), mut#184.3(63:0), mut#186.3(63:0), mut#188.3(63:0), mut#190.3(63:0), mut#192.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#162.4(63:0)' for variables 'mut#162.4(63:0), mut#164.4(63:0), mut#166.4(63:0), mut#168.4(63:0), mut#170.4(63:0), mut#172.4(63:0), mut#174.4(63:0), mut#176.4(63:0), mut#178.4(63:0), mut#180.4(63:0), mut#182.4(63:0), mut#184.4(63:0), mut#186.4(63:0), mut#188.4(63:0), mut#190.4(63:0), mut#192.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#162.5(63:0)' for variables 'mut#162.5(63:0), mut#164.5(63:0), mut#166.5(63:0), mut#168.5(63:0), mut#170.5(63:0), mut#172.5(63:0), mut#174.5(63:0), mut#176.5(63:0), mut#178.5(63:0), mut#180.5(63:0), mut#182.5(63:0), mut#184.5(63:0), mut#186.5(63:0), mut#188.5(63:0), mut#190.5(63:0), mut#192.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#162.6(63:0)' for variables 'mut#162.6(63:0), mut#164.6(63:0), mut#166.6(63:0), mut#168.6(63:0), mut#170.6(63:0), mut#172.6(63:0), mut#174.6(63:0), mut#176.6(63:0), mut#178.6(63:0), mut#180.6(63:0), mut#182.6(63:0), mut#184.6(63:0), mut#186.6(63:0), mut#188.6(63:0), mut#190.6(63:0), mut#192.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#162.7(63:0)' for variables 'mut#162.7(63:0), mut#164.7(63:0), mut#166.7(63:0), mut#168.7(63:0), mut#170.7(63:0), mut#172.7(63:0), mut#174.7(63:0), mut#176.7(63:0), mut#178.7(63:0), mut#180.7(63:0), mut#182.7(63:0), mut#184.7(63:0), mut#186.7(63:0), mut#188.7(63:0), mut#190.7(63:0), mut#192.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#162.8(63:0)' for variables 'mut#162.8(63:0), mut#164.8(63:0), mut#166.8(63:0), mut#168.8(63:0), mut#170.8(63:0), mut#172.8(63:0), mut#174.8(63:0), mut#176.8(63:0), mut#178.8(63:0), mut#180.8(63:0), mut#182.8(63:0), mut#184.8(63:0), mut#186.8(63:0), mut#188.8(63:0), mut#190.8(63:0), mut#192.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#162.9(63:0)' for variables 'mut#162.9(63:0), mut#164.9(63:0), mut#166.9(63:0), mut#168.9(63:0), mut#170.9(63:0), mut#172.9(63:0), mut#174.9(63:0), mut#176.9(63:0), mut#178.9(63:0), mut#180.9(63:0), mut#182.9(63:0), mut#184.9(63:0), mut#186.9(63:0), mut#188.9(63:0), mut#190.9(63:0), mut#192.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#163.1(63:0)' for variables 'mut#163.1(63:0), mut#165.1(63:0), mut#167.1(63:0), mut#169.1(63:0), mut#171.1(63:0), mut#173.1(63:0), mut#175.1(63:0), mut#177.1(63:0), mut#179.1(63:0), mut#181.1(63:0), mut#183.1(63:0), mut#185.1(63:0), mut#187.1(63:0), mut#189.1(63:0), mut#191.1(63:0), mut#193.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#163.10(63:0)' for variables 'mut#163.10(63:0), mut#165.10(63:0), mut#167.10(63:0), mut#169.10(63:0), mut#171.10(63:0), mut#173.10(63:0), mut#175.10(63:0), mut#177.10(63:0), mut#179.10(63:0), mut#181.10(63:0), mut#183.10(63:0), mut#185.10(63:0), mut#187.10(63:0), mut#189.10(63:0), mut#191.10(63:0), mut#193.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#163.11(63:0)' for variables 'mut#163.11(63:0), mut#165.11(63:0), mut#167.11(63:0), mut#169.11(63:0), mut#171.11(63:0), mut#173.11(63:0), mut#175.11(63:0), mut#177.11(63:0), mut#179.11(63:0), mut#181.11(63:0), mut#183.11(63:0), mut#185.11(63:0), mut#187.11(63:0), mut#189.11(63:0), mut#191.11(63:0), mut#193.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#163.12(63:0)' for variables 'mut#163.12(63:0), mut#165.12(63:0), mut#167.12(63:0), mut#169.12(63:0), mut#171.12(63:0), mut#173.12(63:0), mut#175.12(63:0), mut#177.12(63:0), mut#179.12(63:0), mut#181.12(63:0), mut#183.12(63:0), mut#185.12(63:0), mut#187.12(63:0), mut#189.12(63:0), mut#191.12(63:0), mut#193.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#163.13(63:0)' for variables 'mut#163.13(63:0), mut#165.13(63:0), mut#167.13(63:0), mut#169.13(63:0), mut#171.13(63:0), mut#173.13(63:0), mut#175.13(63:0), mut#177.13(63:0), mut#179.13(63:0), mut#181.13(63:0), mut#183.13(63:0), mut#185.13(63:0), mut#187.13(63:0), mut#189.13(63:0), mut#191.13(63:0), mut#193.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#163.14(63:0)' for variables 'mut#163.14(63:0), mut#165.14(63:0), mut#167.14(63:0), mut#169.14(63:0), mut#171.14(63:0), mut#173.14(63:0), mut#175.14(63:0), mut#177.14(63:0), mut#179.14(63:0), mut#181.14(63:0), mut#183.14(63:0), mut#185.14(63:0), mut#187.14(63:0), mut#189.14(63:0), mut#191.14(63:0), mut#193.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#163.15(63:0)' for variables 'mut#163.15(63:0), mut#165.15(63:0), mut#167.15(63:0), mut#169.15(63:0), mut#171.15(63:0), mut#173.15(63:0), mut#175.15(63:0), mut#177.15(63:0), mut#179.15(63:0), mut#181.15(63:0), mut#183.15(63:0), mut#185.15(63:0), mut#187.15(63:0), mut#189.15(63:0), mut#191.15(63:0), mut#193.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#163.2(63:0)' for variables 'mut#163.2(63:0), mut#165.2(63:0), mut#167.2(63:0), mut#169.2(63:0), mut#171.2(63:0), mut#173.2(63:0), mut#175.2(63:0), mut#177.2(63:0), mut#179.2(63:0), mut#181.2(63:0), mut#183.2(63:0), mut#185.2(63:0), mut#187.2(63:0), mut#189.2(63:0), mut#191.2(63:0), mut#193.2(63:0)' (15 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4282.33 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Creating shared register 'mut#163.3(63:0)' for variables 'mut#163.3(63:0), mut#165.3(63:0), mut#167.3(63:0), mut#169.3(63:0), mut#171.3(63:0), mut#173.3(63:0), mut#175.3(63:0), mut#177.3(63:0), mut#179.3(63:0), mut#181.3(63:0), mut#183.3(63:0), mut#185.3(63:0), mut#187.3(63:0), mut#189.3(63:0), mut#191.3(63:0), mut#193.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#163.4(63:0)' for variables 'mut#163.4(63:0), mut#165.4(63:0), mut#167.4(63:0), mut#169.4(63:0), mut#171.4(63:0), mut#173.4(63:0), mut#175.4(63:0), mut#177.4(63:0), mut#179.4(63:0), mut#181.4(63:0), mut#183.4(63:0), mut#185.4(63:0), mut#187.4(63:0), mut#189.4(63:0), mut#191.4(63:0), mut#193.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#163.5(63:0)' for variables 'mut#163.5(63:0), mut#165.5(63:0), mut#167.5(63:0), mut#169.5(63:0), mut#171.5(63:0), mut#173.5(63:0), mut#175.5(63:0), mut#177.5(63:0), mut#179.5(63:0), mut#181.5(63:0), mut#183.5(63:0), mut#185.5(63:0), mut#187.5(63:0), mut#189.5(63:0), mut#191.5(63:0), mut#193.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#163.6(63:0)' for variables 'mut#163.6(63:0), mut#165.6(63:0), mut#167.6(63:0), mut#169.6(63:0), mut#171.6(63:0), mut#173.6(63:0), mut#175.6(63:0), mut#177.6(63:0), mut#179.6(63:0), mut#181.6(63:0), mut#183.6(63:0), mut#185.6(63:0), mut#187.6(63:0), mut#189.6(63:0), mut#191.6(63:0), mut#193.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#163.7(63:0)' for variables 'mut#163.7(63:0), mut#165.7(63:0), mut#167.7(63:0), mut#169.7(63:0), mut#171.7(63:0), mut#173.7(63:0), mut#175.7(63:0), mut#177.7(63:0), mut#179.7(63:0), mut#181.7(63:0), mut#183.7(63:0), mut#185.7(63:0), mut#187.7(63:0), mut#189.7(63:0), mut#191.7(63:0), mut#193.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#163.8(63:0)' for variables 'mut#163.8(63:0), mut#165.8(63:0), mut#167.8(63:0), mut#169.8(63:0), mut#171.8(63:0), mut#173.8(63:0), mut#175.8(63:0), mut#177.8(63:0), mut#179.8(63:0), mut#181.8(63:0), mut#183.8(63:0), mut#185.8(63:0), mut#187.8(63:0), mut#189.8(63:0), mut#191.8(63:0), mut#193.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#163.9(63:0)' for variables 'mut#163.9(63:0), mut#165.9(63:0), mut#167.9(63:0), mut#169.9(63:0), mut#171.9(63:0), mut#173.9(63:0), mut#175.9(63:0), mut#177.9(63:0), mut#179.9(63:0), mut#181.9(63:0), mut#183.9(63:0), mut#185.9(63:0), mut#187.9(63:0), mut#189.9(63:0), mut#191.9(63:0), mut#193.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#194.1(63:0)' for variables 'mut#194.1(63:0), mut#196.1(63:0), mut#198.1(63:0), mut#200.1(63:0), mut#202.1(63:0), mut#204.1(63:0), mut#206.1(63:0), mut#208.1(63:0), mut#210.1(63:0), mut#212.1(63:0), mut#214.1(63:0), mut#216.1(63:0), mut#218.1(63:0), mut#220.1(63:0), mut#222.1(63:0), mut#224.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#194.10(63:0)' for variables 'mut#194.10(63:0), mut#196.10(63:0), mut#198.10(63:0), mut#200.10(63:0), mut#202.10(63:0), mut#204.10(63:0), mut#206.10(63:0), mut#208.10(63:0), mut#210.10(63:0), mut#212.10(63:0), mut#214.10(63:0), mut#216.10(63:0), mut#218.10(63:0), mut#220.10(63:0), mut#222.10(63:0), mut#224.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#194.11(63:0)' for variables 'mut#194.11(63:0), mut#196.11(63:0), mut#198.11(63:0), mut#200.11(63:0), mut#202.11(63:0), mut#204.11(63:0), mut#206.11(63:0), mut#208.11(63:0), mut#210.11(63:0), mut#212.11(63:0), mut#214.11(63:0), mut#216.11(63:0), mut#218.11(63:0), mut#220.11(63:0), mut#222.11(63:0), mut#224.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#194.12(63:0)' for variables 'mut#194.12(63:0), mut#196.12(63:0), mut#198.12(63:0), mut#200.12(63:0), mut#202.12(63:0), mut#204.12(63:0), mut#206.12(63:0), mut#208.12(63:0), mut#210.12(63:0), mut#212.12(63:0), mut#214.12(63:0), mut#216.12(63:0), mut#218.12(63:0), mut#220.12(63:0), mut#222.12(63:0), mut#224.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#194.13(63:0)' for variables 'mut#194.13(63:0), mut#196.13(63:0), mut#198.13(63:0), mut#200.13(63:0), mut#202.13(63:0), mut#204.13(63:0), mut#206.13(63:0), mut#208.13(63:0), mut#210.13(63:0), mut#212.13(63:0), mut#214.13(63:0), mut#216.13(63:0), mut#218.13(63:0), mut#220.13(63:0), mut#222.13(63:0), mut#224.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#194.14(63:0)' for variables 'mut#194.14(63:0), mut#196.14(63:0), mut#198.14(63:0), mut#200.14(63:0), mut#202.14(63:0), mut#204.14(63:0), mut#206.14(63:0), mut#208.14(63:0), mut#210.14(63:0), mut#212.14(63:0), mut#214.14(63:0), mut#216.14(63:0), mut#218.14(63:0), mut#220.14(63:0), mut#222.14(63:0), mut#224.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#194.15(63:0)' for variables 'mut#194.15(63:0), mut#196.15(63:0), mut#198.15(63:0), mut#200.15(63:0), mut#202.15(63:0), mut#204.15(63:0), mut#206.15(63:0), mut#208.15(63:0), mut#210.15(63:0), mut#212.15(63:0), mut#214.15(63:0), mut#216.15(63:0), mut#218.15(63:0), mut#220.15(63:0), mut#222.15(63:0), mut#224.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#194.2(63:0)' for variables 'mut#194.2(63:0), mut#196.2(63:0), mut#198.2(63:0), mut#200.2(63:0), mut#202.2(63:0), mut#204.2(63:0), mut#206.2(63:0), mut#208.2(63:0), mut#210.2(63:0), mut#212.2(63:0), mut#214.2(63:0), mut#216.2(63:0), mut#218.2(63:0), mut#220.2(63:0), mut#222.2(63:0), mut#224.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#194.3(63:0)' for variables 'mut#194.3(63:0), mut#196.3(63:0), mut#198.3(63:0), mut#200.3(63:0), mut#202.3(63:0), mut#204.3(63:0), mut#206.3(63:0), mut#208.3(63:0), mut#210.3(63:0), mut#212.3(63:0), mut#214.3(63:0), mut#216.3(63:0), mut#218.3(63:0), mut#220.3(63:0), mut#222.3(63:0), mut#224.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#194.4(63:0)' for variables 'mut#194.4(63:0), mut#196.4(63:0), mut#198.4(63:0), mut#200.4(63:0), mut#202.4(63:0), mut#204.4(63:0), mut#206.4(63:0), mut#208.4(63:0), mut#210.4(63:0), mut#212.4(63:0), mut#214.4(63:0), mut#216.4(63:0), mut#218.4(63:0), mut#220.4(63:0), mut#222.4(63:0), mut#224.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#194.5(63:0)' for variables 'mut#194.5(63:0), mut#196.5(63:0), mut#198.5(63:0), mut#200.5(63:0), mut#202.5(63:0), mut#204.5(63:0), mut#206.5(63:0), mut#208.5(63:0), mut#210.5(63:0), mut#212.5(63:0), mut#214.5(63:0), mut#216.5(63:0), mut#218.5(63:0), mut#220.5(63:0), mut#222.5(63:0), mut#224.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#194.6(63:0)' for variables 'mut#194.6(63:0), mut#196.6(63:0), mut#198.6(63:0), mut#200.6(63:0), mut#202.6(63:0), mut#204.6(63:0), mut#206.6(63:0), mut#208.6(63:0), mut#210.6(63:0), mut#212.6(63:0), mut#214.6(63:0), mut#216.6(63:0), mut#218.6(63:0), mut#220.6(63:0), mut#222.6(63:0), mut#224.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#194.7(63:0)' for variables 'mut#194.7(63:0), mut#196.7(63:0), mut#198.7(63:0), mut#200.7(63:0), mut#202.7(63:0), mut#204.7(63:0), mut#206.7(63:0), mut#208.7(63:0), mut#210.7(63:0), mut#212.7(63:0), mut#214.7(63:0), mut#216.7(63:0), mut#218.7(63:0), mut#220.7(63:0), mut#222.7(63:0), mut#224.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#194.8(63:0)' for variables 'mut#194.8(63:0), mut#196.8(63:0), mut#198.8(63:0), mut#200.8(63:0), mut#202.8(63:0), mut#204.8(63:0), mut#206.8(63:0), mut#208.8(63:0), mut#210.8(63:0), mut#212.8(63:0), mut#214.8(63:0), mut#216.8(63:0), mut#218.8(63:0), mut#220.8(63:0), mut#222.8(63:0), mut#224.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#194.9(63:0)' for variables 'mut#194.9(63:0), mut#196.9(63:0), mut#198.9(63:0), mut#200.9(63:0), mut#202.9(63:0), mut#204.9(63:0), mut#206.9(63:0), mut#208.9(63:0), mut#210.9(63:0), mut#212.9(63:0), mut#214.9(63:0), mut#216.9(63:0), mut#218.9(63:0), mut#220.9(63:0), mut#222.9(63:0), mut#224.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#195.1(63:0)' for variables 'mut#195.1(63:0), mut#197.1(63:0), mut#199.1(63:0), mut#201.1(63:0), mut#203.1(63:0), mut#205.1(63:0), mut#207.1(63:0), mut#209.1(63:0), mut#211.1(63:0), mut#213.1(63:0), mut#215.1(63:0), mut#217.1(63:0), mut#219.1(63:0), mut#221.1(63:0), mut#223.1(63:0), mut#225.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#195.10(63:0)' for variables 'mut#195.10(63:0), mut#197.10(63:0), mut#199.10(63:0), mut#201.10(63:0), mut#203.10(63:0), mut#205.10(63:0), mut#207.10(63:0), mut#209.10(63:0), mut#211.10(63:0), mut#213.10(63:0), mut#215.10(63:0), mut#217.10(63:0), mut#219.10(63:0), mut#221.10(63:0), mut#223.10(63:0), mut#225.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#195.11(63:0)' for variables 'mut#195.11(63:0), mut#197.11(63:0), mut#199.11(63:0), mut#201.11(63:0), mut#203.11(63:0), mut#205.11(63:0), mut#207.11(63:0), mut#209.11(63:0), mut#211.11(63:0), mut#213.11(63:0), mut#215.11(63:0), mut#217.11(63:0), mut#219.11(63:0), mut#221.11(63:0), mut#223.11(63:0), mut#225.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#195.12(63:0)' for variables 'mut#195.12(63:0), mut#197.12(63:0), mut#199.12(63:0), mut#201.12(63:0), mut#203.12(63:0), mut#205.12(63:0), mut#207.12(63:0), mut#209.12(63:0), mut#211.12(63:0), mut#213.12(63:0), mut#215.12(63:0), mut#217.12(63:0), mut#219.12(63:0), mut#221.12(63:0), mut#223.12(63:0), mut#225.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#195.13(63:0)' for variables 'mut#195.13(63:0), mut#197.13(63:0), mut#199.13(63:0), mut#201.13(63:0), mut#203.13(63:0), mut#205.13(63:0), mut#207.13(63:0), mut#209.13(63:0), mut#211.13(63:0), mut#213.13(63:0), mut#215.13(63:0), mut#217.13(63:0), mut#219.13(63:0), mut#221.13(63:0), mut#223.13(63:0), mut#225.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#195.14(63:0)' for variables 'mut#195.14(63:0), mut#197.14(63:0), mut#199.14(63:0), mut#201.14(63:0), mut#203.14(63:0), mut#205.14(63:0), mut#207.14(63:0), mut#209.14(63:0), mut#211.14(63:0), mut#213.14(63:0), mut#215.14(63:0), mut#217.14(63:0), mut#219.14(63:0), mut#221.14(63:0), mut#223.14(63:0), mut#225.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#195.15(63:0)' for variables 'mut#195.15(63:0), mut#197.15(63:0), mut#199.15(63:0), mut#201.15(63:0), mut#203.15(63:0), mut#205.15(63:0), mut#207.15(63:0), mut#209.15(63:0), mut#211.15(63:0), mut#213.15(63:0), mut#215.15(63:0), mut#217.15(63:0), mut#219.15(63:0), mut#221.15(63:0), mut#223.15(63:0), mut#225.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#195.2(63:0)' for variables 'mut#195.2(63:0), mut#197.2(63:0), mut#199.2(63:0), mut#201.2(63:0), mut#203.2(63:0), mut#205.2(63:0), mut#207.2(63:0), mut#209.2(63:0), mut#211.2(63:0), mut#213.2(63:0), mut#215.2(63:0), mut#217.2(63:0), mut#219.2(63:0), mut#221.2(63:0), mut#223.2(63:0), mut#225.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#195.3(63:0)' for variables 'mut#195.3(63:0), mut#197.3(63:0), mut#199.3(63:0), mut#201.3(63:0), mut#203.3(63:0), mut#205.3(63:0), mut#207.3(63:0), mut#209.3(63:0), mut#211.3(63:0), mut#213.3(63:0), mut#215.3(63:0), mut#217.3(63:0), mut#219.3(63:0), mut#221.3(63:0), mut#223.3(63:0), mut#225.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#195.4(63:0)' for variables 'mut#195.4(63:0), mut#197.4(63:0), mut#199.4(63:0), mut#201.4(63:0), mut#203.4(63:0), mut#205.4(63:0), mut#207.4(63:0), mut#209.4(63:0), mut#211.4(63:0), mut#213.4(63:0), mut#215.4(63:0), mut#217.4(63:0), mut#219.4(63:0), mut#221.4(63:0), mut#223.4(63:0), mut#225.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#195.5(63:0)' for variables 'mut#195.5(63:0), mut#197.5(63:0), mut#199.5(63:0), mut#201.5(63:0), mut#203.5(63:0), mut#205.5(63:0), mut#207.5(63:0), mut#209.5(63:0), mut#211.5(63:0), mut#213.5(63:0), mut#215.5(63:0), mut#217.5(63:0), mut#219.5(63:0), mut#221.5(63:0), mut#223.5(63:0), mut#225.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#195.6(63:0)' for variables 'mut#195.6(63:0), mut#197.6(63:0), mut#199.6(63:0), mut#201.6(63:0), mut#203.6(63:0), mut#205.6(63:0), mut#207.6(63:0), mut#209.6(63:0), mut#211.6(63:0), mut#213.6(63:0), mut#215.6(63:0), mut#217.6(63:0), mut#219.6(63:0), mut#221.6(63:0), mut#223.6(63:0), mut#225.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#195.7(63:0)' for variables 'mut#195.7(63:0), mut#197.7(63:0), mut#199.7(63:0), mut#201.7(63:0), mut#203.7(63:0), mut#205.7(63:0), mut#207.7(63:0), mut#209.7(63:0), mut#211.7(63:0), mut#213.7(63:0), mut#215.7(63:0), mut#217.7(63:0), mut#219.7(63:0), mut#221.7(63:0), mut#223.7(63:0), mut#225.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#195.8(63:0)' for variables 'mut#195.8(63:0), mut#197.8(63:0), mut#199.8(63:0), mut#201.8(63:0), mut#203.8(63:0), mut#205.8(63:0), mut#207.8(63:0), mut#209.8(63:0), mut#211.8(63:0), mut#213.8(63:0), mut#215.8(63:0), mut#217.8(63:0), mut#219.8(63:0), mut#221.8(63:0), mut#223.8(63:0), mut#225.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#195.9(63:0)' for variables 'mut#195.9(63:0), mut#197.9(63:0), mut#199.9(63:0), mut#201.9(63:0), mut#203.9(63:0), mut#205.9(63:0), mut#207.9(63:0), mut#209.9(63:0), mut#211.9(63:0), mut#213.9(63:0), mut#215.9(63:0), mut#217.9(63:0), mut#219.9(63:0), mut#221.9(63:0), mut#223.9(63:0), mut#225.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#226.1(63:0)' for variables 'mut#226.1(63:0), mut#228.1(63:0), mut#230.1(63:0), mut#232.1(63:0), mut#234.1(63:0), mut#236.1(63:0), mut#238.1(63:0), mut#240.1(63:0), mut#242.1(63:0), mut#244.1(63:0), mut#246.1(63:0), mut#248.1(63:0), mut#250.1(63:0), mut#252.1(63:0), mut#254.1(63:0), mut#256.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#226.10(63:0)' for variables 'mut#226.10(63:0), mut#228.10(63:0), mut#230.10(63:0), mut#232.10(63:0), mut#234.10(63:0), mut#236.10(63:0), mut#238.10(63:0), mut#240.10(63:0), mut#242.10(63:0), mut#244.10(63:0), mut#246.10(63:0), mut#248.10(63:0), mut#250.10(63:0), mut#252.10(63:0), mut#254.10(63:0), mut#256.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#226.11(63:0)' for variables 'mut#226.11(63:0), mut#228.11(63:0), mut#230.11(63:0), mut#232.11(63:0), mut#234.11(63:0), mut#236.11(63:0), mut#238.11(63:0), mut#240.11(63:0), mut#242.11(63:0), mut#244.11(63:0), mut#246.11(63:0), mut#248.11(63:0), mut#250.11(63:0), mut#252.11(63:0), mut#254.11(63:0), mut#256.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#226.12(63:0)' for variables 'mut#226.12(63:0), mut#228.12(63:0), mut#230.12(63:0), mut#232.12(63:0), mut#234.12(63:0), mut#236.12(63:0), mut#238.12(63:0), mut#240.12(63:0), mut#242.12(63:0), mut#244.12(63:0), mut#246.12(63:0), mut#248.12(63:0), mut#250.12(63:0), mut#252.12(63:0), mut#254.12(63:0), mut#256.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#226.13(63:0)' for variables 'mut#226.13(63:0), mut#228.13(63:0), mut#230.13(63:0), mut#232.13(63:0), mut#234.13(63:0), mut#236.13(63:0), mut#238.13(63:0), mut#240.13(63:0), mut#242.13(63:0), mut#244.13(63:0), mut#246.13(63:0), mut#248.13(63:0), mut#250.13(63:0), mut#252.13(63:0), mut#254.13(63:0), mut#256.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#226.14(63:0)' for variables 'mut#226.14(63:0), mut#228.14(63:0), mut#230.14(63:0), mut#232.14(63:0), mut#234.14(63:0), mut#236.14(63:0), mut#238.14(63:0), mut#240.14(63:0), mut#242.14(63:0), mut#244.14(63:0), mut#246.14(63:0), mut#248.14(63:0), mut#250.14(63:0), mut#252.14(63:0), mut#254.14(63:0), mut#256.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#226.15(63:0)' for variables 'mut#226.15(63:0), mut#228.15(63:0), mut#230.15(63:0), mut#232.15(63:0), mut#234.15(63:0), mut#236.15(63:0), mut#238.15(63:0), mut#240.15(63:0), mut#242.15(63:0), mut#244.15(63:0), mut#246.15(63:0), mut#248.15(63:0), mut#250.15(63:0), mut#252.15(63:0), mut#254.15(63:0), mut#256.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#226.2(63:0)' for variables 'mut#226.2(63:0), mut#228.2(63:0), mut#230.2(63:0), mut#232.2(63:0), mut#234.2(63:0), mut#236.2(63:0), mut#238.2(63:0), mut#240.2(63:0), mut#242.2(63:0), mut#244.2(63:0), mut#246.2(63:0), mut#248.2(63:0), mut#250.2(63:0), mut#252.2(63:0), mut#254.2(63:0), mut#256.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#226.3(63:0)' for variables 'mut#226.3(63:0), mut#228.3(63:0), mut#230.3(63:0), mut#232.3(63:0), mut#234.3(63:0), mut#236.3(63:0), mut#238.3(63:0), mut#240.3(63:0), mut#242.3(63:0), mut#244.3(63:0), mut#246.3(63:0), mut#248.3(63:0), mut#250.3(63:0), mut#252.3(63:0), mut#254.3(63:0), mut#256.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#226.4(63:0)' for variables 'mut#226.4(63:0), mut#228.4(63:0), mut#230.4(63:0), mut#232.4(63:0), mut#234.4(63:0), mut#236.4(63:0), mut#238.4(63:0), mut#240.4(63:0), mut#242.4(63:0), mut#244.4(63:0), mut#246.4(63:0), mut#248.4(63:0), mut#250.4(63:0), mut#252.4(63:0), mut#254.4(63:0), mut#256.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#226.5(63:0)' for variables 'mut#226.5(63:0), mut#228.5(63:0), mut#230.5(63:0), mut#232.5(63:0), mut#234.5(63:0), mut#236.5(63:0), mut#238.5(63:0), mut#240.5(63:0), mut#242.5(63:0), mut#244.5(63:0), mut#246.5(63:0), mut#248.5(63:0), mut#250.5(63:0), mut#252.5(63:0), mut#254.5(63:0), mut#256.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#226.6(63:0)' for variables 'mut#226.6(63:0), mut#228.6(63:0), mut#230.6(63:0), mut#232.6(63:0), mut#234.6(63:0), mut#236.6(63:0), mut#238.6(63:0), mut#240.6(63:0), mut#242.6(63:0), mut#244.6(63:0), mut#246.6(63:0), mut#248.6(63:0), mut#250.6(63:0), mut#252.6(63:0), mut#254.6(63:0), mut#256.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#226.7(63:0)' for variables 'mut#226.7(63:0), mut#228.7(63:0), mut#230.7(63:0), mut#232.7(63:0), mut#234.7(63:0), mut#236.7(63:0), mut#238.7(63:0), mut#240.7(63:0), mut#242.7(63:0), mut#244.7(63:0), mut#246.7(63:0), mut#248.7(63:0), mut#250.7(63:0), mut#252.7(63:0), mut#254.7(63:0), mut#256.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#226.8(63:0)' for variables 'mut#226.8(63:0), mut#228.8(63:0), mut#230.8(63:0), mut#232.8(63:0), mut#234.8(63:0), mut#236.8(63:0), mut#238.8(63:0), mut#240.8(63:0), mut#242.8(63:0), mut#244.8(63:0), mut#246.8(63:0), mut#248.8(63:0), mut#250.8(63:0), mut#252.8(63:0), mut#254.8(63:0), mut#256.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#226.9(63:0)' for variables 'mut#226.9(63:0), mut#228.9(63:0), mut#230.9(63:0), mut#232.9(63:0), mut#234.9(63:0), mut#236.9(63:0), mut#238.9(63:0), mut#240.9(63:0), mut#242.9(63:0), mut#244.9(63:0), mut#246.9(63:0), mut#248.9(63:0), mut#250.9(63:0), mut#252.9(63:0), mut#254.9(63:0), mut#256.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#227.1(63:0)' for variables 'mut#227.1(63:0), mut#229.1(63:0), mut#231.1(63:0), mut#233.1(63:0), mut#235.1(63:0), mut#237.1(63:0), mut#239.1(63:0), mut#241.1(63:0), mut#243.1(63:0), mut#245.1(63:0), mut#247.1(63:0), mut#249.1(63:0), mut#251.1(63:0), mut#253.1(63:0), mut#255.1(63:0), mut#257.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#227.10(63:0)' for variables 'mut#227.10(63:0), mut#229.10(63:0), mut#231.10(63:0), mut#233.10(63:0), mut#235.10(63:0), mut#237.10(63:0), mut#239.10(63:0), mut#241.10(63:0), mut#243.10(63:0), mut#245.10(63:0), mut#247.10(63:0), mut#249.10(63:0), mut#251.10(63:0), mut#253.10(63:0), mut#255.10(63:0), mut#257.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#227.11(63:0)' for variables 'mut#227.11(63:0), mut#229.11(63:0), mut#231.11(63:0), mut#233.11(63:0), mut#235.11(63:0), mut#237.11(63:0), mut#239.11(63:0), mut#241.11(63:0), mut#243.11(63:0), mut#245.11(63:0), mut#247.11(63:0), mut#249.11(63:0), mut#251.11(63:0), mut#253.11(63:0), mut#255.11(63:0), mut#257.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#227.12(63:0)' for variables 'mut#227.12(63:0), mut#229.12(63:0), mut#231.12(63:0), mut#233.12(63:0), mut#235.12(63:0), mut#237.12(63:0), mut#239.12(63:0), mut#241.12(63:0), mut#243.12(63:0), mut#245.12(63:0), mut#247.12(63:0), mut#249.12(63:0), mut#251.12(63:0), mut#253.12(63:0), mut#255.12(63:0), mut#257.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#227.13(63:0)' for variables 'mut#227.13(63:0), mut#229.13(63:0), mut#231.13(63:0), mut#233.13(63:0), mut#235.13(63:0), mut#237.13(63:0), mut#239.13(63:0), mut#241.13(63:0), mut#243.13(63:0), mut#245.13(63:0), mut#247.13(63:0), mut#249.13(63:0), mut#251.13(63:0), mut#253.13(63:0), mut#255.13(63:0), mut#257.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#227.14(63:0)' for variables 'mut#227.14(63:0), mut#229.14(63:0), mut#231.14(63:0), mut#233.14(63:0), mut#235.14(63:0), mut#237.14(63:0), mut#239.14(63:0), mut#241.14(63:0), mut#243.14(63:0), mut#245.14(63:0), mut#247.14(63:0), mut#249.14(63:0), mut#251.14(63:0), mut#253.14(63:0), mut#255.14(63:0), mut#257.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#227.15(63:0)' for variables 'mut#227.15(63:0), mut#229.15(63:0), mut#231.15(63:0), mut#233.15(63:0), mut#235.15(63:0), mut#237.15(63:0), mut#239.15(63:0), mut#241.15(63:0), mut#243.15(63:0), mut#245.15(63:0), mut#247.15(63:0), mut#249.15(63:0), mut#251.15(63:0), mut#253.15(63:0), mut#255.15(63:0), mut#257.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#227.2(63:0)' for variables 'mut#227.2(63:0), mut#229.2(63:0), mut#231.2(63:0), mut#233.2(63:0), mut#235.2(63:0), mut#237.2(63:0), mut#239.2(63:0), mut#241.2(63:0), mut#243.2(63:0), mut#245.2(63:0), mut#247.2(63:0), mut#249.2(63:0), mut#251.2(63:0), mut#253.2(63:0), mut#255.2(63:0), mut#257.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#227.3(63:0)' for variables 'mut#227.3(63:0), mut#229.3(63:0), mut#231.3(63:0), mut#233.3(63:0), mut#235.3(63:0), mut#237.3(63:0), mut#239.3(63:0), mut#241.3(63:0), mut#243.3(63:0), mut#245.3(63:0), mut#247.3(63:0), mut#249.3(63:0), mut#251.3(63:0), mut#253.3(63:0), mut#255.3(63:0), mut#257.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#227.4(63:0)' for variables 'mut#227.4(63:0), mut#229.4(63:0), mut#231.4(63:0), mut#233.4(63:0), mut#235.4(63:0), mut#237.4(63:0), mut#239.4(63:0), mut#241.4(63:0), mut#243.4(63:0), mut#245.4(63:0), mut#247.4(63:0), mut#249.4(63:0), mut#251.4(63:0), mut#253.4(63:0), mut#255.4(63:0), mut#257.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#227.5(63:0)' for variables 'mut#227.5(63:0), mut#229.5(63:0), mut#231.5(63:0), mut#233.5(63:0), mut#235.5(63:0), mut#237.5(63:0), mut#239.5(63:0), mut#241.5(63:0), mut#243.5(63:0), mut#245.5(63:0), mut#247.5(63:0), mut#249.5(63:0), mut#251.5(63:0), mut#253.5(63:0), mut#255.5(63:0), mut#257.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#227.6(63:0)' for variables 'mut#227.6(63:0), mut#229.6(63:0), mut#231.6(63:0), mut#233.6(63:0), mut#235.6(63:0), mut#237.6(63:0), mut#239.6(63:0), mut#241.6(63:0), mut#243.6(63:0), mut#245.6(63:0), mut#247.6(63:0), mut#249.6(63:0), mut#251.6(63:0), mut#253.6(63:0), mut#255.6(63:0), mut#257.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#227.7(63:0)' for variables 'mut#227.7(63:0), mut#229.7(63:0), mut#231.7(63:0), mut#233.7(63:0), mut#235.7(63:0), mut#237.7(63:0), mut#239.7(63:0), mut#241.7(63:0), mut#243.7(63:0), mut#245.7(63:0), mut#247.7(63:0), mut#249.7(63:0), mut#251.7(63:0), mut#253.7(63:0), mut#255.7(63:0), mut#257.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#227.8(63:0)' for variables 'mut#227.8(63:0), mut#229.8(63:0), mut#231.8(63:0), mut#233.8(63:0), mut#235.8(63:0), mut#237.8(63:0), mut#239.8(63:0), mut#241.8(63:0), mut#243.8(63:0), mut#245.8(63:0), mut#247.8(63:0), mut#249.8(63:0), mut#251.8(63:0), mut#253.8(63:0), mut#255.8(63:0), mut#257.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#227.9(63:0)' for variables 'mut#227.9(63:0), mut#229.9(63:0), mut#231.9(63:0), mut#233.9(63:0), mut#235.9(63:0), mut#237.9(63:0), mut#239.9(63:0), mut#241.9(63:0), mut#243.9(63:0), mut#245.9(63:0), mut#247.9(63:0), mut#249.9(63:0), mut#251.9(63:0), mut#253.9(63:0), mut#255.9(63:0), mut#257.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#258.1(63:0)' for variables 'mut#258.1(63:0), mut#260.1(63:0), mut#262.1(63:0), mut#264.1(63:0), mut#266.1(63:0), mut#268.1(63:0), mut#270.1(63:0), mut#272.1(63:0), mut#274.1(63:0), mut#276.1(63:0), mut#278.1(63:0), mut#280.1(63:0), mut#282.1(63:0), mut#284.1(63:0), mut#286.1(63:0), mut#288.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#258.10(63:0)' for variables 'mut#258.10(63:0), mut#260.10(63:0), mut#262.10(63:0), mut#264.10(63:0), mut#266.10(63:0), mut#268.10(63:0), mut#270.10(63:0), mut#272.10(63:0), mut#274.10(63:0), mut#276.10(63:0), mut#278.10(63:0), mut#280.10(63:0), mut#282.10(63:0), mut#284.10(63:0), mut#286.10(63:0), mut#288.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#258.11(63:0)' for variables 'mut#258.11(63:0), mut#260.11(63:0), mut#262.11(63:0), mut#264.11(63:0), mut#266.11(63:0), mut#268.11(63:0), mut#270.11(63:0), mut#272.11(63:0), mut#274.11(63:0), mut#276.11(63:0), mut#278.11(63:0), mut#280.11(63:0), mut#282.11(63:0), mut#284.11(63:0), mut#286.11(63:0), mut#288.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#258.12(63:0)' for variables 'mut#258.12(63:0), mut#260.12(63:0), mut#262.12(63:0), mut#264.12(63:0), mut#266.12(63:0), mut#268.12(63:0), mut#270.12(63:0), mut#272.12(63:0), mut#274.12(63:0), mut#276.12(63:0), mut#278.12(63:0), mut#280.12(63:0), mut#282.12(63:0), mut#284.12(63:0), mut#286.12(63:0), mut#288.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#258.13(63:0)' for variables 'mut#258.13(63:0), mut#260.13(63:0), mut#262.13(63:0), mut#264.13(63:0), mut#266.13(63:0), mut#268.13(63:0), mut#270.13(63:0), mut#272.13(63:0), mut#274.13(63:0), mut#276.13(63:0), mut#278.13(63:0), mut#280.13(63:0), mut#282.13(63:0), mut#284.13(63:0), mut#286.13(63:0), mut#288.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#258.14(63:0)' for variables 'mut#258.14(63:0), mut#260.14(63:0), mut#262.14(63:0), mut#264.14(63:0), mut#266.14(63:0), mut#268.14(63:0), mut#270.14(63:0), mut#272.14(63:0), mut#274.14(63:0), mut#276.14(63:0), mut#278.14(63:0), mut#280.14(63:0), mut#282.14(63:0), mut#284.14(63:0), mut#286.14(63:0), mut#288.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#258.15(63:0)' for variables 'mut#258.15(63:0), mut#260.15(63:0), mut#262.15(63:0), mut#264.15(63:0), mut#266.15(63:0), mut#268.15(63:0), mut#270.15(63:0), mut#272.15(63:0), mut#274.15(63:0), mut#276.15(63:0), mut#278.15(63:0), mut#280.15(63:0), mut#282.15(63:0), mut#284.15(63:0), mut#286.15(63:0), mut#288.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#258.2(63:0)' for variables 'mut#258.2(63:0), mut#260.2(63:0), mut#262.2(63:0), mut#264.2(63:0), mut#266.2(63:0), mut#268.2(63:0), mut#270.2(63:0), mut#272.2(63:0), mut#274.2(63:0), mut#276.2(63:0), mut#278.2(63:0), mut#280.2(63:0), mut#282.2(63:0), mut#284.2(63:0), mut#286.2(63:0), mut#288.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#258.3(63:0)' for variables 'mut#258.3(63:0), mut#260.3(63:0), mut#262.3(63:0), mut#264.3(63:0), mut#266.3(63:0), mut#268.3(63:0), mut#270.3(63:0), mut#272.3(63:0), mut#274.3(63:0), mut#276.3(63:0), mut#278.3(63:0), mut#280.3(63:0), mut#282.3(63:0), mut#284.3(63:0), mut#286.3(63:0), mut#288.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#258.4(63:0)' for variables 'mut#258.4(63:0), mut#260.4(63:0), mut#262.4(63:0), mut#264.4(63:0), mut#266.4(63:0), mut#268.4(63:0), mut#270.4(63:0), mut#272.4(63:0), mut#274.4(63:0), mut#276.4(63:0), mut#278.4(63:0), mut#280.4(63:0), mut#282.4(63:0), mut#284.4(63:0), mut#286.4(63:0), mut#288.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#258.5(63:0)' for variables 'mut#258.5(63:0), mut#260.5(63:0), mut#262.5(63:0), mut#264.5(63:0), mut#266.5(63:0), mut#268.5(63:0), mut#270.5(63:0), mut#272.5(63:0), mut#274.5(63:0), mut#276.5(63:0), mut#278.5(63:0), mut#280.5(63:0), mut#282.5(63:0), mut#284.5(63:0), mut#286.5(63:0), mut#288.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#258.6(63:0)' for variables 'mut#258.6(63:0), mut#260.6(63:0), mut#262.6(63:0), mut#264.6(63:0), mut#266.6(63:0), mut#268.6(63:0), mut#270.6(63:0), mut#272.6(63:0), mut#274.6(63:0), mut#276.6(63:0), mut#278.6(63:0), mut#280.6(63:0), mut#282.6(63:0), mut#284.6(63:0), mut#286.6(63:0), mut#288.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#258.7(63:0)' for variables 'mut#258.7(63:0), mut#260.7(63:0), mut#262.7(63:0), mut#264.7(63:0), mut#266.7(63:0), mut#268.7(63:0), mut#270.7(63:0), mut#272.7(63:0), mut#274.7(63:0), mut#276.7(63:0), mut#278.7(63:0), mut#280.7(63:0), mut#282.7(63:0), mut#284.7(63:0), mut#286.7(63:0), mut#288.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#258.8(63:0)' for variables 'mut#258.8(63:0), mut#260.8(63:0), mut#262.8(63:0), mut#264.8(63:0), mut#266.8(63:0), mut#268.8(63:0), mut#270.8(63:0), mut#272.8(63:0), mut#274.8(63:0), mut#276.8(63:0), mut#278.8(63:0), mut#280.8(63:0), mut#282.8(63:0), mut#284.8(63:0), mut#286.8(63:0), mut#288.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#258.9(63:0)' for variables 'mut#258.9(63:0), mut#260.9(63:0), mut#262.9(63:0), mut#264.9(63:0), mut#266.9(63:0), mut#268.9(63:0), mut#270.9(63:0), mut#272.9(63:0), mut#274.9(63:0), mut#276.9(63:0), mut#278.9(63:0), mut#280.9(63:0), mut#282.9(63:0), mut#284.9(63:0), mut#286.9(63:0), mut#288.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#259.1(63:0)' for variables 'mut#259.1(63:0), mut#261.1(63:0), mut#263.1(63:0), mut#265.1(63:0), mut#267.1(63:0), mut#269.1(63:0), mut#271.1(63:0), mut#273.1(63:0), mut#275.1(63:0), mut#277.1(63:0), mut#279.1(63:0), mut#281.1(63:0), mut#283.1(63:0), mut#285.1(63:0), mut#287.1(63:0), mut#289.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#259.10(63:0)' for variables 'mut#259.10(63:0), mut#261.10(63:0), mut#263.10(63:0), mut#265.10(63:0), mut#267.10(63:0), mut#269.10(63:0), mut#271.10(63:0), mut#273.10(63:0), mut#275.10(63:0), mut#277.10(63:0), mut#279.10(63:0), mut#281.10(63:0), mut#283.10(63:0), mut#285.10(63:0), mut#287.10(63:0), mut#289.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#259.11(63:0)' for variables 'mut#259.11(63:0), mut#261.11(63:0), mut#263.11(63:0), mut#265.11(63:0), mut#267.11(63:0), mut#269.11(63:0), mut#271.11(63:0), mut#273.11(63:0), mut#275.11(63:0), mut#277.11(63:0), mut#279.11(63:0), mut#281.11(63:0), mut#283.11(63:0), mut#285.11(63:0), mut#287.11(63:0), mut#289.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#259.12(63:0)' for variables 'mut#259.12(63:0), mut#261.12(63:0), mut#263.12(63:0), mut#265.12(63:0), mut#267.12(63:0), mut#269.12(63:0), mut#271.12(63:0), mut#273.12(63:0), mut#275.12(63:0), mut#277.12(63:0), mut#279.12(63:0), mut#281.12(63:0), mut#283.12(63:0), mut#285.12(63:0), mut#287.12(63:0), mut#289.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#259.13(63:0)' for variables 'mut#259.13(63:0), mut#261.13(63:0), mut#263.13(63:0), mut#265.13(63:0), mut#267.13(63:0), mut#269.13(63:0), mut#271.13(63:0), mut#273.13(63:0), mut#275.13(63:0), mut#277.13(63:0), mut#279.13(63:0), mut#281.13(63:0), mut#283.13(63:0), mut#285.13(63:0), mut#287.13(63:0), mut#289.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#259.14(63:0)' for variables 'mut#259.14(63:0), mut#261.14(63:0), mut#263.14(63:0), mut#265.14(63:0), mut#267.14(63:0), mut#269.14(63:0), mut#271.14(63:0), mut#273.14(63:0), mut#275.14(63:0), mut#277.14(63:0), mut#279.14(63:0), mut#281.14(63:0), mut#283.14(63:0), mut#285.14(63:0), mut#287.14(63:0), mut#289.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#259.15(63:0)' for variables 'mut#259.15(63:0), mut#261.15(63:0), mut#263.15(63:0), mut#265.15(63:0), mut#267.15(63:0), mut#269.15(63:0), mut#271.15(63:0), mut#273.15(63:0), mut#275.15(63:0), mut#277.15(63:0), mut#279.15(63:0), mut#281.15(63:0), mut#283.15(63:0), mut#285.15(63:0), mut#287.15(63:0), mut#289.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#259.2(63:0)' for variables 'mut#259.2(63:0), mut#261.2(63:0), mut#263.2(63:0), mut#265.2(63:0), mut#267.2(63:0), mut#269.2(63:0), mut#271.2(63:0), mut#273.2(63:0), mut#275.2(63:0), mut#277.2(63:0), mut#279.2(63:0), mut#281.2(63:0), mut#283.2(63:0), mut#285.2(63:0), mut#287.2(63:0), mut#289.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#259.3(63:0)' for variables 'mut#259.3(63:0), mut#261.3(63:0), mut#263.3(63:0), mut#265.3(63:0), mut#267.3(63:0), mut#269.3(63:0), mut#271.3(63:0), mut#273.3(63:0), mut#275.3(63:0), mut#277.3(63:0), mut#279.3(63:0), mut#281.3(63:0), mut#283.3(63:0), mut#285.3(63:0), mut#287.3(63:0), mut#289.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#259.4(63:0)' for variables 'mut#259.4(63:0), mut#261.4(63:0), mut#263.4(63:0), mut#265.4(63:0), mut#267.4(63:0), mut#269.4(63:0), mut#271.4(63:0), mut#273.4(63:0), mut#275.4(63:0), mut#277.4(63:0), mut#279.4(63:0), mut#281.4(63:0), mut#283.4(63:0), mut#285.4(63:0), mut#287.4(63:0), mut#289.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#259.5(63:0)' for variables 'mut#259.5(63:0), mut#261.5(63:0), mut#263.5(63:0), mut#265.5(63:0), mut#267.5(63:0), mut#269.5(63:0), mut#271.5(63:0), mut#273.5(63:0), mut#275.5(63:0), mut#277.5(63:0), mut#279.5(63:0), mut#281.5(63:0), mut#283.5(63:0), mut#285.5(63:0), mut#287.5(63:0), mut#289.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#259.6(63:0)' for variables 'mut#259.6(63:0), mut#261.6(63:0), mut#263.6(63:0), mut#265.6(63:0), mut#267.6(63:0), mut#269.6(63:0), mut#271.6(63:0), mut#273.6(63:0), mut#275.6(63:0), mut#277.6(63:0), mut#279.6(63:0), mut#281.6(63:0), mut#283.6(63:0), mut#285.6(63:0), mut#287.6(63:0), mut#289.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#259.7(63:0)' for variables 'mut#259.7(63:0), mut#261.7(63:0), mut#263.7(63:0), mut#265.7(63:0), mut#267.7(63:0), mut#269.7(63:0), mut#271.7(63:0), mut#273.7(63:0), mut#275.7(63:0), mut#277.7(63:0), mut#279.7(63:0), mut#281.7(63:0), mut#283.7(63:0), mut#285.7(63:0), mut#287.7(63:0), mut#289.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#259.8(63:0)' for variables 'mut#259.8(63:0), mut#261.8(63:0), mut#263.8(63:0), mut#265.8(63:0), mut#267.8(63:0), mut#269.8(63:0), mut#271.8(63:0), mut#273.8(63:0), mut#275.8(63:0), mut#277.8(63:0), mut#279.8(63:0), mut#281.8(63:0), mut#283.8(63:0), mut#285.8(63:0), mut#287.8(63:0), mut#289.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#259.9(63:0)' for variables 'mut#259.9(63:0), mut#261.9(63:0), mut#263.9(63:0), mut#265.9(63:0), mut#267.9(63:0), mut#269.9(63:0), mut#271.9(63:0), mut#273.9(63:0), mut#275.9(63:0), mut#277.9(63:0), mut#279.9(63:0), mut#281.9(63:0), mut#283.9(63:0), mut#285.9(63:0), mut#287.9(63:0), mut#289.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#290.1(63:0)' for variables 'mut#290.1(63:0), mut#292.1(63:0), mut#294.1(63:0), mut#296.1(63:0), mut#298.1(63:0), mut#300.1(63:0), mut#302.1(63:0), mut#304.1(63:0), mut#306.1(63:0), mut#308.1(63:0), mut#310.1(63:0), mut#312.1(63:0), mut#314.1(63:0), mut#316.1(63:0), mut#318.1(63:0), mut#320.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#290.10(63:0)' for variables 'mut#290.10(63:0), mut#292.10(63:0), mut#294.10(63:0), mut#296.10(63:0), mut#298.10(63:0), mut#300.10(63:0), mut#302.10(63:0), mut#304.10(63:0), mut#306.10(63:0), mut#308.10(63:0), mut#310.10(63:0), mut#312.10(63:0), mut#314.10(63:0), mut#316.10(63:0), mut#318.10(63:0), mut#320.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#290.11(63:0)' for variables 'mut#290.11(63:0), mut#292.11(63:0), mut#294.11(63:0), mut#296.11(63:0), mut#298.11(63:0), mut#300.11(63:0), mut#302.11(63:0), mut#304.11(63:0), mut#306.11(63:0), mut#308.11(63:0), mut#310.11(63:0), mut#312.11(63:0), mut#314.11(63:0), mut#316.11(63:0), mut#318.11(63:0), mut#320.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#290.12(63:0)' for variables 'mut#290.12(63:0), mut#292.12(63:0), mut#294.12(63:0), mut#296.12(63:0), mut#298.12(63:0), mut#300.12(63:0), mut#302.12(63:0), mut#304.12(63:0), mut#306.12(63:0), mut#308.12(63:0), mut#310.12(63:0), mut#312.12(63:0), mut#314.12(63:0), mut#316.12(63:0), mut#318.12(63:0), mut#320.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#290.13(63:0)' for variables 'mut#290.13(63:0), mut#292.13(63:0), mut#294.13(63:0), mut#296.13(63:0), mut#298.13(63:0), mut#300.13(63:0), mut#302.13(63:0), mut#304.13(63:0), mut#306.13(63:0), mut#308.13(63:0), mut#310.13(63:0), mut#312.13(63:0), mut#314.13(63:0), mut#316.13(63:0), mut#318.13(63:0), mut#320.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#290.14(63:0)' for variables 'mut#290.14(63:0), mut#292.14(63:0), mut#294.14(63:0), mut#296.14(63:0), mut#298.14(63:0), mut#300.14(63:0), mut#302.14(63:0), mut#304.14(63:0), mut#306.14(63:0), mut#308.14(63:0), mut#310.14(63:0), mut#312.14(63:0), mut#314.14(63:0), mut#316.14(63:0), mut#318.14(63:0), mut#320.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#290.15(63:0)' for variables 'mut#290.15(63:0), mut#292.15(63:0), mut#294.15(63:0), mut#296.15(63:0), mut#298.15(63:0), mut#300.15(63:0), mut#302.15(63:0), mut#304.15(63:0), mut#306.15(63:0), mut#308.15(63:0), mut#310.15(63:0), mut#312.15(63:0), mut#314.15(63:0), mut#316.15(63:0), mut#318.15(63:0), mut#320.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#290.2(63:0)' for variables 'mut#290.2(63:0), mut#292.2(63:0), mut#294.2(63:0), mut#296.2(63:0), mut#298.2(63:0), mut#300.2(63:0), mut#302.2(63:0), mut#304.2(63:0), mut#306.2(63:0), mut#308.2(63:0), mut#310.2(63:0), mut#312.2(63:0), mut#314.2(63:0), mut#316.2(63:0), mut#318.2(63:0), mut#320.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#290.3(63:0)' for variables 'mut#290.3(63:0), mut#292.3(63:0), mut#294.3(63:0), mut#296.3(63:0), mut#298.3(63:0), mut#300.3(63:0), mut#302.3(63:0), mut#304.3(63:0), mut#306.3(63:0), mut#308.3(63:0), mut#310.3(63:0), mut#312.3(63:0), mut#314.3(63:0), mut#316.3(63:0), mut#318.3(63:0), mut#320.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#290.4(63:0)' for variables 'mut#290.4(63:0), mut#292.4(63:0), mut#294.4(63:0), mut#296.4(63:0), mut#298.4(63:0), mut#300.4(63:0), mut#302.4(63:0), mut#304.4(63:0), mut#306.4(63:0), mut#308.4(63:0), mut#310.4(63:0), mut#312.4(63:0), mut#314.4(63:0), mut#316.4(63:0), mut#318.4(63:0), mut#320.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#290.5(63:0)' for variables 'mut#290.5(63:0), mut#292.5(63:0), mut#294.5(63:0), mut#296.5(63:0), mut#298.5(63:0), mut#300.5(63:0), mut#302.5(63:0), mut#304.5(63:0), mut#306.5(63:0), mut#308.5(63:0), mut#310.5(63:0), mut#312.5(63:0), mut#314.5(63:0), mut#316.5(63:0), mut#318.5(63:0), mut#320.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#290.6(63:0)' for variables 'mut#290.6(63:0), mut#292.6(63:0), mut#294.6(63:0), mut#296.6(63:0), mut#298.6(63:0), mut#300.6(63:0), mut#302.6(63:0), mut#304.6(63:0), mut#306.6(63:0), mut#308.6(63:0), mut#310.6(63:0), mut#312.6(63:0), mut#314.6(63:0), mut#316.6(63:0), mut#318.6(63:0), mut#320.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#290.7(63:0)' for variables 'mut#290.7(63:0), mut#292.7(63:0), mut#294.7(63:0), mut#296.7(63:0), mut#298.7(63:0), mut#300.7(63:0), mut#302.7(63:0), mut#304.7(63:0), mut#306.7(63:0), mut#308.7(63:0), mut#310.7(63:0), mut#312.7(63:0), mut#314.7(63:0), mut#316.7(63:0), mut#318.7(63:0), mut#320.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#290.8(63:0)' for variables 'mut#290.8(63:0), mut#292.8(63:0), mut#294.8(63:0), mut#296.8(63:0), mut#298.8(63:0), mut#300.8(63:0), mut#302.8(63:0), mut#304.8(63:0), mut#306.8(63:0), mut#308.8(63:0), mut#310.8(63:0), mut#312.8(63:0), mut#314.8(63:0), mut#316.8(63:0), mut#318.8(63:0), mut#320.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#290.9(63:0)' for variables 'mut#290.9(63:0), mut#292.9(63:0), mut#294.9(63:0), mut#296.9(63:0), mut#298.9(63:0), mut#300.9(63:0), mut#302.9(63:0), mut#304.9(63:0), mut#306.9(63:0), mut#308.9(63:0), mut#310.9(63:0), mut#312.9(63:0), mut#314.9(63:0), mut#316.9(63:0), mut#318.9(63:0), mut#320.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#291.1(63:0)' for variables 'mut#291.1(63:0), mut#293.1(63:0), mut#295.1(63:0), mut#297.1(63:0), mut#299.1(63:0), mut#301.1(63:0), mut#303.1(63:0), mut#305.1(63:0), mut#307.1(63:0), mut#309.1(63:0), mut#311.1(63:0), mut#313.1(63:0), mut#315.1(63:0), mut#317.1(63:0), mut#319.1(63:0), mut#321.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#291.10(63:0)' for variables 'mut#291.10(63:0), mut#293.10(63:0), mut#295.10(63:0), mut#297.10(63:0), mut#299.10(63:0), mut#301.10(63:0), mut#303.10(63:0), mut#305.10(63:0), mut#307.10(63:0), mut#309.10(63:0), mut#311.10(63:0), mut#313.10(63:0), mut#315.10(63:0), mut#317.10(63:0), mut#319.10(63:0), mut#321.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#291.11(63:0)' for variables 'mut#291.11(63:0), mut#293.11(63:0), mut#295.11(63:0), mut#297.11(63:0), mut#299.11(63:0), mut#301.11(63:0), mut#303.11(63:0), mut#305.11(63:0), mut#307.11(63:0), mut#309.11(63:0), mut#311.11(63:0), mut#313.11(63:0), mut#315.11(63:0), mut#317.11(63:0), mut#319.11(63:0), mut#321.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#291.12(63:0)' for variables 'mut#291.12(63:0), mut#293.12(63:0), mut#295.12(63:0), mut#297.12(63:0), mut#299.12(63:0), mut#301.12(63:0), mut#303.12(63:0), mut#305.12(63:0), mut#307.12(63:0), mut#309.12(63:0), mut#311.12(63:0), mut#313.12(63:0), mut#315.12(63:0), mut#317.12(63:0), mut#319.12(63:0), mut#321.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#291.13(63:0)' for variables 'mut#291.13(63:0), mut#293.13(63:0), mut#295.13(63:0), mut#297.13(63:0), mut#299.13(63:0), mut#301.13(63:0), mut#303.13(63:0), mut#305.13(63:0), mut#307.13(63:0), mut#309.13(63:0), mut#311.13(63:0), mut#313.13(63:0), mut#315.13(63:0), mut#317.13(63:0), mut#319.13(63:0), mut#321.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#291.14(63:0)' for variables 'mut#291.14(63:0), mut#293.14(63:0), mut#295.14(63:0), mut#297.14(63:0), mut#299.14(63:0), mut#301.14(63:0), mut#303.14(63:0), mut#305.14(63:0), mut#307.14(63:0), mut#309.14(63:0), mut#311.14(63:0), mut#313.14(63:0), mut#315.14(63:0), mut#317.14(63:0), mut#319.14(63:0), mut#321.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#291.15(63:0)' for variables 'mut#291.15(63:0), mut#293.15(63:0), mut#295.15(63:0), mut#297.15(63:0), mut#299.15(63:0), mut#301.15(63:0), mut#303.15(63:0), mut#305.15(63:0), mut#307.15(63:0), mut#309.15(63:0), mut#311.15(63:0), mut#313.15(63:0), mut#315.15(63:0), mut#317.15(63:0), mut#319.15(63:0), mut#321.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#291.2(63:0)' for variables 'mut#291.2(63:0), mut#293.2(63:0), mut#295.2(63:0), mut#297.2(63:0), mut#299.2(63:0), mut#301.2(63:0), mut#303.2(63:0), mut#305.2(63:0), mut#307.2(63:0), mut#309.2(63:0), mut#311.2(63:0), mut#313.2(63:0), mut#315.2(63:0), mut#317.2(63:0), mut#319.2(63:0), mut#321.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#291.3(63:0)' for variables 'mut#291.3(63:0), mut#293.3(63:0), mut#295.3(63:0), mut#297.3(63:0), mut#299.3(63:0), mut#301.3(63:0), mut#303.3(63:0), mut#305.3(63:0), mut#307.3(63:0), mut#309.3(63:0), mut#311.3(63:0), mut#313.3(63:0), mut#315.3(63:0), mut#317.3(63:0), mut#319.3(63:0), mut#321.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#291.4(63:0)' for variables 'mut#291.4(63:0), mut#293.4(63:0), mut#295.4(63:0), mut#297.4(63:0), mut#299.4(63:0), mut#301.4(63:0), mut#303.4(63:0), mut#305.4(63:0), mut#307.4(63:0), mut#309.4(63:0), mut#311.4(63:0), mut#313.4(63:0), mut#315.4(63:0), mut#317.4(63:0), mut#319.4(63:0), mut#321.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#291.5(63:0)' for variables 'mut#291.5(63:0), mut#293.5(63:0), mut#295.5(63:0), mut#297.5(63:0), mut#299.5(63:0), mut#301.5(63:0), mut#303.5(63:0), mut#305.5(63:0), mut#307.5(63:0), mut#309.5(63:0), mut#311.5(63:0), mut#313.5(63:0), mut#315.5(63:0), mut#317.5(63:0), mut#319.5(63:0), mut#321.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#291.6(63:0)' for variables 'mut#291.6(63:0), mut#293.6(63:0), mut#295.6(63:0), mut#297.6(63:0), mut#299.6(63:0), mut#301.6(63:0), mut#303.6(63:0), mut#305.6(63:0), mut#307.6(63:0), mut#309.6(63:0), mut#311.6(63:0), mut#313.6(63:0), mut#315.6(63:0), mut#317.6(63:0), mut#319.6(63:0), mut#321.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#291.7(63:0)' for variables 'mut#291.7(63:0), mut#293.7(63:0), mut#295.7(63:0), mut#297.7(63:0), mut#299.7(63:0), mut#301.7(63:0), mut#303.7(63:0), mut#305.7(63:0), mut#307.7(63:0), mut#309.7(63:0), mut#311.7(63:0), mut#313.7(63:0), mut#315.7(63:0), mut#317.7(63:0), mut#319.7(63:0), mut#321.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#291.8(63:0)' for variables 'mut#291.8(63:0), mut#293.8(63:0), mut#295.8(63:0), mut#297.8(63:0), mut#299.8(63:0), mut#301.8(63:0), mut#303.8(63:0), mut#305.8(63:0), mut#307.8(63:0), mut#309.8(63:0), mut#311.8(63:0), mut#313.8(63:0), mut#315.8(63:0), mut#317.8(63:0), mut#319.8(63:0), mut#321.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#291.9(63:0)' for variables 'mut#291.9(63:0), mut#293.9(63:0), mut#295.9(63:0), mut#297.9(63:0), mut#299.9(63:0), mut#301.9(63:0), mut#303.9(63:0), mut#305.9(63:0), mut#307.9(63:0), mut#309.9(63:0), mut#311.9(63:0), mut#313.9(63:0), mut#315.9(63:0), mut#317.9(63:0), mut#319.9(63:0), mut#321.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#322.1(63:0)' for variables 'mut#322.1(63:0), mut#324.1(63:0), mut#326.1(63:0), mut#328.1(63:0), mut#330.1(63:0), mut#332.1(63:0), mut#334.1(63:0), mut#336.1(63:0), mut#338.1(63:0), mut#340.1(63:0), mut#342.1(63:0), mut#344.1(63:0), mut#346.1(63:0), mut#348.1(63:0), mut#350.1(63:0), mut#352.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#322.10(63:0)' for variables 'mut#322.10(63:0), mut#324.10(63:0), mut#326.10(63:0), mut#328.10(63:0), mut#330.10(63:0), mut#332.10(63:0), mut#334.10(63:0), mut#336.10(63:0), mut#338.10(63:0), mut#340.10(63:0), mut#342.10(63:0), mut#344.10(63:0), mut#346.10(63:0), mut#348.10(63:0), mut#350.10(63:0), mut#352.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#322.11(63:0)' for variables 'mut#322.11(63:0), mut#324.11(63:0), mut#326.11(63:0), mut#328.11(63:0), mut#330.11(63:0), mut#332.11(63:0), mut#334.11(63:0), mut#336.11(63:0), mut#338.11(63:0), mut#340.11(63:0), mut#342.11(63:0), mut#344.11(63:0), mut#346.11(63:0), mut#348.11(63:0), mut#350.11(63:0), mut#352.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#322.12(63:0)' for variables 'mut#322.12(63:0), mut#324.12(63:0), mut#326.12(63:0), mut#328.12(63:0), mut#330.12(63:0), mut#332.12(63:0), mut#334.12(63:0), mut#336.12(63:0), mut#338.12(63:0), mut#340.12(63:0), mut#342.12(63:0), mut#344.12(63:0), mut#346.12(63:0), mut#348.12(63:0), mut#350.12(63:0), mut#352.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#322.13(63:0)' for variables 'mut#322.13(63:0), mut#324.13(63:0), mut#326.13(63:0), mut#328.13(63:0), mut#330.13(63:0), mut#332.13(63:0), mut#334.13(63:0), mut#336.13(63:0), mut#338.13(63:0), mut#340.13(63:0), mut#342.13(63:0), mut#344.13(63:0), mut#346.13(63:0), mut#348.13(63:0), mut#350.13(63:0), mut#352.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#322.14(63:0)' for variables 'mut#322.14(63:0), mut#324.14(63:0), mut#326.14(63:0), mut#328.14(63:0), mut#330.14(63:0), mut#332.14(63:0), mut#334.14(63:0), mut#336.14(63:0), mut#338.14(63:0), mut#340.14(63:0), mut#342.14(63:0), mut#344.14(63:0), mut#346.14(63:0), mut#348.14(63:0), mut#350.14(63:0), mut#352.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#322.15(63:0)' for variables 'mut#322.15(63:0), mut#324.15(63:0), mut#326.15(63:0), mut#328.15(63:0), mut#330.15(63:0), mut#332.15(63:0), mut#334.15(63:0), mut#336.15(63:0), mut#338.15(63:0), mut#340.15(63:0), mut#342.15(63:0), mut#344.15(63:0), mut#346.15(63:0), mut#348.15(63:0), mut#350.15(63:0), mut#352.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#322.2(63:0)' for variables 'mut#322.2(63:0), mut#324.2(63:0), mut#326.2(63:0), mut#328.2(63:0), mut#330.2(63:0), mut#332.2(63:0), mut#334.2(63:0), mut#336.2(63:0), mut#338.2(63:0), mut#340.2(63:0), mut#342.2(63:0), mut#344.2(63:0), mut#346.2(63:0), mut#348.2(63:0), mut#350.2(63:0), mut#352.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#322.3(63:0)' for variables 'mut#322.3(63:0), mut#324.3(63:0), mut#326.3(63:0), mut#328.3(63:0), mut#330.3(63:0), mut#332.3(63:0), mut#334.3(63:0), mut#336.3(63:0), mut#338.3(63:0), mut#340.3(63:0), mut#342.3(63:0), mut#344.3(63:0), mut#346.3(63:0), mut#348.3(63:0), mut#350.3(63:0), mut#352.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#322.4(63:0)' for variables 'mut#322.4(63:0), mut#324.4(63:0), mut#326.4(63:0), mut#328.4(63:0), mut#330.4(63:0), mut#332.4(63:0), mut#334.4(63:0), mut#336.4(63:0), mut#338.4(63:0), mut#340.4(63:0), mut#342.4(63:0), mut#344.4(63:0), mut#346.4(63:0), mut#348.4(63:0), mut#350.4(63:0), mut#352.4(63:0)' (15 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4308.35 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Creating shared register 'mut#322.5(63:0)' for variables 'mut#322.5(63:0), mut#324.5(63:0), mut#326.5(63:0), mut#328.5(63:0), mut#330.5(63:0), mut#332.5(63:0), mut#334.5(63:0), mut#336.5(63:0), mut#338.5(63:0), mut#340.5(63:0), mut#342.5(63:0), mut#344.5(63:0), mut#346.5(63:0), mut#348.5(63:0), mut#350.5(63:0), mut#352.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#322.6(63:0)' for variables 'mut#322.6(63:0), mut#324.6(63:0), mut#326.6(63:0), mut#328.6(63:0), mut#330.6(63:0), mut#332.6(63:0), mut#334.6(63:0), mut#336.6(63:0), mut#338.6(63:0), mut#340.6(63:0), mut#342.6(63:0), mut#344.6(63:0), mut#346.6(63:0), mut#348.6(63:0), mut#350.6(63:0), mut#352.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#322.7(63:0)' for variables 'mut#322.7(63:0), mut#324.7(63:0), mut#326.7(63:0), mut#328.7(63:0), mut#330.7(63:0), mut#332.7(63:0), mut#334.7(63:0), mut#336.7(63:0), mut#338.7(63:0), mut#340.7(63:0), mut#342.7(63:0), mut#344.7(63:0), mut#346.7(63:0), mut#348.7(63:0), mut#350.7(63:0), mut#352.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#322.8(63:0)' for variables 'mut#322.8(63:0), mut#324.8(63:0), mut#326.8(63:0), mut#328.8(63:0), mut#330.8(63:0), mut#332.8(63:0), mut#334.8(63:0), mut#336.8(63:0), mut#338.8(63:0), mut#340.8(63:0), mut#342.8(63:0), mut#344.8(63:0), mut#346.8(63:0), mut#348.8(63:0), mut#350.8(63:0), mut#352.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#322.9(63:0)' for variables 'mut#322.9(63:0), mut#324.9(63:0), mut#326.9(63:0), mut#328.9(63:0), mut#330.9(63:0), mut#332.9(63:0), mut#334.9(63:0), mut#336.9(63:0), mut#338.9(63:0), mut#340.9(63:0), mut#342.9(63:0), mut#344.9(63:0), mut#346.9(63:0), mut#348.9(63:0), mut#350.9(63:0), mut#352.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#323.1(63:0)' for variables 'mut#323.1(63:0), mut#325.1(63:0), mut#327.1(63:0), mut#329.1(63:0), mut#331.1(63:0), mut#333.1(63:0), mut#335.1(63:0), mut#337.1(63:0), mut#339.1(63:0), mut#341.1(63:0), mut#343.1(63:0), mut#345.1(63:0), mut#347.1(63:0), mut#349.1(63:0), mut#351.1(63:0), mut#353.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#323.10(63:0)' for variables 'mut#323.10(63:0), mut#325.10(63:0), mut#327.10(63:0), mut#329.10(63:0), mut#331.10(63:0), mut#333.10(63:0), mut#335.10(63:0), mut#337.10(63:0), mut#339.10(63:0), mut#341.10(63:0), mut#343.10(63:0), mut#345.10(63:0), mut#347.10(63:0), mut#349.10(63:0), mut#351.10(63:0), mut#353.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#323.11(63:0)' for variables 'mut#323.11(63:0), mut#325.11(63:0), mut#327.11(63:0), mut#329.11(63:0), mut#331.11(63:0), mut#333.11(63:0), mut#335.11(63:0), mut#337.11(63:0), mut#339.11(63:0), mut#341.11(63:0), mut#343.11(63:0), mut#345.11(63:0), mut#347.11(63:0), mut#349.11(63:0), mut#351.11(63:0), mut#353.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#323.12(63:0)' for variables 'mut#323.12(63:0), mut#325.12(63:0), mut#327.12(63:0), mut#329.12(63:0), mut#331.12(63:0), mut#333.12(63:0), mut#335.12(63:0), mut#337.12(63:0), mut#339.12(63:0), mut#341.12(63:0), mut#343.12(63:0), mut#345.12(63:0), mut#347.12(63:0), mut#349.12(63:0), mut#351.12(63:0), mut#353.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#323.13(63:0)' for variables 'mut#323.13(63:0), mut#325.13(63:0), mut#327.13(63:0), mut#329.13(63:0), mut#331.13(63:0), mut#333.13(63:0), mut#335.13(63:0), mut#337.13(63:0), mut#339.13(63:0), mut#341.13(63:0), mut#343.13(63:0), mut#345.13(63:0), mut#347.13(63:0), mut#349.13(63:0), mut#351.13(63:0), mut#353.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#323.14(63:0)' for variables 'mut#323.14(63:0), mut#325.14(63:0), mut#327.14(63:0), mut#329.14(63:0), mut#331.14(63:0), mut#333.14(63:0), mut#335.14(63:0), mut#337.14(63:0), mut#339.14(63:0), mut#341.14(63:0), mut#343.14(63:0), mut#345.14(63:0), mut#347.14(63:0), mut#349.14(63:0), mut#351.14(63:0), mut#353.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#323.15(63:0)' for variables 'mut#323.15(63:0), mut#325.15(63:0), mut#327.15(63:0), mut#329.15(63:0), mut#331.15(63:0), mut#333.15(63:0), mut#335.15(63:0), mut#337.15(63:0), mut#339.15(63:0), mut#341.15(63:0), mut#343.15(63:0), mut#345.15(63:0), mut#347.15(63:0), mut#349.15(63:0), mut#351.15(63:0), mut#353.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#323.2(63:0)' for variables 'mut#323.2(63:0), mut#325.2(63:0), mut#327.2(63:0), mut#329.2(63:0), mut#331.2(63:0), mut#333.2(63:0), mut#335.2(63:0), mut#337.2(63:0), mut#339.2(63:0), mut#341.2(63:0), mut#343.2(63:0), mut#345.2(63:0), mut#347.2(63:0), mut#349.2(63:0), mut#351.2(63:0), mut#353.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#323.3(63:0)' for variables 'mut#323.3(63:0), mut#325.3(63:0), mut#327.3(63:0), mut#329.3(63:0), mut#331.3(63:0), mut#333.3(63:0), mut#335.3(63:0), mut#337.3(63:0), mut#339.3(63:0), mut#341.3(63:0), mut#343.3(63:0), mut#345.3(63:0), mut#347.3(63:0), mut#349.3(63:0), mut#351.3(63:0), mut#353.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#323.4(63:0)' for variables 'mut#323.4(63:0), mut#325.4(63:0), mut#327.4(63:0), mut#329.4(63:0), mut#331.4(63:0), mut#333.4(63:0), mut#335.4(63:0), mut#337.4(63:0), mut#339.4(63:0), mut#341.4(63:0), mut#343.4(63:0), mut#345.4(63:0), mut#347.4(63:0), mut#349.4(63:0), mut#351.4(63:0), mut#353.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#323.5(63:0)' for variables 'mut#323.5(63:0), mut#325.5(63:0), mut#327.5(63:0), mut#329.5(63:0), mut#331.5(63:0), mut#333.5(63:0), mut#335.5(63:0), mut#337.5(63:0), mut#339.5(63:0), mut#341.5(63:0), mut#343.5(63:0), mut#345.5(63:0), mut#347.5(63:0), mut#349.5(63:0), mut#351.5(63:0), mut#353.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#323.6(63:0)' for variables 'mut#323.6(63:0), mut#325.6(63:0), mut#327.6(63:0), mut#329.6(63:0), mut#331.6(63:0), mut#333.6(63:0), mut#335.6(63:0), mut#337.6(63:0), mut#339.6(63:0), mut#341.6(63:0), mut#343.6(63:0), mut#345.6(63:0), mut#347.6(63:0), mut#349.6(63:0), mut#351.6(63:0), mut#353.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#323.7(63:0)' for variables 'mut#323.7(63:0), mut#325.7(63:0), mut#327.7(63:0), mut#329.7(63:0), mut#331.7(63:0), mut#333.7(63:0), mut#335.7(63:0), mut#337.7(63:0), mut#339.7(63:0), mut#341.7(63:0), mut#343.7(63:0), mut#345.7(63:0), mut#347.7(63:0), mut#349.7(63:0), mut#351.7(63:0), mut#353.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#323.8(63:0)' for variables 'mut#323.8(63:0), mut#325.8(63:0), mut#327.8(63:0), mut#329.8(63:0), mut#331.8(63:0), mut#333.8(63:0), mut#335.8(63:0), mut#337.8(63:0), mut#339.8(63:0), mut#341.8(63:0), mut#343.8(63:0), mut#345.8(63:0), mut#347.8(63:0), mut#349.8(63:0), mut#351.8(63:0), mut#353.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#323.9(63:0)' for variables 'mut#323.9(63:0), mut#325.9(63:0), mut#327.9(63:0), mut#329.9(63:0), mut#331.9(63:0), mut#333.9(63:0), mut#335.9(63:0), mut#337.9(63:0), mut#339.9(63:0), mut#341.9(63:0), mut#343.9(63:0), mut#345.9(63:0), mut#347.9(63:0), mut#349.9(63:0), mut#351.9(63:0), mut#353.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#34.1(63:0)' for variables 'mut#34.1(63:0), mut#36.1(63:0), mut#38.1(63:0), mut#40.1(63:0), mut#42.1(63:0), mut#44.1(63:0), mut#46.1(63:0), mut#48.1(63:0), mut#50.1(63:0), mut#52.1(63:0), mut#54.1(63:0), mut#56.1(63:0), mut#58.1(63:0), mut#60.1(63:0), mut#62.1(63:0), mut#64.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#34.10(63:0)' for variables 'mut#34.10(63:0), mut#36.10(63:0), mut#38.10(63:0), mut#40.10(63:0), mut#42.10(63:0), mut#44.10(63:0), mut#46.10(63:0), mut#48.10(63:0), mut#50.10(63:0), mut#52.10(63:0), mut#54.10(63:0), mut#56.10(63:0), mut#58.10(63:0), mut#60.10(63:0), mut#62.10(63:0), mut#64.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#34.11(63:0)' for variables 'mut#34.11(63:0), mut#36.11(63:0), mut#38.11(63:0), mut#40.11(63:0), mut#42.11(63:0), mut#44.11(63:0), mut#46.11(63:0), mut#48.11(63:0), mut#50.11(63:0), mut#52.11(63:0), mut#54.11(63:0), mut#56.11(63:0), mut#58.11(63:0), mut#60.11(63:0), mut#62.11(63:0), mut#64.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#34.12(63:0)' for variables 'mut#34.12(63:0), mut#36.12(63:0), mut#38.12(63:0), mut#40.12(63:0), mut#42.12(63:0), mut#44.12(63:0), mut#46.12(63:0), mut#48.12(63:0), mut#50.12(63:0), mut#52.12(63:0), mut#54.12(63:0), mut#56.12(63:0), mut#58.12(63:0), mut#60.12(63:0), mut#62.12(63:0), mut#64.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#34.13(63:0)' for variables 'mut#34.13(63:0), mut#36.13(63:0), mut#38.13(63:0), mut#40.13(63:0), mut#42.13(63:0), mut#44.13(63:0), mut#46.13(63:0), mut#48.13(63:0), mut#50.13(63:0), mut#52.13(63:0), mut#54.13(63:0), mut#56.13(63:0), mut#58.13(63:0), mut#60.13(63:0), mut#62.13(63:0), mut#64.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#34.14(63:0)' for variables 'mut#34.14(63:0), mut#36.14(63:0), mut#38.14(63:0), mut#40.14(63:0), mut#42.14(63:0), mut#44.14(63:0), mut#46.14(63:0), mut#48.14(63:0), mut#50.14(63:0), mut#52.14(63:0), mut#54.14(63:0), mut#56.14(63:0), mut#58.14(63:0), mut#60.14(63:0), mut#62.14(63:0), mut#64.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#34.15(63:0)' for variables 'mut#34.15(63:0), mut#36.15(63:0), mut#38.15(63:0), mut#40.15(63:0), mut#42.15(63:0), mut#44.15(63:0), mut#46.15(63:0), mut#48.15(63:0), mut#50.15(63:0), mut#52.15(63:0), mut#54.15(63:0), mut#56.15(63:0), mut#58.15(63:0), mut#60.15(63:0), mut#62.15(63:0), mut#64.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#34.2(63:0)' for variables 'mut#34.2(63:0), mut#36.2(63:0), mut#38.2(63:0), mut#40.2(63:0), mut#42.2(63:0), mut#44.2(63:0), mut#46.2(63:0), mut#48.2(63:0), mut#50.2(63:0), mut#52.2(63:0), mut#54.2(63:0), mut#56.2(63:0), mut#58.2(63:0), mut#60.2(63:0), mut#62.2(63:0), mut#64.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#34.3(63:0)' for variables 'mut#34.3(63:0), mut#36.3(63:0), mut#38.3(63:0), mut#40.3(63:0), mut#42.3(63:0), mut#44.3(63:0), mut#46.3(63:0), mut#48.3(63:0), mut#50.3(63:0), mut#52.3(63:0), mut#54.3(63:0), mut#56.3(63:0), mut#58.3(63:0), mut#60.3(63:0), mut#62.3(63:0), mut#64.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#34.4(63:0)' for variables 'mut#34.4(63:0), mut#36.4(63:0), mut#38.4(63:0), mut#40.4(63:0), mut#42.4(63:0), mut#44.4(63:0), mut#46.4(63:0), mut#48.4(63:0), mut#50.4(63:0), mut#52.4(63:0), mut#54.4(63:0), mut#56.4(63:0), mut#58.4(63:0), mut#60.4(63:0), mut#62.4(63:0), mut#64.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#34.5(63:0)' for variables 'mut#34.5(63:0), mut#36.5(63:0), mut#38.5(63:0), mut#40.5(63:0), mut#42.5(63:0), mut#44.5(63:0), mut#46.5(63:0), mut#48.5(63:0), mut#50.5(63:0), mut#52.5(63:0), mut#54.5(63:0), mut#56.5(63:0), mut#58.5(63:0), mut#60.5(63:0), mut#62.5(63:0), mut#64.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#34.6(63:0)' for variables 'mut#34.6(63:0), mut#36.6(63:0), mut#38.6(63:0), mut#40.6(63:0), mut#42.6(63:0), mut#44.6(63:0), mut#46.6(63:0), mut#48.6(63:0), mut#50.6(63:0), mut#52.6(63:0), mut#54.6(63:0), mut#56.6(63:0), mut#58.6(63:0), mut#60.6(63:0), mut#62.6(63:0), mut#64.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#34.7(63:0)' for variables 'mut#34.7(63:0), mut#36.7(63:0), mut#38.7(63:0), mut#40.7(63:0), mut#42.7(63:0), mut#44.7(63:0), mut#46.7(63:0), mut#48.7(63:0), mut#50.7(63:0), mut#52.7(63:0), mut#54.7(63:0), mut#56.7(63:0), mut#58.7(63:0), mut#60.7(63:0), mut#62.7(63:0), mut#64.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#34.8(63:0)' for variables 'mut#34.8(63:0), mut#36.8(63:0), mut#38.8(63:0), mut#40.8(63:0), mut#42.8(63:0), mut#44.8(63:0), mut#46.8(63:0), mut#48.8(63:0), mut#50.8(63:0), mut#52.8(63:0), mut#54.8(63:0), mut#56.8(63:0), mut#58.8(63:0), mut#60.8(63:0), mut#62.8(63:0), mut#64.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#34.9(63:0)' for variables 'mut#34.9(63:0), mut#36.9(63:0), mut#38.9(63:0), mut#40.9(63:0), mut#42.9(63:0), mut#44.9(63:0), mut#46.9(63:0), mut#48.9(63:0), mut#50.9(63:0), mut#52.9(63:0), mut#54.9(63:0), mut#56.9(63:0), mut#58.9(63:0), mut#60.9(63:0), mut#62.9(63:0), mut#64.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#35.1(63:0)' for variables 'mut#35.1(63:0), mut#37.1(63:0), mut#39.1(63:0), mut#41.1(63:0), mut#43.1(63:0), mut#45.1(63:0), mut#47.1(63:0), mut#49.1(63:0), mut#51.1(63:0), mut#53.1(63:0), mut#55.1(63:0), mut#57.1(63:0), mut#59.1(63:0), mut#61.1(63:0), mut#63.1(63:0), mut#65.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#35.10(63:0)' for variables 'mut#35.10(63:0), mut#37.10(63:0), mut#39.10(63:0), mut#41.10(63:0), mut#43.10(63:0), mut#45.10(63:0), mut#47.10(63:0), mut#49.10(63:0), mut#51.10(63:0), mut#53.10(63:0), mut#55.10(63:0), mut#57.10(63:0), mut#59.10(63:0), mut#61.10(63:0), mut#63.10(63:0), mut#65.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#35.11(63:0)' for variables 'mut#35.11(63:0), mut#37.11(63:0), mut#39.11(63:0), mut#41.11(63:0), mut#43.11(63:0), mut#45.11(63:0), mut#47.11(63:0), mut#49.11(63:0), mut#51.11(63:0), mut#53.11(63:0), mut#55.11(63:0), mut#57.11(63:0), mut#59.11(63:0), mut#61.11(63:0), mut#63.11(63:0), mut#65.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#35.12(63:0)' for variables 'mut#35.12(63:0), mut#37.12(63:0), mut#39.12(63:0), mut#41.12(63:0), mut#43.12(63:0), mut#45.12(63:0), mut#47.12(63:0), mut#49.12(63:0), mut#51.12(63:0), mut#53.12(63:0), mut#55.12(63:0), mut#57.12(63:0), mut#59.12(63:0), mut#61.12(63:0), mut#63.12(63:0), mut#65.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#35.13(63:0)' for variables 'mut#35.13(63:0), mut#37.13(63:0), mut#39.13(63:0), mut#41.13(63:0), mut#43.13(63:0), mut#45.13(63:0), mut#47.13(63:0), mut#49.13(63:0), mut#51.13(63:0), mut#53.13(63:0), mut#55.13(63:0), mut#57.13(63:0), mut#59.13(63:0), mut#61.13(63:0), mut#63.13(63:0), mut#65.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#35.14(63:0)' for variables 'mut#35.14(63:0), mut#37.14(63:0), mut#39.14(63:0), mut#41.14(63:0), mut#43.14(63:0), mut#45.14(63:0), mut#47.14(63:0), mut#49.14(63:0), mut#51.14(63:0), mut#53.14(63:0), mut#55.14(63:0), mut#57.14(63:0), mut#59.14(63:0), mut#61.14(63:0), mut#63.14(63:0), mut#65.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#35.15(63:0)' for variables 'mut#35.15(63:0), mut#37.15(63:0), mut#39.15(63:0), mut#41.15(63:0), mut#43.15(63:0), mut#45.15(63:0), mut#47.15(63:0), mut#49.15(63:0), mut#51.15(63:0), mut#53.15(63:0), mut#55.15(63:0), mut#57.15(63:0), mut#59.15(63:0), mut#61.15(63:0), mut#63.15(63:0), mut#65.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#35.2(63:0)' for variables 'mut#35.2(63:0), mut#37.2(63:0), mut#39.2(63:0), mut#41.2(63:0), mut#43.2(63:0), mut#45.2(63:0), mut#47.2(63:0), mut#49.2(63:0), mut#51.2(63:0), mut#53.2(63:0), mut#55.2(63:0), mut#57.2(63:0), mut#59.2(63:0), mut#61.2(63:0), mut#63.2(63:0), mut#65.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#35.3(63:0)' for variables 'mut#35.3(63:0), mut#37.3(63:0), mut#39.3(63:0), mut#41.3(63:0), mut#43.3(63:0), mut#45.3(63:0), mut#47.3(63:0), mut#49.3(63:0), mut#51.3(63:0), mut#53.3(63:0), mut#55.3(63:0), mut#57.3(63:0), mut#59.3(63:0), mut#61.3(63:0), mut#63.3(63:0), mut#65.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#35.4(63:0)' for variables 'mut#35.4(63:0), mut#37.4(63:0), mut#39.4(63:0), mut#41.4(63:0), mut#43.4(63:0), mut#45.4(63:0), mut#47.4(63:0), mut#49.4(63:0), mut#51.4(63:0), mut#53.4(63:0), mut#55.4(63:0), mut#57.4(63:0), mut#59.4(63:0), mut#61.4(63:0), mut#63.4(63:0), mut#65.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#35.5(63:0)' for variables 'mut#35.5(63:0), mut#37.5(63:0), mut#39.5(63:0), mut#41.5(63:0), mut#43.5(63:0), mut#45.5(63:0), mut#47.5(63:0), mut#49.5(63:0), mut#51.5(63:0), mut#53.5(63:0), mut#55.5(63:0), mut#57.5(63:0), mut#59.5(63:0), mut#61.5(63:0), mut#63.5(63:0), mut#65.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#35.6(63:0)' for variables 'mut#35.6(63:0), mut#37.6(63:0), mut#39.6(63:0), mut#41.6(63:0), mut#43.6(63:0), mut#45.6(63:0), mut#47.6(63:0), mut#49.6(63:0), mut#51.6(63:0), mut#53.6(63:0), mut#55.6(63:0), mut#57.6(63:0), mut#59.6(63:0), mut#61.6(63:0), mut#63.6(63:0), mut#65.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#35.7(63:0)' for variables 'mut#35.7(63:0), mut#37.7(63:0), mut#39.7(63:0), mut#41.7(63:0), mut#43.7(63:0), mut#45.7(63:0), mut#47.7(63:0), mut#49.7(63:0), mut#51.7(63:0), mut#53.7(63:0), mut#55.7(63:0), mut#57.7(63:0), mut#59.7(63:0), mut#61.7(63:0), mut#63.7(63:0), mut#65.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#35.8(63:0)' for variables 'mut#35.8(63:0), mut#37.8(63:0), mut#39.8(63:0), mut#41.8(63:0), mut#43.8(63:0), mut#45.8(63:0), mut#47.8(63:0), mut#49.8(63:0), mut#51.8(63:0), mut#53.8(63:0), mut#55.8(63:0), mut#57.8(63:0), mut#59.8(63:0), mut#61.8(63:0), mut#63.8(63:0), mut#65.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#35.9(63:0)' for variables 'mut#35.9(63:0), mut#37.9(63:0), mut#39.9(63:0), mut#41.9(63:0), mut#43.9(63:0), mut#45.9(63:0), mut#47.9(63:0), mut#49.9(63:0), mut#51.9(63:0), mut#53.9(63:0), mut#55.9(63:0), mut#57.9(63:0), mut#59.9(63:0), mut#61.9(63:0), mut#63.9(63:0), mut#65.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#354.1(63:0)' for variables 'mut#354.1(63:0), mut#356.1(63:0), mut#358.1(63:0), mut#360.1(63:0), mut#362.1(63:0), mut#364.1(63:0), mut#366.1(63:0), mut#368.1(63:0), mut#370.1(63:0), mut#372.1(63:0), mut#374.1(63:0), mut#376.1(63:0), mut#378.1(63:0), mut#380.1(63:0), mut#382.1(63:0), mut#384.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#354.10(63:0)' for variables 'mut#354.10(63:0), mut#356.10(63:0), mut#358.10(63:0), mut#360.10(63:0), mut#362.10(63:0), mut#364.10(63:0), mut#366.10(63:0), mut#368.10(63:0), mut#370.10(63:0), mut#372.10(63:0), mut#374.10(63:0), mut#376.10(63:0), mut#378.10(63:0), mut#380.10(63:0), mut#382.10(63:0), mut#384.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#354.11(63:0)' for variables 'mut#354.11(63:0), mut#356.11(63:0), mut#358.11(63:0), mut#360.11(63:0), mut#362.11(63:0), mut#364.11(63:0), mut#366.11(63:0), mut#368.11(63:0), mut#370.11(63:0), mut#372.11(63:0), mut#374.11(63:0), mut#376.11(63:0), mut#378.11(63:0), mut#380.11(63:0), mut#382.11(63:0), mut#384.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#354.12(63:0)' for variables 'mut#354.12(63:0), mut#356.12(63:0), mut#358.12(63:0), mut#360.12(63:0), mut#362.12(63:0), mut#364.12(63:0), mut#366.12(63:0), mut#368.12(63:0), mut#370.12(63:0), mut#372.12(63:0), mut#374.12(63:0), mut#376.12(63:0), mut#378.12(63:0), mut#380.12(63:0), mut#382.12(63:0), mut#384.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#354.13(63:0)' for variables 'mut#354.13(63:0), mut#356.13(63:0), mut#358.13(63:0), mut#360.13(63:0), mut#362.13(63:0), mut#364.13(63:0), mut#366.13(63:0), mut#368.13(63:0), mut#370.13(63:0), mut#372.13(63:0), mut#374.13(63:0), mut#376.13(63:0), mut#378.13(63:0), mut#380.13(63:0), mut#382.13(63:0), mut#384.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#354.14(63:0)' for variables 'mut#354.14(63:0), mut#356.14(63:0), mut#358.14(63:0), mut#360.14(63:0), mut#362.14(63:0), mut#364.14(63:0), mut#366.14(63:0), mut#368.14(63:0), mut#370.14(63:0), mut#372.14(63:0), mut#374.14(63:0), mut#376.14(63:0), mut#378.14(63:0), mut#380.14(63:0), mut#382.14(63:0), mut#384.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#354.15(63:0)' for variables 'mut#354.15(63:0), mut#356.15(63:0), mut#358.15(63:0), mut#360.15(63:0), mut#362.15(63:0), mut#364.15(63:0), mut#366.15(63:0), mut#368.15(63:0), mut#370.15(63:0), mut#372.15(63:0), mut#374.15(63:0), mut#376.15(63:0), mut#378.15(63:0), mut#380.15(63:0), mut#382.15(63:0), mut#384.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#354.2(63:0)' for variables 'mut#354.2(63:0), mut#356.2(63:0), mut#358.2(63:0), mut#360.2(63:0), mut#362.2(63:0), mut#364.2(63:0), mut#366.2(63:0), mut#368.2(63:0), mut#370.2(63:0), mut#372.2(63:0), mut#374.2(63:0), mut#376.2(63:0), mut#378.2(63:0), mut#380.2(63:0), mut#382.2(63:0), mut#384.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#354.3(63:0)' for variables 'mut#354.3(63:0), mut#356.3(63:0), mut#358.3(63:0), mut#360.3(63:0), mut#362.3(63:0), mut#364.3(63:0), mut#366.3(63:0), mut#368.3(63:0), mut#370.3(63:0), mut#372.3(63:0), mut#374.3(63:0), mut#376.3(63:0), mut#378.3(63:0), mut#380.3(63:0), mut#382.3(63:0), mut#384.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#354.4(63:0)' for variables 'mut#354.4(63:0), mut#356.4(63:0), mut#358.4(63:0), mut#360.4(63:0), mut#362.4(63:0), mut#364.4(63:0), mut#366.4(63:0), mut#368.4(63:0), mut#370.4(63:0), mut#372.4(63:0), mut#374.4(63:0), mut#376.4(63:0), mut#378.4(63:0), mut#380.4(63:0), mut#382.4(63:0), mut#384.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#354.5(63:0)' for variables 'mut#354.5(63:0), mut#356.5(63:0), mut#358.5(63:0), mut#360.5(63:0), mut#362.5(63:0), mut#364.5(63:0), mut#366.5(63:0), mut#368.5(63:0), mut#370.5(63:0), mut#372.5(63:0), mut#374.5(63:0), mut#376.5(63:0), mut#378.5(63:0), mut#380.5(63:0), mut#382.5(63:0), mut#384.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#354.6(63:0)' for variables 'mut#354.6(63:0), mut#356.6(63:0), mut#358.6(63:0), mut#360.6(63:0), mut#362.6(63:0), mut#364.6(63:0), mut#366.6(63:0), mut#368.6(63:0), mut#370.6(63:0), mut#372.6(63:0), mut#374.6(63:0), mut#376.6(63:0), mut#378.6(63:0), mut#380.6(63:0), mut#382.6(63:0), mut#384.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#354.7(63:0)' for variables 'mut#354.7(63:0), mut#356.7(63:0), mut#358.7(63:0), mut#360.7(63:0), mut#362.7(63:0), mut#364.7(63:0), mut#366.7(63:0), mut#368.7(63:0), mut#370.7(63:0), mut#372.7(63:0), mut#374.7(63:0), mut#376.7(63:0), mut#378.7(63:0), mut#380.7(63:0), mut#382.7(63:0), mut#384.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#354.8(63:0)' for variables 'mut#354.8(63:0), mut#356.8(63:0), mut#358.8(63:0), mut#360.8(63:0), mut#362.8(63:0), mut#364.8(63:0), mut#366.8(63:0), mut#368.8(63:0), mut#370.8(63:0), mut#372.8(63:0), mut#374.8(63:0), mut#376.8(63:0), mut#378.8(63:0), mut#380.8(63:0), mut#382.8(63:0), mut#384.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#354.9(63:0)' for variables 'mut#354.9(63:0), mut#356.9(63:0), mut#358.9(63:0), mut#360.9(63:0), mut#362.9(63:0), mut#364.9(63:0), mut#366.9(63:0), mut#368.9(63:0), mut#370.9(63:0), mut#372.9(63:0), mut#374.9(63:0), mut#376.9(63:0), mut#378.9(63:0), mut#380.9(63:0), mut#382.9(63:0), mut#384.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#355.1(63:0)' for variables 'mut#355.1(63:0), mut#357.1(63:0), mut#359.1(63:0), mut#361.1(63:0), mut#363.1(63:0), mut#365.1(63:0), mut#367.1(63:0), mut#369.1(63:0), mut#371.1(63:0), mut#373.1(63:0), mut#375.1(63:0), mut#377.1(63:0), mut#379.1(63:0), mut#381.1(63:0), mut#383.1(63:0), mut#385.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#355.10(63:0)' for variables 'mut#355.10(63:0), mut#357.10(63:0), mut#359.10(63:0), mut#361.10(63:0), mut#363.10(63:0), mut#365.10(63:0), mut#367.10(63:0), mut#369.10(63:0), mut#371.10(63:0), mut#373.10(63:0), mut#375.10(63:0), mut#377.10(63:0), mut#379.10(63:0), mut#381.10(63:0), mut#383.10(63:0), mut#385.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#355.11(63:0)' for variables 'mut#355.11(63:0), mut#357.11(63:0), mut#359.11(63:0), mut#361.11(63:0), mut#363.11(63:0), mut#365.11(63:0), mut#367.11(63:0), mut#369.11(63:0), mut#371.11(63:0), mut#373.11(63:0), mut#375.11(63:0), mut#377.11(63:0), mut#379.11(63:0), mut#381.11(63:0), mut#383.11(63:0), mut#385.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#355.12(63:0)' for variables 'mut#355.12(63:0), mut#357.12(63:0), mut#359.12(63:0), mut#361.12(63:0), mut#363.12(63:0), mut#365.12(63:0), mut#367.12(63:0), mut#369.12(63:0), mut#371.12(63:0), mut#373.12(63:0), mut#375.12(63:0), mut#377.12(63:0), mut#379.12(63:0), mut#381.12(63:0), mut#383.12(63:0), mut#385.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#355.13(63:0)' for variables 'mut#355.13(63:0), mut#357.13(63:0), mut#359.13(63:0), mut#361.13(63:0), mut#363.13(63:0), mut#365.13(63:0), mut#367.13(63:0), mut#369.13(63:0), mut#371.13(63:0), mut#373.13(63:0), mut#375.13(63:0), mut#377.13(63:0), mut#379.13(63:0), mut#381.13(63:0), mut#383.13(63:0), mut#385.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#355.14(63:0)' for variables 'mut#355.14(63:0), mut#357.14(63:0), mut#359.14(63:0), mut#361.14(63:0), mut#363.14(63:0), mut#365.14(63:0), mut#367.14(63:0), mut#369.14(63:0), mut#371.14(63:0), mut#373.14(63:0), mut#375.14(63:0), mut#377.14(63:0), mut#379.14(63:0), mut#381.14(63:0), mut#383.14(63:0), mut#385.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#355.15(63:0)' for variables 'mut#355.15(63:0), mut#357.15(63:0), mut#359.15(63:0), mut#361.15(63:0), mut#363.15(63:0), mut#365.15(63:0), mut#367.15(63:0), mut#369.15(63:0), mut#371.15(63:0), mut#373.15(63:0), mut#375.15(63:0), mut#377.15(63:0), mut#379.15(63:0), mut#381.15(63:0), mut#383.15(63:0), mut#385.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#355.2(63:0)' for variables 'mut#355.2(63:0), mut#357.2(63:0), mut#359.2(63:0), mut#361.2(63:0), mut#363.2(63:0), mut#365.2(63:0), mut#367.2(63:0), mut#369.2(63:0), mut#371.2(63:0), mut#373.2(63:0), mut#375.2(63:0), mut#377.2(63:0), mut#379.2(63:0), mut#381.2(63:0), mut#383.2(63:0), mut#385.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#355.3(63:0)' for variables 'mut#355.3(63:0), mut#357.3(63:0), mut#359.3(63:0), mut#361.3(63:0), mut#363.3(63:0), mut#365.3(63:0), mut#367.3(63:0), mut#369.3(63:0), mut#371.3(63:0), mut#373.3(63:0), mut#375.3(63:0), mut#377.3(63:0), mut#379.3(63:0), mut#381.3(63:0), mut#383.3(63:0), mut#385.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#355.4(63:0)' for variables 'mut#355.4(63:0), mut#357.4(63:0), mut#359.4(63:0), mut#361.4(63:0), mut#363.4(63:0), mut#365.4(63:0), mut#367.4(63:0), mut#369.4(63:0), mut#371.4(63:0), mut#373.4(63:0), mut#375.4(63:0), mut#377.4(63:0), mut#379.4(63:0), mut#381.4(63:0), mut#383.4(63:0), mut#385.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#355.5(63:0)' for variables 'mut#355.5(63:0), mut#357.5(63:0), mut#359.5(63:0), mut#361.5(63:0), mut#363.5(63:0), mut#365.5(63:0), mut#367.5(63:0), mut#369.5(63:0), mut#371.5(63:0), mut#373.5(63:0), mut#375.5(63:0), mut#377.5(63:0), mut#379.5(63:0), mut#381.5(63:0), mut#383.5(63:0), mut#385.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#355.6(63:0)' for variables 'mut#355.6(63:0), mut#357.6(63:0), mut#359.6(63:0), mut#361.6(63:0), mut#363.6(63:0), mut#365.6(63:0), mut#367.6(63:0), mut#369.6(63:0), mut#371.6(63:0), mut#373.6(63:0), mut#375.6(63:0), mut#377.6(63:0), mut#379.6(63:0), mut#381.6(63:0), mut#383.6(63:0), mut#385.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#355.7(63:0)' for variables 'mut#355.7(63:0), mut#357.7(63:0), mut#359.7(63:0), mut#361.7(63:0), mut#363.7(63:0), mut#365.7(63:0), mut#367.7(63:0), mut#369.7(63:0), mut#371.7(63:0), mut#373.7(63:0), mut#375.7(63:0), mut#377.7(63:0), mut#379.7(63:0), mut#381.7(63:0), mut#383.7(63:0), mut#385.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#355.8(63:0)' for variables 'mut#355.8(63:0), mut#357.8(63:0), mut#359.8(63:0), mut#361.8(63:0), mut#363.8(63:0), mut#365.8(63:0), mut#367.8(63:0), mut#369.8(63:0), mut#371.8(63:0), mut#373.8(63:0), mut#375.8(63:0), mut#377.8(63:0), mut#379.8(63:0), mut#381.8(63:0), mut#383.8(63:0), mut#385.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#355.9(63:0)' for variables 'mut#355.9(63:0), mut#357.9(63:0), mut#359.9(63:0), mut#361.9(63:0), mut#363.9(63:0), mut#365.9(63:0), mut#367.9(63:0), mut#369.9(63:0), mut#371.9(63:0), mut#373.9(63:0), mut#375.9(63:0), mut#377.9(63:0), mut#379.9(63:0), mut#381.9(63:0), mut#383.9(63:0), mut#385.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#386.1(63:0)' for variables 'mut#386.1(63:0), mut#388.1(63:0), mut#390.1(63:0), mut#392.1(63:0), mut#394.1(63:0), mut#396.1(63:0), mut#398.1(63:0), mut#400.1(63:0), mut#402.1(63:0), mut#404.1(63:0), mut#406.1(63:0), mut#408.1(63:0), mut#410.1(63:0), mut#412.1(63:0), mut#414.1(63:0), mut#416.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#386.10(63:0)' for variables 'mut#386.10(63:0), mut#388.10(63:0), mut#390.10(63:0), mut#392.10(63:0), mut#394.10(63:0), mut#396.10(63:0), mut#398.10(63:0), mut#400.10(63:0), mut#402.10(63:0), mut#404.10(63:0), mut#406.10(63:0), mut#408.10(63:0), mut#410.10(63:0), mut#412.10(63:0), mut#414.10(63:0), mut#416.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#386.11(63:0)' for variables 'mut#386.11(63:0), mut#388.11(63:0), mut#390.11(63:0), mut#392.11(63:0), mut#394.11(63:0), mut#396.11(63:0), mut#398.11(63:0), mut#400.11(63:0), mut#402.11(63:0), mut#404.11(63:0), mut#406.11(63:0), mut#408.11(63:0), mut#410.11(63:0), mut#412.11(63:0), mut#414.11(63:0), mut#416.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#386.12(63:0)' for variables 'mut#386.12(63:0), mut#388.12(63:0), mut#390.12(63:0), mut#392.12(63:0), mut#394.12(63:0), mut#396.12(63:0), mut#398.12(63:0), mut#400.12(63:0), mut#402.12(63:0), mut#404.12(63:0), mut#406.12(63:0), mut#408.12(63:0), mut#410.12(63:0), mut#412.12(63:0), mut#414.12(63:0), mut#416.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#386.13(63:0)' for variables 'mut#386.13(63:0), mut#388.13(63:0), mut#390.13(63:0), mut#392.13(63:0), mut#394.13(63:0), mut#396.13(63:0), mut#398.13(63:0), mut#400.13(63:0), mut#402.13(63:0), mut#404.13(63:0), mut#406.13(63:0), mut#408.13(63:0), mut#410.13(63:0), mut#412.13(63:0), mut#414.13(63:0), mut#416.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#386.14(63:0)' for variables 'mut#386.14(63:0), mut#388.14(63:0), mut#390.14(63:0), mut#392.14(63:0), mut#394.14(63:0), mut#396.14(63:0), mut#398.14(63:0), mut#400.14(63:0), mut#402.14(63:0), mut#404.14(63:0), mut#406.14(63:0), mut#408.14(63:0), mut#410.14(63:0), mut#412.14(63:0), mut#414.14(63:0), mut#416.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#386.15(63:0)' for variables 'mut#386.15(63:0), mut#388.15(63:0), mut#390.15(63:0), mut#392.15(63:0), mut#394.15(63:0), mut#396.15(63:0), mut#398.15(63:0), mut#400.15(63:0), mut#402.15(63:0), mut#404.15(63:0), mut#406.15(63:0), mut#408.15(63:0), mut#410.15(63:0), mut#412.15(63:0), mut#414.15(63:0), mut#416.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#386.2(63:0)' for variables 'mut#386.2(63:0), mut#388.2(63:0), mut#390.2(63:0), mut#392.2(63:0), mut#394.2(63:0), mut#396.2(63:0), mut#398.2(63:0), mut#400.2(63:0), mut#402.2(63:0), mut#404.2(63:0), mut#406.2(63:0), mut#408.2(63:0), mut#410.2(63:0), mut#412.2(63:0), mut#414.2(63:0), mut#416.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#386.3(63:0)' for variables 'mut#386.3(63:0), mut#388.3(63:0), mut#390.3(63:0), mut#392.3(63:0), mut#394.3(63:0), mut#396.3(63:0), mut#398.3(63:0), mut#400.3(63:0), mut#402.3(63:0), mut#404.3(63:0), mut#406.3(63:0), mut#408.3(63:0), mut#410.3(63:0), mut#412.3(63:0), mut#414.3(63:0), mut#416.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#386.4(63:0)' for variables 'mut#386.4(63:0), mut#388.4(63:0), mut#390.4(63:0), mut#392.4(63:0), mut#394.4(63:0), mut#396.4(63:0), mut#398.4(63:0), mut#400.4(63:0), mut#402.4(63:0), mut#404.4(63:0), mut#406.4(63:0), mut#408.4(63:0), mut#410.4(63:0), mut#412.4(63:0), mut#414.4(63:0), mut#416.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#386.5(63:0)' for variables 'mut#386.5(63:0), mut#388.5(63:0), mut#390.5(63:0), mut#392.5(63:0), mut#394.5(63:0), mut#396.5(63:0), mut#398.5(63:0), mut#400.5(63:0), mut#402.5(63:0), mut#404.5(63:0), mut#406.5(63:0), mut#408.5(63:0), mut#410.5(63:0), mut#412.5(63:0), mut#414.5(63:0), mut#416.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#386.6(63:0)' for variables 'mut#386.6(63:0), mut#388.6(63:0), mut#390.6(63:0), mut#392.6(63:0), mut#394.6(63:0), mut#396.6(63:0), mut#398.6(63:0), mut#400.6(63:0), mut#402.6(63:0), mut#404.6(63:0), mut#406.6(63:0), mut#408.6(63:0), mut#410.6(63:0), mut#412.6(63:0), mut#414.6(63:0), mut#416.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#386.7(63:0)' for variables 'mut#386.7(63:0), mut#388.7(63:0), mut#390.7(63:0), mut#392.7(63:0), mut#394.7(63:0), mut#396.7(63:0), mut#398.7(63:0), mut#400.7(63:0), mut#402.7(63:0), mut#404.7(63:0), mut#406.7(63:0), mut#408.7(63:0), mut#410.7(63:0), mut#412.7(63:0), mut#414.7(63:0), mut#416.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#386.8(63:0)' for variables 'mut#386.8(63:0), mut#388.8(63:0), mut#390.8(63:0), mut#392.8(63:0), mut#394.8(63:0), mut#396.8(63:0), mut#398.8(63:0), mut#400.8(63:0), mut#402.8(63:0), mut#404.8(63:0), mut#406.8(63:0), mut#408.8(63:0), mut#410.8(63:0), mut#412.8(63:0), mut#414.8(63:0), mut#416.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#386.9(63:0)' for variables 'mut#386.9(63:0), mut#388.9(63:0), mut#390.9(63:0), mut#392.9(63:0), mut#394.9(63:0), mut#396.9(63:0), mut#398.9(63:0), mut#400.9(63:0), mut#402.9(63:0), mut#404.9(63:0), mut#406.9(63:0), mut#408.9(63:0), mut#410.9(63:0), mut#412.9(63:0), mut#414.9(63:0), mut#416.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#387.1(63:0)' for variables 'mut#387.1(63:0), mut#389.1(63:0), mut#391.1(63:0), mut#393.1(63:0), mut#395.1(63:0), mut#397.1(63:0), mut#399.1(63:0), mut#401.1(63:0), mut#403.1(63:0), mut#405.1(63:0), mut#407.1(63:0), mut#409.1(63:0), mut#411.1(63:0), mut#413.1(63:0), mut#415.1(63:0), mut#417.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#387.10(63:0)' for variables 'mut#387.10(63:0), mut#389.10(63:0), mut#391.10(63:0), mut#393.10(63:0), mut#395.10(63:0), mut#397.10(63:0), mut#399.10(63:0), mut#401.10(63:0), mut#403.10(63:0), mut#405.10(63:0), mut#407.10(63:0), mut#409.10(63:0), mut#411.10(63:0), mut#413.10(63:0), mut#415.10(63:0), mut#417.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#387.11(63:0)' for variables 'mut#387.11(63:0), mut#389.11(63:0), mut#391.11(63:0), mut#393.11(63:0), mut#395.11(63:0), mut#397.11(63:0), mut#399.11(63:0), mut#401.11(63:0), mut#403.11(63:0), mut#405.11(63:0), mut#407.11(63:0), mut#409.11(63:0), mut#411.11(63:0), mut#413.11(63:0), mut#415.11(63:0), mut#417.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#387.12(63:0)' for variables 'mut#387.12(63:0), mut#389.12(63:0), mut#391.12(63:0), mut#393.12(63:0), mut#395.12(63:0), mut#397.12(63:0), mut#399.12(63:0), mut#401.12(63:0), mut#403.12(63:0), mut#405.12(63:0), mut#407.12(63:0), mut#409.12(63:0), mut#411.12(63:0), mut#413.12(63:0), mut#415.12(63:0), mut#417.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#387.13(63:0)' for variables 'mut#387.13(63:0), mut#389.13(63:0), mut#391.13(63:0), mut#393.13(63:0), mut#395.13(63:0), mut#397.13(63:0), mut#399.13(63:0), mut#401.13(63:0), mut#403.13(63:0), mut#405.13(63:0), mut#407.13(63:0), mut#409.13(63:0), mut#411.13(63:0), mut#413.13(63:0), mut#415.13(63:0), mut#417.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#387.14(63:0)' for variables 'mut#387.14(63:0), mut#389.14(63:0), mut#391.14(63:0), mut#393.14(63:0), mut#395.14(63:0), mut#397.14(63:0), mut#399.14(63:0), mut#401.14(63:0), mut#403.14(63:0), mut#405.14(63:0), mut#407.14(63:0), mut#409.14(63:0), mut#411.14(63:0), mut#413.14(63:0), mut#415.14(63:0), mut#417.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#387.15(63:0)' for variables 'mut#387.15(63:0), mut#389.15(63:0), mut#391.15(63:0), mut#393.15(63:0), mut#395.15(63:0), mut#397.15(63:0), mut#399.15(63:0), mut#401.15(63:0), mut#403.15(63:0), mut#405.15(63:0), mut#407.15(63:0), mut#409.15(63:0), mut#411.15(63:0), mut#413.15(63:0), mut#415.15(63:0), mut#417.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#387.2(63:0)' for variables 'mut#387.2(63:0), mut#389.2(63:0), mut#391.2(63:0), mut#393.2(63:0), mut#395.2(63:0), mut#397.2(63:0), mut#399.2(63:0), mut#401.2(63:0), mut#403.2(63:0), mut#405.2(63:0), mut#407.2(63:0), mut#409.2(63:0), mut#411.2(63:0), mut#413.2(63:0), mut#415.2(63:0), mut#417.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#387.3(63:0)' for variables 'mut#387.3(63:0), mut#389.3(63:0), mut#391.3(63:0), mut#393.3(63:0), mut#395.3(63:0), mut#397.3(63:0), mut#399.3(63:0), mut#401.3(63:0), mut#403.3(63:0), mut#405.3(63:0), mut#407.3(63:0), mut#409.3(63:0), mut#411.3(63:0), mut#413.3(63:0), mut#415.3(63:0), mut#417.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#387.4(63:0)' for variables 'mut#387.4(63:0), mut#389.4(63:0), mut#391.4(63:0), mut#393.4(63:0), mut#395.4(63:0), mut#397.4(63:0), mut#399.4(63:0), mut#401.4(63:0), mut#403.4(63:0), mut#405.4(63:0), mut#407.4(63:0), mut#409.4(63:0), mut#411.4(63:0), mut#413.4(63:0), mut#415.4(63:0), mut#417.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#387.5(63:0)' for variables 'mut#387.5(63:0), mut#389.5(63:0), mut#391.5(63:0), mut#393.5(63:0), mut#395.5(63:0), mut#397.5(63:0), mut#399.5(63:0), mut#401.5(63:0), mut#403.5(63:0), mut#405.5(63:0), mut#407.5(63:0), mut#409.5(63:0), mut#411.5(63:0), mut#413.5(63:0), mut#415.5(63:0), mut#417.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#387.6(63:0)' for variables 'mut#387.6(63:0), mut#389.6(63:0), mut#391.6(63:0), mut#393.6(63:0), mut#395.6(63:0), mut#397.6(63:0), mut#399.6(63:0), mut#401.6(63:0), mut#403.6(63:0), mut#405.6(63:0), mut#407.6(63:0), mut#409.6(63:0), mut#411.6(63:0), mut#413.6(63:0), mut#415.6(63:0), mut#417.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#387.7(63:0)' for variables 'mut#387.7(63:0), mut#389.7(63:0), mut#391.7(63:0), mut#393.7(63:0), mut#395.7(63:0), mut#397.7(63:0), mut#399.7(63:0), mut#401.7(63:0), mut#403.7(63:0), mut#405.7(63:0), mut#407.7(63:0), mut#409.7(63:0), mut#411.7(63:0), mut#413.7(63:0), mut#415.7(63:0), mut#417.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#387.8(63:0)' for variables 'mut#387.8(63:0), mut#389.8(63:0), mut#391.8(63:0), mut#393.8(63:0), mut#395.8(63:0), mut#397.8(63:0), mut#399.8(63:0), mut#401.8(63:0), mut#403.8(63:0), mut#405.8(63:0), mut#407.8(63:0), mut#409.8(63:0), mut#411.8(63:0), mut#413.8(63:0), mut#415.8(63:0), mut#417.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#387.9(63:0)' for variables 'mut#387.9(63:0), mut#389.9(63:0), mut#391.9(63:0), mut#393.9(63:0), mut#395.9(63:0), mut#397.9(63:0), mut#399.9(63:0), mut#401.9(63:0), mut#403.9(63:0), mut#405.9(63:0), mut#407.9(63:0), mut#409.9(63:0), mut#411.9(63:0), mut#413.9(63:0), mut#415.9(63:0), mut#417.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#418.1(63:0)' for variables 'mut#418.1(63:0), mut#420.1(63:0), mut#422.1(63:0), mut#424.1(63:0), mut#426.1(63:0), mut#428.1(63:0), mut#430.1(63:0), mut#432.1(63:0), mut#434.1(63:0), mut#436.1(63:0), mut#438.1(63:0), mut#440.1(63:0), mut#442.1(63:0), mut#444.1(63:0), mut#446.1(63:0), mut#448.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#418.10(63:0)' for variables 'mut#418.10(63:0), mut#420.10(63:0), mut#422.10(63:0), mut#424.10(63:0), mut#426.10(63:0), mut#428.10(63:0), mut#430.10(63:0), mut#432.10(63:0), mut#434.10(63:0), mut#436.10(63:0), mut#438.10(63:0), mut#440.10(63:0), mut#442.10(63:0), mut#444.10(63:0), mut#446.10(63:0), mut#448.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#418.11(63:0)' for variables 'mut#418.11(63:0), mut#420.11(63:0), mut#422.11(63:0), mut#424.11(63:0), mut#426.11(63:0), mut#428.11(63:0), mut#430.11(63:0), mut#432.11(63:0), mut#434.11(63:0), mut#436.11(63:0), mut#438.11(63:0), mut#440.11(63:0), mut#442.11(63:0), mut#444.11(63:0), mut#446.11(63:0), mut#448.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#418.12(63:0)' for variables 'mut#418.12(63:0), mut#420.12(63:0), mut#422.12(63:0), mut#424.12(63:0), mut#426.12(63:0), mut#428.12(63:0), mut#430.12(63:0), mut#432.12(63:0), mut#434.12(63:0), mut#436.12(63:0), mut#438.12(63:0), mut#440.12(63:0), mut#442.12(63:0), mut#444.12(63:0), mut#446.12(63:0), mut#448.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#418.13(63:0)' for variables 'mut#418.13(63:0), mut#420.13(63:0), mut#422.13(63:0), mut#424.13(63:0), mut#426.13(63:0), mut#428.13(63:0), mut#430.13(63:0), mut#432.13(63:0), mut#434.13(63:0), mut#436.13(63:0), mut#438.13(63:0), mut#440.13(63:0), mut#442.13(63:0), mut#444.13(63:0), mut#446.13(63:0), mut#448.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#418.14(63:0)' for variables 'mut#418.14(63:0), mut#420.14(63:0), mut#422.14(63:0), mut#424.14(63:0), mut#426.14(63:0), mut#428.14(63:0), mut#430.14(63:0), mut#432.14(63:0), mut#434.14(63:0), mut#436.14(63:0), mut#438.14(63:0), mut#440.14(63:0), mut#442.14(63:0), mut#444.14(63:0), mut#446.14(63:0), mut#448.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#418.15(63:0)' for variables 'mut#418.15(63:0), mut#420.15(63:0), mut#422.15(63:0), mut#424.15(63:0), mut#426.15(63:0), mut#428.15(63:0), mut#430.15(63:0), mut#432.15(63:0), mut#434.15(63:0), mut#436.15(63:0), mut#438.15(63:0), mut#440.15(63:0), mut#442.15(63:0), mut#444.15(63:0), mut#446.15(63:0), mut#448.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#418.2(63:0)' for variables 'mut#418.2(63:0), mut#420.2(63:0), mut#422.2(63:0), mut#424.2(63:0), mut#426.2(63:0), mut#428.2(63:0), mut#430.2(63:0), mut#432.2(63:0), mut#434.2(63:0), mut#436.2(63:0), mut#438.2(63:0), mut#440.2(63:0), mut#442.2(63:0), mut#444.2(63:0), mut#446.2(63:0), mut#448.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#418.3(63:0)' for variables 'mut#418.3(63:0), mut#420.3(63:0), mut#422.3(63:0), mut#424.3(63:0), mut#426.3(63:0), mut#428.3(63:0), mut#430.3(63:0), mut#432.3(63:0), mut#434.3(63:0), mut#436.3(63:0), mut#438.3(63:0), mut#440.3(63:0), mut#442.3(63:0), mut#444.3(63:0), mut#446.3(63:0), mut#448.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#418.4(63:0)' for variables 'mut#418.4(63:0), mut#420.4(63:0), mut#422.4(63:0), mut#424.4(63:0), mut#426.4(63:0), mut#428.4(63:0), mut#430.4(63:0), mut#432.4(63:0), mut#434.4(63:0), mut#436.4(63:0), mut#438.4(63:0), mut#440.4(63:0), mut#442.4(63:0), mut#444.4(63:0), mut#446.4(63:0), mut#448.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#418.5(63:0)' for variables 'mut#418.5(63:0), mut#420.5(63:0), mut#422.5(63:0), mut#424.5(63:0), mut#426.5(63:0), mut#428.5(63:0), mut#430.5(63:0), mut#432.5(63:0), mut#434.5(63:0), mut#436.5(63:0), mut#438.5(63:0), mut#440.5(63:0), mut#442.5(63:0), mut#444.5(63:0), mut#446.5(63:0), mut#448.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#418.6(63:0)' for variables 'mut#418.6(63:0), mut#420.6(63:0), mut#422.6(63:0), mut#424.6(63:0), mut#426.6(63:0), mut#428.6(63:0), mut#430.6(63:0), mut#432.6(63:0), mut#434.6(63:0), mut#436.6(63:0), mut#438.6(63:0), mut#440.6(63:0), mut#442.6(63:0), mut#444.6(63:0), mut#446.6(63:0), mut#448.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#418.7(63:0)' for variables 'mut#418.7(63:0), mut#420.7(63:0), mut#422.7(63:0), mut#424.7(63:0), mut#426.7(63:0), mut#428.7(63:0), mut#430.7(63:0), mut#432.7(63:0), mut#434.7(63:0), mut#436.7(63:0), mut#438.7(63:0), mut#440.7(63:0), mut#442.7(63:0), mut#444.7(63:0), mut#446.7(63:0), mut#448.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#418.8(63:0)' for variables 'mut#418.8(63:0), mut#420.8(63:0), mut#422.8(63:0), mut#424.8(63:0), mut#426.8(63:0), mut#428.8(63:0), mut#430.8(63:0), mut#432.8(63:0), mut#434.8(63:0), mut#436.8(63:0), mut#438.8(63:0), mut#440.8(63:0), mut#442.8(63:0), mut#444.8(63:0), mut#446.8(63:0), mut#448.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#418.9(63:0)' for variables 'mut#418.9(63:0), mut#420.9(63:0), mut#422.9(63:0), mut#424.9(63:0), mut#426.9(63:0), mut#428.9(63:0), mut#430.9(63:0), mut#432.9(63:0), mut#434.9(63:0), mut#436.9(63:0), mut#438.9(63:0), mut#440.9(63:0), mut#442.9(63:0), mut#444.9(63:0), mut#446.9(63:0), mut#448.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#419.1(63:0)' for variables 'mut#419.1(63:0), mut#421.1(63:0), mut#423.1(63:0), mut#425.1(63:0), mut#427.1(63:0), mut#429.1(63:0), mut#431.1(63:0), mut#433.1(63:0), mut#435.1(63:0), mut#437.1(63:0), mut#439.1(63:0), mut#441.1(63:0), mut#443.1(63:0), mut#445.1(63:0), mut#447.1(63:0), mut#449.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#419.10(63:0)' for variables 'mut#419.10(63:0), mut#421.10(63:0), mut#423.10(63:0), mut#425.10(63:0), mut#427.10(63:0), mut#429.10(63:0), mut#431.10(63:0), mut#433.10(63:0), mut#435.10(63:0), mut#437.10(63:0), mut#439.10(63:0), mut#441.10(63:0), mut#443.10(63:0), mut#445.10(63:0), mut#447.10(63:0), mut#449.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#419.11(63:0)' for variables 'mut#419.11(63:0), mut#421.11(63:0), mut#423.11(63:0), mut#425.11(63:0), mut#427.11(63:0), mut#429.11(63:0), mut#431.11(63:0), mut#433.11(63:0), mut#435.11(63:0), mut#437.11(63:0), mut#439.11(63:0), mut#441.11(63:0), mut#443.11(63:0), mut#445.11(63:0), mut#447.11(63:0), mut#449.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#419.12(63:0)' for variables 'mut#419.12(63:0), mut#421.12(63:0), mut#423.12(63:0), mut#425.12(63:0), mut#427.12(63:0), mut#429.12(63:0), mut#431.12(63:0), mut#433.12(63:0), mut#435.12(63:0), mut#437.12(63:0), mut#439.12(63:0), mut#441.12(63:0), mut#443.12(63:0), mut#445.12(63:0), mut#447.12(63:0), mut#449.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#419.13(63:0)' for variables 'mut#419.13(63:0), mut#421.13(63:0), mut#423.13(63:0), mut#425.13(63:0), mut#427.13(63:0), mut#429.13(63:0), mut#431.13(63:0), mut#433.13(63:0), mut#435.13(63:0), mut#437.13(63:0), mut#439.13(63:0), mut#441.13(63:0), mut#443.13(63:0), mut#445.13(63:0), mut#447.13(63:0), mut#449.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#419.14(63:0)' for variables 'mut#419.14(63:0), mut#421.14(63:0), mut#423.14(63:0), mut#425.14(63:0), mut#427.14(63:0), mut#429.14(63:0), mut#431.14(63:0), mut#433.14(63:0), mut#435.14(63:0), mut#437.14(63:0), mut#439.14(63:0), mut#441.14(63:0), mut#443.14(63:0), mut#445.14(63:0), mut#447.14(63:0), mut#449.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#419.15(63:0)' for variables 'mut#419.15(63:0), mut#421.15(63:0), mut#423.15(63:0), mut#425.15(63:0), mut#427.15(63:0), mut#429.15(63:0), mut#431.15(63:0), mut#433.15(63:0), mut#435.15(63:0), mut#437.15(63:0), mut#439.15(63:0), mut#441.15(63:0), mut#443.15(63:0), mut#445.15(63:0), mut#447.15(63:0), mut#449.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#419.2(63:0)' for variables 'mut#419.2(63:0), mut#421.2(63:0), mut#423.2(63:0), mut#425.2(63:0), mut#427.2(63:0), mut#429.2(63:0), mut#431.2(63:0), mut#433.2(63:0), mut#435.2(63:0), mut#437.2(63:0), mut#439.2(63:0), mut#441.2(63:0), mut#443.2(63:0), mut#445.2(63:0), mut#447.2(63:0), mut#449.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#419.3(63:0)' for variables 'mut#419.3(63:0), mut#421.3(63:0), mut#423.3(63:0), mut#425.3(63:0), mut#427.3(63:0), mut#429.3(63:0), mut#431.3(63:0), mut#433.3(63:0), mut#435.3(63:0), mut#437.3(63:0), mut#439.3(63:0), mut#441.3(63:0), mut#443.3(63:0), mut#445.3(63:0), mut#447.3(63:0), mut#449.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#419.4(63:0)' for variables 'mut#419.4(63:0), mut#421.4(63:0), mut#423.4(63:0), mut#425.4(63:0), mut#427.4(63:0), mut#429.4(63:0), mut#431.4(63:0), mut#433.4(63:0), mut#435.4(63:0), mut#437.4(63:0), mut#439.4(63:0), mut#441.4(63:0), mut#443.4(63:0), mut#445.4(63:0), mut#447.4(63:0), mut#449.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#419.5(63:0)' for variables 'mut#419.5(63:0), mut#421.5(63:0), mut#423.5(63:0), mut#425.5(63:0), mut#427.5(63:0), mut#429.5(63:0), mut#431.5(63:0), mut#433.5(63:0), mut#435.5(63:0), mut#437.5(63:0), mut#439.5(63:0), mut#441.5(63:0), mut#443.5(63:0), mut#445.5(63:0), mut#447.5(63:0), mut#449.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#419.6(63:0)' for variables 'mut#419.6(63:0), mut#421.6(63:0), mut#423.6(63:0), mut#425.6(63:0), mut#427.6(63:0), mut#429.6(63:0), mut#431.6(63:0), mut#433.6(63:0), mut#435.6(63:0), mut#437.6(63:0), mut#439.6(63:0), mut#441.6(63:0), mut#443.6(63:0), mut#445.6(63:0), mut#447.6(63:0), mut#449.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#419.7(63:0)' for variables 'mut#419.7(63:0), mut#421.7(63:0), mut#423.7(63:0), mut#425.7(63:0), mut#427.7(63:0), mut#429.7(63:0), mut#431.7(63:0), mut#433.7(63:0), mut#435.7(63:0), mut#437.7(63:0), mut#439.7(63:0), mut#441.7(63:0), mut#443.7(63:0), mut#445.7(63:0), mut#447.7(63:0), mut#449.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#419.8(63:0)' for variables 'mut#419.8(63:0), mut#421.8(63:0), mut#423.8(63:0), mut#425.8(63:0), mut#427.8(63:0), mut#429.8(63:0), mut#431.8(63:0), mut#433.8(63:0), mut#435.8(63:0), mut#437.8(63:0), mut#439.8(63:0), mut#441.8(63:0), mut#443.8(63:0), mut#445.8(63:0), mut#447.8(63:0), mut#449.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#419.9(63:0)' for variables 'mut#419.9(63:0), mut#421.9(63:0), mut#423.9(63:0), mut#425.9(63:0), mut#427.9(63:0), mut#429.9(63:0), mut#431.9(63:0), mut#433.9(63:0), mut#435.9(63:0), mut#437.9(63:0), mut#439.9(63:0), mut#441.9(63:0), mut#443.9(63:0), mut#445.9(63:0), mut#447.9(63:0), mut#449.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#450.1(63:0)' for variables 'mut#450.1(63:0), mut#452.1(63:0), mut#454.1(63:0), mut#456.1(63:0), mut#458.1(63:0), mut#460.1(63:0), mut#462.1(63:0), mut#464.1(63:0), mut#466.1(63:0), mut#468.1(63:0), mut#470.1(63:0), mut#472.1(63:0), mut#474.1(63:0), mut#476.1(63:0), mut#478.1(63:0), mut#480.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#450.10(63:0)' for variables 'mut#450.10(63:0), mut#452.10(63:0), mut#454.10(63:0), mut#456.10(63:0), mut#458.10(63:0), mut#460.10(63:0), mut#462.10(63:0), mut#464.10(63:0), mut#466.10(63:0), mut#468.10(63:0), mut#470.10(63:0), mut#472.10(63:0), mut#474.10(63:0), mut#476.10(63:0), mut#478.10(63:0), mut#480.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#450.11(63:0)' for variables 'mut#450.11(63:0), mut#452.11(63:0), mut#454.11(63:0), mut#456.11(63:0), mut#458.11(63:0), mut#460.11(63:0), mut#462.11(63:0), mut#464.11(63:0), mut#466.11(63:0), mut#468.11(63:0), mut#470.11(63:0), mut#472.11(63:0), mut#474.11(63:0), mut#476.11(63:0), mut#478.11(63:0), mut#480.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#450.12(63:0)' for variables 'mut#450.12(63:0), mut#452.12(63:0), mut#454.12(63:0), mut#456.12(63:0), mut#458.12(63:0), mut#460.12(63:0), mut#462.12(63:0), mut#464.12(63:0), mut#466.12(63:0), mut#468.12(63:0), mut#470.12(63:0), mut#472.12(63:0), mut#474.12(63:0), mut#476.12(63:0), mut#478.12(63:0), mut#480.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#450.13(63:0)' for variables 'mut#450.13(63:0), mut#452.13(63:0), mut#454.13(63:0), mut#456.13(63:0), mut#458.13(63:0), mut#460.13(63:0), mut#462.13(63:0), mut#464.13(63:0), mut#466.13(63:0), mut#468.13(63:0), mut#470.13(63:0), mut#472.13(63:0), mut#474.13(63:0), mut#476.13(63:0), mut#478.13(63:0), mut#480.13(63:0)' (15 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4334.64 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Creating shared register 'mut#450.14(63:0)' for variables 'mut#450.14(63:0), mut#452.14(63:0), mut#454.14(63:0), mut#456.14(63:0), mut#458.14(63:0), mut#460.14(63:0), mut#462.14(63:0), mut#464.14(63:0), mut#466.14(63:0), mut#468.14(63:0), mut#470.14(63:0), mut#472.14(63:0), mut#474.14(63:0), mut#476.14(63:0), mut#478.14(63:0), mut#480.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#450.15(63:0)' for variables 'mut#450.15(63:0), mut#452.15(63:0), mut#454.15(63:0), mut#456.15(63:0), mut#458.15(63:0), mut#460.15(63:0), mut#462.15(63:0), mut#464.15(63:0), mut#466.15(63:0), mut#468.15(63:0), mut#470.15(63:0), mut#472.15(63:0), mut#474.15(63:0), mut#476.15(63:0), mut#478.15(63:0), mut#480.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#450.2(63:0)' for variables 'mut#450.2(63:0), mut#452.2(63:0), mut#454.2(63:0), mut#456.2(63:0), mut#458.2(63:0), mut#460.2(63:0), mut#462.2(63:0), mut#464.2(63:0), mut#466.2(63:0), mut#468.2(63:0), mut#470.2(63:0), mut#472.2(63:0), mut#474.2(63:0), mut#476.2(63:0), mut#478.2(63:0), mut#480.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#450.3(63:0)' for variables 'mut#450.3(63:0), mut#452.3(63:0), mut#454.3(63:0), mut#456.3(63:0), mut#458.3(63:0), mut#460.3(63:0), mut#462.3(63:0), mut#464.3(63:0), mut#466.3(63:0), mut#468.3(63:0), mut#470.3(63:0), mut#472.3(63:0), mut#474.3(63:0), mut#476.3(63:0), mut#478.3(63:0), mut#480.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#450.4(63:0)' for variables 'mut#450.4(63:0), mut#452.4(63:0), mut#454.4(63:0), mut#456.4(63:0), mut#458.4(63:0), mut#460.4(63:0), mut#462.4(63:0), mut#464.4(63:0), mut#466.4(63:0), mut#468.4(63:0), mut#470.4(63:0), mut#472.4(63:0), mut#474.4(63:0), mut#476.4(63:0), mut#478.4(63:0), mut#480.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#450.5(63:0)' for variables 'mut#450.5(63:0), mut#452.5(63:0), mut#454.5(63:0), mut#456.5(63:0), mut#458.5(63:0), mut#460.5(63:0), mut#462.5(63:0), mut#464.5(63:0), mut#466.5(63:0), mut#468.5(63:0), mut#470.5(63:0), mut#472.5(63:0), mut#474.5(63:0), mut#476.5(63:0), mut#478.5(63:0), mut#480.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#450.6(63:0)' for variables 'mut#450.6(63:0), mut#452.6(63:0), mut#454.6(63:0), mut#456.6(63:0), mut#458.6(63:0), mut#460.6(63:0), mut#462.6(63:0), mut#464.6(63:0), mut#466.6(63:0), mut#468.6(63:0), mut#470.6(63:0), mut#472.6(63:0), mut#474.6(63:0), mut#476.6(63:0), mut#478.6(63:0), mut#480.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#450.7(63:0)' for variables 'mut#450.7(63:0), mut#452.7(63:0), mut#454.7(63:0), mut#456.7(63:0), mut#458.7(63:0), mut#460.7(63:0), mut#462.7(63:0), mut#464.7(63:0), mut#466.7(63:0), mut#468.7(63:0), mut#470.7(63:0), mut#472.7(63:0), mut#474.7(63:0), mut#476.7(63:0), mut#478.7(63:0), mut#480.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#450.8(63:0)' for variables 'mut#450.8(63:0), mut#452.8(63:0), mut#454.8(63:0), mut#456.8(63:0), mut#458.8(63:0), mut#460.8(63:0), mut#462.8(63:0), mut#464.8(63:0), mut#466.8(63:0), mut#468.8(63:0), mut#470.8(63:0), mut#472.8(63:0), mut#474.8(63:0), mut#476.8(63:0), mut#478.8(63:0), mut#480.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#450.9(63:0)' for variables 'mut#450.9(63:0), mut#452.9(63:0), mut#454.9(63:0), mut#456.9(63:0), mut#458.9(63:0), mut#460.9(63:0), mut#462.9(63:0), mut#464.9(63:0), mut#466.9(63:0), mut#468.9(63:0), mut#470.9(63:0), mut#472.9(63:0), mut#474.9(63:0), mut#476.9(63:0), mut#478.9(63:0), mut#480.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#451.1(63:0)' for variables 'mut#451.1(63:0), mut#453.1(63:0), mut#455.1(63:0), mut#457.1(63:0), mut#459.1(63:0), mut#461.1(63:0), mut#463.1(63:0), mut#465.1(63:0), mut#467.1(63:0), mut#469.1(63:0), mut#471.1(63:0), mut#473.1(63:0), mut#475.1(63:0), mut#477.1(63:0), mut#479.1(63:0), mut#481.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#451.10(63:0)' for variables 'mut#451.10(63:0), mut#453.10(63:0), mut#455.10(63:0), mut#457.10(63:0), mut#459.10(63:0), mut#461.10(63:0), mut#463.10(63:0), mut#465.10(63:0), mut#467.10(63:0), mut#469.10(63:0), mut#471.10(63:0), mut#473.10(63:0), mut#475.10(63:0), mut#477.10(63:0), mut#479.10(63:0), mut#481.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#451.11(63:0)' for variables 'mut#451.11(63:0), mut#453.11(63:0), mut#455.11(63:0), mut#457.11(63:0), mut#459.11(63:0), mut#461.11(63:0), mut#463.11(63:0), mut#465.11(63:0), mut#467.11(63:0), mut#469.11(63:0), mut#471.11(63:0), mut#473.11(63:0), mut#475.11(63:0), mut#477.11(63:0), mut#479.11(63:0), mut#481.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#451.12(63:0)' for variables 'mut#451.12(63:0), mut#453.12(63:0), mut#455.12(63:0), mut#457.12(63:0), mut#459.12(63:0), mut#461.12(63:0), mut#463.12(63:0), mut#465.12(63:0), mut#467.12(63:0), mut#469.12(63:0), mut#471.12(63:0), mut#473.12(63:0), mut#475.12(63:0), mut#477.12(63:0), mut#479.12(63:0), mut#481.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#451.13(63:0)' for variables 'mut#451.13(63:0), mut#453.13(63:0), mut#455.13(63:0), mut#457.13(63:0), mut#459.13(63:0), mut#461.13(63:0), mut#463.13(63:0), mut#465.13(63:0), mut#467.13(63:0), mut#469.13(63:0), mut#471.13(63:0), mut#473.13(63:0), mut#475.13(63:0), mut#477.13(63:0), mut#479.13(63:0), mut#481.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#451.14(63:0)' for variables 'mut#451.14(63:0), mut#453.14(63:0), mut#455.14(63:0), mut#457.14(63:0), mut#459.14(63:0), mut#461.14(63:0), mut#463.14(63:0), mut#465.14(63:0), mut#467.14(63:0), mut#469.14(63:0), mut#471.14(63:0), mut#473.14(63:0), mut#475.14(63:0), mut#477.14(63:0), mut#479.14(63:0), mut#481.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#451.15(63:0)' for variables 'mut#451.15(63:0), mut#453.15(63:0), mut#455.15(63:0), mut#457.15(63:0), mut#459.15(63:0), mut#461.15(63:0), mut#463.15(63:0), mut#465.15(63:0), mut#467.15(63:0), mut#469.15(63:0), mut#471.15(63:0), mut#473.15(63:0), mut#475.15(63:0), mut#477.15(63:0), mut#479.15(63:0), mut#481.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#451.2(63:0)' for variables 'mut#451.2(63:0), mut#453.2(63:0), mut#455.2(63:0), mut#457.2(63:0), mut#459.2(63:0), mut#461.2(63:0), mut#463.2(63:0), mut#465.2(63:0), mut#467.2(63:0), mut#469.2(63:0), mut#471.2(63:0), mut#473.2(63:0), mut#475.2(63:0), mut#477.2(63:0), mut#479.2(63:0), mut#481.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#451.3(63:0)' for variables 'mut#451.3(63:0), mut#453.3(63:0), mut#455.3(63:0), mut#457.3(63:0), mut#459.3(63:0), mut#461.3(63:0), mut#463.3(63:0), mut#465.3(63:0), mut#467.3(63:0), mut#469.3(63:0), mut#471.3(63:0), mut#473.3(63:0), mut#475.3(63:0), mut#477.3(63:0), mut#479.3(63:0), mut#481.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#451.4(63:0)' for variables 'mut#451.4(63:0), mut#453.4(63:0), mut#455.4(63:0), mut#457.4(63:0), mut#459.4(63:0), mut#461.4(63:0), mut#463.4(63:0), mut#465.4(63:0), mut#467.4(63:0), mut#469.4(63:0), mut#471.4(63:0), mut#473.4(63:0), mut#475.4(63:0), mut#477.4(63:0), mut#479.4(63:0), mut#481.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#451.5(63:0)' for variables 'mut#451.5(63:0), mut#453.5(63:0), mut#455.5(63:0), mut#457.5(63:0), mut#459.5(63:0), mut#461.5(63:0), mut#463.5(63:0), mut#465.5(63:0), mut#467.5(63:0), mut#469.5(63:0), mut#471.5(63:0), mut#473.5(63:0), mut#475.5(63:0), mut#477.5(63:0), mut#479.5(63:0), mut#481.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#451.6(63:0)' for variables 'mut#451.6(63:0), mut#453.6(63:0), mut#455.6(63:0), mut#457.6(63:0), mut#459.6(63:0), mut#461.6(63:0), mut#463.6(63:0), mut#465.6(63:0), mut#467.6(63:0), mut#469.6(63:0), mut#471.6(63:0), mut#473.6(63:0), mut#475.6(63:0), mut#477.6(63:0), mut#479.6(63:0), mut#481.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#451.7(63:0)' for variables 'mut#451.7(63:0), mut#453.7(63:0), mut#455.7(63:0), mut#457.7(63:0), mut#459.7(63:0), mut#461.7(63:0), mut#463.7(63:0), mut#465.7(63:0), mut#467.7(63:0), mut#469.7(63:0), mut#471.7(63:0), mut#473.7(63:0), mut#475.7(63:0), mut#477.7(63:0), mut#479.7(63:0), mut#481.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#451.8(63:0)' for variables 'mut#451.8(63:0), mut#453.8(63:0), mut#455.8(63:0), mut#457.8(63:0), mut#459.8(63:0), mut#461.8(63:0), mut#463.8(63:0), mut#465.8(63:0), mut#467.8(63:0), mut#469.8(63:0), mut#471.8(63:0), mut#473.8(63:0), mut#475.8(63:0), mut#477.8(63:0), mut#479.8(63:0), mut#481.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#451.9(63:0)' for variables 'mut#451.9(63:0), mut#453.9(63:0), mut#455.9(63:0), mut#457.9(63:0), mut#459.9(63:0), mut#461.9(63:0), mut#463.9(63:0), mut#465.9(63:0), mut#467.9(63:0), mut#469.9(63:0), mut#471.9(63:0), mut#473.9(63:0), mut#475.9(63:0), mut#477.9(63:0), mut#479.9(63:0), mut#481.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#483.1(63:0)' for variables 'mut#483.1(63:0), mut#485.1(63:0), mut#487.1(63:0), mut#489.1(63:0), mut#491.1(63:0), mut#493.1(63:0), mut#495.1(63:0), mut#497.1(63:0), mut#499.1(63:0), mut#501.1(63:0), mut#503.1(63:0), mut#505.1(63:0), mut#507.1(63:0), mut#509.1(63:0), mut#511.1(63:0), mut.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#483.10(63:0)' for variables 'mut#483.10(63:0), mut#485.10(63:0), mut#487.10(63:0), mut#489.10(63:0), mut#491.10(63:0), mut#493.10(63:0), mut#495.10(63:0), mut#497.10(63:0), mut#499.10(63:0), mut#501.10(63:0), mut#503.10(63:0), mut#505.10(63:0), mut#507.10(63:0), mut#509.10(63:0), mut#511.10(63:0), mut.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#483.11(63:0)' for variables 'mut#483.11(63:0), mut#485.11(63:0), mut#487.11(63:0), mut#489.11(63:0), mut#491.11(63:0), mut#493.11(63:0), mut#495.11(63:0), mut#497.11(63:0), mut#499.11(63:0), mut#501.11(63:0), mut#503.11(63:0), mut#505.11(63:0), mut#507.11(63:0), mut#509.11(63:0), mut#511.11(63:0), mut.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#483.12(63:0)' for variables 'mut#483.12(63:0), mut#485.12(63:0), mut#487.12(63:0), mut#489.12(63:0), mut#491.12(63:0), mut#493.12(63:0), mut#495.12(63:0), mut#497.12(63:0), mut#499.12(63:0), mut#501.12(63:0), mut#503.12(63:0), mut#505.12(63:0), mut#507.12(63:0), mut#509.12(63:0), mut#511.12(63:0), mut.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#483.13(63:0)' for variables 'mut#483.13(63:0), mut#485.13(63:0), mut#487.13(63:0), mut#489.13(63:0), mut#491.13(63:0), mut#493.13(63:0), mut#495.13(63:0), mut#497.13(63:0), mut#499.13(63:0), mut#501.13(63:0), mut#503.13(63:0), mut#505.13(63:0), mut#507.13(63:0), mut#509.13(63:0), mut#511.13(63:0), mut.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#483.14(63:0)' for variables 'mut#483.14(63:0), mut#485.14(63:0), mut#487.14(63:0), mut#489.14(63:0), mut#491.14(63:0), mut#493.14(63:0), mut#495.14(63:0), mut#497.14(63:0), mut#499.14(63:0), mut#501.14(63:0), mut#503.14(63:0), mut#505.14(63:0), mut#507.14(63:0), mut#509.14(63:0), mut#511.14(63:0), mut.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#483.15(63:0)' for variables 'mut#483.15(63:0), mut#485.15(63:0), mut#487.15(63:0), mut#489.15(63:0), mut#491.15(63:0), mut#493.15(63:0), mut#495.15(63:0), mut#497.15(63:0), mut#499.15(63:0), mut#501.15(63:0), mut#503.15(63:0), mut#505.15(63:0), mut#507.15(63:0), mut#509.15(63:0), mut#511.15(63:0), mut.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#483.2(63:0)' for variables 'mut#483.2(63:0), mut#485.2(63:0), mut#487.2(63:0), mut#489.2(63:0), mut#491.2(63:0), mut#493.2(63:0), mut#495.2(63:0), mut#497.2(63:0), mut#499.2(63:0), mut#501.2(63:0), mut#503.2(63:0), mut#505.2(63:0), mut#507.2(63:0), mut#509.2(63:0), mut#511.2(63:0), mut.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#483.3(63:0)' for variables 'mut#483.3(63:0), mut#485.3(63:0), mut#487.3(63:0), mut#489.3(63:0), mut#491.3(63:0), mut#493.3(63:0), mut#495.3(63:0), mut#497.3(63:0), mut#499.3(63:0), mut#501.3(63:0), mut#503.3(63:0), mut#505.3(63:0), mut#507.3(63:0), mut#509.3(63:0), mut#511.3(63:0), mut.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#483.4(63:0)' for variables 'mut#483.4(63:0), mut#485.4(63:0), mut#487.4(63:0), mut#489.4(63:0), mut#491.4(63:0), mut#493.4(63:0), mut#495.4(63:0), mut#497.4(63:0), mut#499.4(63:0), mut#501.4(63:0), mut#503.4(63:0), mut#505.4(63:0), mut#507.4(63:0), mut#509.4(63:0), mut#511.4(63:0), mut.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#483.5(63:0)' for variables 'mut#483.5(63:0), mut#485.5(63:0), mut#487.5(63:0), mut#489.5(63:0), mut#491.5(63:0), mut#493.5(63:0), mut#495.5(63:0), mut#497.5(63:0), mut#499.5(63:0), mut#501.5(63:0), mut#503.5(63:0), mut#505.5(63:0), mut#507.5(63:0), mut#509.5(63:0), mut#511.5(63:0), mut.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#483.6(63:0)' for variables 'mut#483.6(63:0), mut#485.6(63:0), mut#487.6(63:0), mut#489.6(63:0), mut#491.6(63:0), mut#493.6(63:0), mut#495.6(63:0), mut#497.6(63:0), mut#499.6(63:0), mut#501.6(63:0), mut#503.6(63:0), mut#505.6(63:0), mut#507.6(63:0), mut#509.6(63:0), mut#511.6(63:0), mut.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#483.7(63:0)' for variables 'mut#483.7(63:0), mut#485.7(63:0), mut#487.7(63:0), mut#489.7(63:0), mut#491.7(63:0), mut#493.7(63:0), mut#495.7(63:0), mut#497.7(63:0), mut#499.7(63:0), mut#501.7(63:0), mut#503.7(63:0), mut#505.7(63:0), mut#507.7(63:0), mut#509.7(63:0), mut#511.7(63:0), mut.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#483.8(63:0)' for variables 'mut#483.8(63:0), mut#485.8(63:0), mut#487.8(63:0), mut#489.8(63:0), mut#491.8(63:0), mut#493.8(63:0), mut#495.8(63:0), mut#497.8(63:0), mut#499.8(63:0), mut#501.8(63:0), mut#503.8(63:0), mut#505.8(63:0), mut#507.8(63:0), mut#509.8(63:0), mut#511.8(63:0), mut.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#483.9(63:0)' for variables 'mut#483.9(63:0), mut#485.9(63:0), mut#487.9(63:0), mut#489.9(63:0), mut#491.9(63:0), mut#493.9(63:0), mut#495.9(63:0), mut#497.9(63:0), mut#499.9(63:0), mut#501.9(63:0), mut#503.9(63:0), mut#505.9(63:0), mut#507.9(63:0), mut#509.9(63:0), mut#511.9(63:0), mut.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#66.1(63:0)' for variables 'mut#66.1(63:0), mut#68.1(63:0), mut#70.1(63:0), mut#72.1(63:0), mut#74.1(63:0), mut#76.1(63:0), mut#78.1(63:0), mut#80.1(63:0), mut#82.1(63:0), mut#84.1(63:0), mut#86.1(63:0), mut#88.1(63:0), mut#90.1(63:0), mut#92.1(63:0), mut#94.1(63:0), mut#96.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#66.10(63:0)' for variables 'mut#66.10(63:0), mut#68.10(63:0), mut#70.10(63:0), mut#72.10(63:0), mut#74.10(63:0), mut#76.10(63:0), mut#78.10(63:0), mut#80.10(63:0), mut#82.10(63:0), mut#84.10(63:0), mut#86.10(63:0), mut#88.10(63:0), mut#90.10(63:0), mut#92.10(63:0), mut#94.10(63:0), mut#96.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#66.11(63:0)' for variables 'mut#66.11(63:0), mut#68.11(63:0), mut#70.11(63:0), mut#72.11(63:0), mut#74.11(63:0), mut#76.11(63:0), mut#78.11(63:0), mut#80.11(63:0), mut#82.11(63:0), mut#84.11(63:0), mut#86.11(63:0), mut#88.11(63:0), mut#90.11(63:0), mut#92.11(63:0), mut#94.11(63:0), mut#96.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#66.12(63:0)' for variables 'mut#66.12(63:0), mut#68.12(63:0), mut#70.12(63:0), mut#72.12(63:0), mut#74.12(63:0), mut#76.12(63:0), mut#78.12(63:0), mut#80.12(63:0), mut#82.12(63:0), mut#84.12(63:0), mut#86.12(63:0), mut#88.12(63:0), mut#90.12(63:0), mut#92.12(63:0), mut#94.12(63:0), mut#96.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#66.13(63:0)' for variables 'mut#66.13(63:0), mut#68.13(63:0), mut#70.13(63:0), mut#72.13(63:0), mut#74.13(63:0), mut#76.13(63:0), mut#78.13(63:0), mut#80.13(63:0), mut#82.13(63:0), mut#84.13(63:0), mut#86.13(63:0), mut#88.13(63:0), mut#90.13(63:0), mut#92.13(63:0), mut#94.13(63:0), mut#96.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#66.14(63:0)' for variables 'mut#66.14(63:0), mut#68.14(63:0), mut#70.14(63:0), mut#72.14(63:0), mut#74.14(63:0), mut#76.14(63:0), mut#78.14(63:0), mut#80.14(63:0), mut#82.14(63:0), mut#84.14(63:0), mut#86.14(63:0), mut#88.14(63:0), mut#90.14(63:0), mut#92.14(63:0), mut#94.14(63:0), mut#96.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#66.15(63:0)' for variables 'mut#66.15(63:0), mut#68.15(63:0), mut#70.15(63:0), mut#72.15(63:0), mut#74.15(63:0), mut#76.15(63:0), mut#78.15(63:0), mut#80.15(63:0), mut#82.15(63:0), mut#84.15(63:0), mut#86.15(63:0), mut#88.15(63:0), mut#90.15(63:0), mut#92.15(63:0), mut#94.15(63:0), mut#96.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#66.2(63:0)' for variables 'mut#66.2(63:0), mut#68.2(63:0), mut#70.2(63:0), mut#72.2(63:0), mut#74.2(63:0), mut#76.2(63:0), mut#78.2(63:0), mut#80.2(63:0), mut#82.2(63:0), mut#84.2(63:0), mut#86.2(63:0), mut#88.2(63:0), mut#90.2(63:0), mut#92.2(63:0), mut#94.2(63:0), mut#96.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#66.3(63:0)' for variables 'mut#66.3(63:0), mut#68.3(63:0), mut#70.3(63:0), mut#72.3(63:0), mut#74.3(63:0), mut#76.3(63:0), mut#78.3(63:0), mut#80.3(63:0), mut#82.3(63:0), mut#84.3(63:0), mut#86.3(63:0), mut#88.3(63:0), mut#90.3(63:0), mut#92.3(63:0), mut#94.3(63:0), mut#96.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#66.4(63:0)' for variables 'mut#66.4(63:0), mut#68.4(63:0), mut#70.4(63:0), mut#72.4(63:0), mut#74.4(63:0), mut#76.4(63:0), mut#78.4(63:0), mut#80.4(63:0), mut#82.4(63:0), mut#84.4(63:0), mut#86.4(63:0), mut#88.4(63:0), mut#90.4(63:0), mut#92.4(63:0), mut#94.4(63:0), mut#96.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#66.5(63:0)' for variables 'mut#66.5(63:0), mut#68.5(63:0), mut#70.5(63:0), mut#72.5(63:0), mut#74.5(63:0), mut#76.5(63:0), mut#78.5(63:0), mut#80.5(63:0), mut#82.5(63:0), mut#84.5(63:0), mut#86.5(63:0), mut#88.5(63:0), mut#90.5(63:0), mut#92.5(63:0), mut#94.5(63:0), mut#96.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#66.6(63:0)' for variables 'mut#66.6(63:0), mut#68.6(63:0), mut#70.6(63:0), mut#72.6(63:0), mut#74.6(63:0), mut#76.6(63:0), mut#78.6(63:0), mut#80.6(63:0), mut#82.6(63:0), mut#84.6(63:0), mut#86.6(63:0), mut#88.6(63:0), mut#90.6(63:0), mut#92.6(63:0), mut#94.6(63:0), mut#96.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#66.7(63:0)' for variables 'mut#66.7(63:0), mut#68.7(63:0), mut#70.7(63:0), mut#72.7(63:0), mut#74.7(63:0), mut#76.7(63:0), mut#78.7(63:0), mut#80.7(63:0), mut#82.7(63:0), mut#84.7(63:0), mut#86.7(63:0), mut#88.7(63:0), mut#90.7(63:0), mut#92.7(63:0), mut#94.7(63:0), mut#96.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#66.8(63:0)' for variables 'mut#66.8(63:0), mut#68.8(63:0), mut#70.8(63:0), mut#72.8(63:0), mut#74.8(63:0), mut#76.8(63:0), mut#78.8(63:0), mut#80.8(63:0), mut#82.8(63:0), mut#84.8(63:0), mut#86.8(63:0), mut#88.8(63:0), mut#90.8(63:0), mut#92.8(63:0), mut#94.8(63:0), mut#96.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#66.9(63:0)' for variables 'mut#66.9(63:0), mut#68.9(63:0), mut#70.9(63:0), mut#72.9(63:0), mut#74.9(63:0), mut#76.9(63:0), mut#78.9(63:0), mut#80.9(63:0), mut#82.9(63:0), mut#84.9(63:0), mut#86.9(63:0), mut#88.9(63:0), mut#90.9(63:0), mut#92.9(63:0), mut#94.9(63:0), mut#96.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#67.1(63:0)' for variables 'mut#67.1(63:0), mut#69.1(63:0), mut#71.1(63:0), mut#73.1(63:0), mut#75.1(63:0), mut#77.1(63:0), mut#79.1(63:0), mut#81.1(63:0), mut#83.1(63:0), mut#85.1(63:0), mut#87.1(63:0), mut#89.1(63:0), mut#91.1(63:0), mut#93.1(63:0), mut#95.1(63:0), mut#97.1(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#67.10(63:0)' for variables 'mut#67.10(63:0), mut#69.10(63:0), mut#71.10(63:0), mut#73.10(63:0), mut#75.10(63:0), mut#77.10(63:0), mut#79.10(63:0), mut#81.10(63:0), mut#83.10(63:0), mut#85.10(63:0), mut#87.10(63:0), mut#89.10(63:0), mut#91.10(63:0), mut#93.10(63:0), mut#95.10(63:0), mut#97.10(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#67.11(63:0)' for variables 'mut#67.11(63:0), mut#69.11(63:0), mut#71.11(63:0), mut#73.11(63:0), mut#75.11(63:0), mut#77.11(63:0), mut#79.11(63:0), mut#81.11(63:0), mut#83.11(63:0), mut#85.11(63:0), mut#87.11(63:0), mut#89.11(63:0), mut#91.11(63:0), mut#93.11(63:0), mut#95.11(63:0), mut#97.11(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#67.12(63:0)' for variables 'mut#67.12(63:0), mut#69.12(63:0), mut#71.12(63:0), mut#73.12(63:0), mut#75.12(63:0), mut#77.12(63:0), mut#79.12(63:0), mut#81.12(63:0), mut#83.12(63:0), mut#85.12(63:0), mut#87.12(63:0), mut#89.12(63:0), mut#91.12(63:0), mut#93.12(63:0), mut#95.12(63:0), mut#97.12(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#67.13(63:0)' for variables 'mut#67.13(63:0), mut#69.13(63:0), mut#71.13(63:0), mut#73.13(63:0), mut#75.13(63:0), mut#77.13(63:0), mut#79.13(63:0), mut#81.13(63:0), mut#83.13(63:0), mut#85.13(63:0), mut#87.13(63:0), mut#89.13(63:0), mut#91.13(63:0), mut#93.13(63:0), mut#95.13(63:0), mut#97.13(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#67.14(63:0)' for variables 'mut#67.14(63:0), mut#69.14(63:0), mut#71.14(63:0), mut#73.14(63:0), mut#75.14(63:0), mut#77.14(63:0), mut#79.14(63:0), mut#81.14(63:0), mut#83.14(63:0), mut#85.14(63:0), mut#87.14(63:0), mut#89.14(63:0), mut#91.14(63:0), mut#93.14(63:0), mut#95.14(63:0), mut#97.14(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#67.15(63:0)' for variables 'mut#67.15(63:0), mut#69.15(63:0), mut#71.15(63:0), mut#73.15(63:0), mut#75.15(63:0), mut#77.15(63:0), mut#79.15(63:0), mut#81.15(63:0), mut#83.15(63:0), mut#85.15(63:0), mut#87.15(63:0), mut#89.15(63:0), mut#91.15(63:0), mut#93.15(63:0), mut#95.15(63:0), mut#97.15(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#67.2(63:0)' for variables 'mut#67.2(63:0), mut#69.2(63:0), mut#71.2(63:0), mut#73.2(63:0), mut#75.2(63:0), mut#77.2(63:0), mut#79.2(63:0), mut#81.2(63:0), mut#83.2(63:0), mut#85.2(63:0), mut#87.2(63:0), mut#89.2(63:0), mut#91.2(63:0), mut#93.2(63:0), mut#95.2(63:0), mut#97.2(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#67.3(63:0)' for variables 'mut#67.3(63:0), mut#69.3(63:0), mut#71.3(63:0), mut#73.3(63:0), mut#75.3(63:0), mut#77.3(63:0), mut#79.3(63:0), mut#81.3(63:0), mut#83.3(63:0), mut#85.3(63:0), mut#87.3(63:0), mut#89.3(63:0), mut#91.3(63:0), mut#93.3(63:0), mut#95.3(63:0), mut#97.3(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#67.4(63:0)' for variables 'mut#67.4(63:0), mut#69.4(63:0), mut#71.4(63:0), mut#73.4(63:0), mut#75.4(63:0), mut#77.4(63:0), mut#79.4(63:0), mut#81.4(63:0), mut#83.4(63:0), mut#85.4(63:0), mut#87.4(63:0), mut#89.4(63:0), mut#91.4(63:0), mut#93.4(63:0), mut#95.4(63:0), mut#97.4(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#67.5(63:0)' for variables 'mut#67.5(63:0), mut#69.5(63:0), mut#71.5(63:0), mut#73.5(63:0), mut#75.5(63:0), mut#77.5(63:0), mut#79.5(63:0), mut#81.5(63:0), mut#83.5(63:0), mut#85.5(63:0), mut#87.5(63:0), mut#89.5(63:0), mut#91.5(63:0), mut#93.5(63:0), mut#95.5(63:0), mut#97.5(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#67.6(63:0)' for variables 'mut#67.6(63:0), mut#69.6(63:0), mut#71.6(63:0), mut#73.6(63:0), mut#75.6(63:0), mut#77.6(63:0), mut#79.6(63:0), mut#81.6(63:0), mut#83.6(63:0), mut#85.6(63:0), mut#87.6(63:0), mut#89.6(63:0), mut#91.6(63:0), mut#93.6(63:0), mut#95.6(63:0), mut#97.6(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#67.7(63:0)' for variables 'mut#67.7(63:0), mut#69.7(63:0), mut#71.7(63:0), mut#73.7(63:0), mut#75.7(63:0), mut#77.7(63:0), mut#79.7(63:0), mut#81.7(63:0), mut#83.7(63:0), mut#85.7(63:0), mut#87.7(63:0), mut#89.7(63:0), mut#91.7(63:0), mut#93.7(63:0), mut#95.7(63:0), mut#97.7(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#67.8(63:0)' for variables 'mut#67.8(63:0), mut#69.8(63:0), mut#71.8(63:0), mut#73.8(63:0), mut#75.8(63:0), mut#77.8(63:0), mut#79.8(63:0), mut#81.8(63:0), mut#83.8(63:0), mut#85.8(63:0), mut#87.8(63:0), mut#89.8(63:0), mut#91.8(63:0), mut#93.8(63:0), mut#95.8(63:0), mut#97.8(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'mut#67.9(63:0)' for variables 'mut#67.9(63:0), mut#69.9(63:0), mut#71.9(63:0), mut#73.9(63:0), mut#75.9(63:0), mut#77.9(63:0), mut#79.9(63:0), mut#81.9(63:0), mut#83.9(63:0), mut#85.9(63:0), mut#87.9(63:0), mut#89.9(63:0), mut#91.9(63:0), mut#93.9(63:0), mut#95.9(63:0), mut#97.9(63:0)' (15 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.1' for variables 'p.sva.mut#1.1, p.sva.mut#10.1, p.sva.mut#11.1, p.sva.mut#12.1, p.sva.mut#13.1, p.sva.mut#14.1, p.sva.mut#15.1, p.sva.mut#16.1, p.sva.mut#17.1, p.sva.mut#18.1, p.sva.mut#19.1, p.sva.mut#2.1, p.sva.mut#20.1, p.sva.mut#21.1, p.sva.mut#22.1, p.sva.mut#23.1, p.sva.mut#24.1, p.sva.mut#25.1, p.sva.mut#3.1, p.sva.mut#4.1, p.sva.mut#5.1, p.sva.mut#6.1, p.sva.mut#7.1, p.sva.mut#8.1, p.sva.mut#9.1' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.10' for variables 'p.sva.mut#1.10, p.sva.mut#10.10, p.sva.mut#11.10, p.sva.mut#12.10, p.sva.mut#13.10, p.sva.mut#14.10, p.sva.mut#15.10, p.sva.mut#16.10, p.sva.mut#17.10, p.sva.mut#18.10, p.sva.mut#19.10, p.sva.mut#2.10, p.sva.mut#20.10, p.sva.mut#21.10, p.sva.mut#22.10, p.sva.mut#23.10, p.sva.mut#24.10, p.sva.mut#25.10, p.sva.mut#3.10, p.sva.mut#4.10, p.sva.mut#5.10, p.sva.mut#6.10, p.sva.mut#7.10, p.sva.mut#8.10, p.sva.mut#9.10' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.11' for variables 'p.sva.mut#1.11, p.sva.mut#10.11, p.sva.mut#11.11, p.sva.mut#12.11, p.sva.mut#13.11, p.sva.mut#14.11, p.sva.mut#15.11, p.sva.mut#16.11, p.sva.mut#17.11, p.sva.mut#18.11, p.sva.mut#19.11, p.sva.mut#2.11, p.sva.mut#20.11, p.sva.mut#21.11, p.sva.mut#22.11, p.sva.mut#23.11, p.sva.mut#24.11, p.sva.mut#25.11, p.sva.mut#3.11, p.sva.mut#4.11, p.sva.mut#5.11, p.sva.mut#6.11, p.sva.mut#7.11, p.sva.mut#8.11, p.sva.mut#9.11' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.12' for variables 'p.sva.mut#1.12, p.sva.mut#10.12, p.sva.mut#11.12, p.sva.mut#12.12, p.sva.mut#13.12, p.sva.mut#14.12, p.sva.mut#15.12, p.sva.mut#16.12, p.sva.mut#17.12, p.sva.mut#18.12, p.sva.mut#19.12, p.sva.mut#2.12, p.sva.mut#20.12, p.sva.mut#21.12, p.sva.mut#22.12, p.sva.mut#23.12, p.sva.mut#24.12, p.sva.mut#25.12, p.sva.mut#3.12, p.sva.mut#4.12, p.sva.mut#5.12, p.sva.mut#6.12, p.sva.mut#7.12, p.sva.mut#8.12, p.sva.mut#9.12' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.13' for variables 'p.sva.mut#1.13, p.sva.mut#10.13, p.sva.mut#11.13, p.sva.mut#12.13, p.sva.mut#13.13, p.sva.mut#14.13, p.sva.mut#15.13, p.sva.mut#16.13, p.sva.mut#17.13, p.sva.mut#18.13, p.sva.mut#19.13, p.sva.mut#2.13, p.sva.mut#20.13, p.sva.mut#21.13, p.sva.mut#22.13, p.sva.mut#23.13, p.sva.mut#24.13, p.sva.mut#25.13, p.sva.mut#3.13, p.sva.mut#4.13, p.sva.mut#5.13, p.sva.mut#6.13, p.sva.mut#7.13, p.sva.mut#8.13, p.sva.mut#9.13' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.14' for variables 'p.sva.mut#1.14, p.sva.mut#10.14, p.sva.mut#11.14, p.sva.mut#12.14, p.sva.mut#13.14, p.sva.mut#14.14, p.sva.mut#15.14, p.sva.mut#16.14, p.sva.mut#17.14, p.sva.mut#18.14, p.sva.mut#19.14, p.sva.mut#2.14, p.sva.mut#20.14, p.sva.mut#21.14, p.sva.mut#22.14, p.sva.mut#23.14, p.sva.mut#24.14, p.sva.mut#25.14, p.sva.mut#3.14, p.sva.mut#4.14, p.sva.mut#5.14, p.sva.mut#6.14, p.sva.mut#7.14, p.sva.mut#8.14, p.sva.mut#9.14' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.15' for variables 'p.sva.mut#1.15, p.sva.mut#10.15, p.sva.mut#11.15, p.sva.mut#12.15, p.sva.mut#13.15, p.sva.mut#14.15, p.sva.mut#15.15, p.sva.mut#16.15, p.sva.mut#17.15, p.sva.mut#18.15, p.sva.mut#19.15, p.sva.mut#2.15, p.sva.mut#20.15, p.sva.mut#21.15, p.sva.mut#22.15, p.sva.mut#23.15, p.sva.mut#24.15, p.sva.mut#25.15, p.sva.mut#3.15, p.sva.mut#4.15, p.sva.mut#5.15, p.sva.mut#6.15, p.sva.mut#7.15, p.sva.mut#8.15, p.sva.mut#9.15' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.16' for variables 'p.sva.mut#1.16, p.sva.mut#10.16, p.sva.mut#11.16, p.sva.mut#12.16, p.sva.mut#13.16, p.sva.mut#14.16, p.sva.mut#15.16, p.sva.mut#16.16, p.sva.mut#17.16, p.sva.mut#18.16, p.sva.mut#19.16, p.sva.mut#2.16, p.sva.mut#20.16, p.sva.mut#21.16, p.sva.mut#22.16, p.sva.mut#23.16, p.sva.mut#24.16, p.sva.mut#25.16, p.sva.mut#3.16, p.sva.mut#4.16, p.sva.mut#5.16, p.sva.mut#6.16, p.sva.mut#7.16, p.sva.mut#8.16, p.sva.mut#9.16' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.17' for variables 'p.sva.mut#1.17, p.sva.mut#10.17, p.sva.mut#11.17, p.sva.mut#12.17, p.sva.mut#13.17, p.sva.mut#14.17, p.sva.mut#15.17, p.sva.mut#16.17, p.sva.mut#17.17, p.sva.mut#18.17, p.sva.mut#19.17, p.sva.mut#2.17, p.sva.mut#20.17, p.sva.mut#21.17, p.sva.mut#22.17, p.sva.mut#23.17, p.sva.mut#24.17, p.sva.mut#25.17, p.sva.mut#3.17, p.sva.mut#4.17, p.sva.mut#5.17, p.sva.mut#6.17, p.sva.mut#7.17, p.sva.mut#8.17, p.sva.mut#9.17' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.18' for variables 'p.sva.mut#1.18, p.sva.mut#10.18, p.sva.mut#11.18, p.sva.mut#12.18, p.sva.mut#13.18, p.sva.mut#14.18, p.sva.mut#15.18, p.sva.mut#16.18, p.sva.mut#17.18, p.sva.mut#18.18, p.sva.mut#19.18, p.sva.mut#2.18, p.sva.mut#20.18, p.sva.mut#21.18, p.sva.mut#22.18, p.sva.mut#23.18, p.sva.mut#24.18, p.sva.mut#25.18, p.sva.mut#3.18, p.sva.mut#4.18, p.sva.mut#5.18, p.sva.mut#6.18, p.sva.mut#7.18, p.sva.mut#8.18, p.sva.mut#9.18' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.19' for variables 'p.sva.mut#1.19, p.sva.mut#10.19, p.sva.mut#11.19, p.sva.mut#12.19, p.sva.mut#13.19, p.sva.mut#14.19, p.sva.mut#15.19, p.sva.mut#16.19, p.sva.mut#17.19, p.sva.mut#18.19, p.sva.mut#19.19, p.sva.mut#2.19, p.sva.mut#20.19, p.sva.mut#21.19, p.sva.mut#22.19, p.sva.mut#23.19, p.sva.mut#24.19, p.sva.mut#25.19, p.sva.mut#3.19, p.sva.mut#4.19, p.sva.mut#5.19, p.sva.mut#6.19, p.sva.mut#7.19, p.sva.mut#8.19, p.sva.mut#9.19' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.2' for variables 'p.sva.mut#1.2, p.sva.mut#10.2, p.sva.mut#11.2, p.sva.mut#12.2, p.sva.mut#13.2, p.sva.mut#14.2, p.sva.mut#15.2, p.sva.mut#16.2, p.sva.mut#17.2, p.sva.mut#18.2, p.sva.mut#19.2, p.sva.mut#2.2, p.sva.mut#20.2, p.sva.mut#21.2, p.sva.mut#22.2, p.sva.mut#23.2, p.sva.mut#24.2, p.sva.mut#25.2, p.sva.mut#3.2, p.sva.mut#4.2, p.sva.mut#5.2, p.sva.mut#6.2, p.sva.mut#7.2, p.sva.mut#8.2, p.sva.mut#9.2' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.20' for variables 'p.sva.mut#1.20, p.sva.mut#10.20, p.sva.mut#11.20, p.sva.mut#12.20, p.sva.mut#13.20, p.sva.mut#14.20, p.sva.mut#15.20, p.sva.mut#16.20, p.sva.mut#17.20, p.sva.mut#18.20, p.sva.mut#19.20, p.sva.mut#2.20, p.sva.mut#20.20, p.sva.mut#21.20, p.sva.mut#22.20, p.sva.mut#23.20, p.sva.mut#24.20, p.sva.mut#25.20, p.sva.mut#3.20, p.sva.mut#4.20, p.sva.mut#5.20, p.sva.mut#6.20, p.sva.mut#7.20, p.sva.mut#8.20, p.sva.mut#9.20' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.21' for variables 'p.sva.mut#1.21, p.sva.mut#10.21, p.sva.mut#11.21, p.sva.mut#12.21, p.sva.mut#13.21, p.sva.mut#14.21, p.sva.mut#15.21, p.sva.mut#16.21, p.sva.mut#17.21, p.sva.mut#18.21, p.sva.mut#19.21, p.sva.mut#2.21, p.sva.mut#20.21, p.sva.mut#21.21, p.sva.mut#22.21, p.sva.mut#23.21, p.sva.mut#24.21, p.sva.mut#25.21, p.sva.mut#3.21, p.sva.mut#4.21, p.sva.mut#5.21, p.sva.mut#6.21, p.sva.mut#7.21, p.sva.mut#8.21, p.sva.mut#9.21' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.22' for variables 'p.sva.mut#1.22, p.sva.mut#10.22, p.sva.mut#11.22, p.sva.mut#12.22, p.sva.mut#13.22, p.sva.mut#14.22, p.sva.mut#15.22, p.sva.mut#16.22, p.sva.mut#17.22, p.sva.mut#18.22, p.sva.mut#19.22, p.sva.mut#2.22, p.sva.mut#20.22, p.sva.mut#21.22, p.sva.mut#22.22, p.sva.mut#23.22, p.sva.mut#24.22, p.sva.mut#25.22, p.sva.mut#3.22, p.sva.mut#4.22, p.sva.mut#5.22, p.sva.mut#6.22, p.sva.mut#7.22, p.sva.mut#8.22, p.sva.mut#9.22' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.23' for variables 'p.sva.mut#1.23, p.sva.mut#10.23, p.sva.mut#11.23, p.sva.mut#12.23, p.sva.mut#13.23, p.sva.mut#14.23, p.sva.mut#15.23, p.sva.mut#16.23, p.sva.mut#17.23, p.sva.mut#18.23, p.sva.mut#19.23, p.sva.mut#2.23, p.sva.mut#20.23, p.sva.mut#21.23, p.sva.mut#22.23, p.sva.mut#23.23, p.sva.mut#24.23, p.sva.mut#25.23, p.sva.mut#3.23, p.sva.mut#4.23, p.sva.mut#5.23, p.sva.mut#6.23, p.sva.mut#7.23, p.sva.mut#8.23, p.sva.mut#9.23' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.24' for variables 'p.sva.mut#1.24, p.sva.mut#10.24, p.sva.mut#11.24, p.sva.mut#12.24, p.sva.mut#13.24, p.sva.mut#14.24, p.sva.mut#15.24, p.sva.mut#16.24, p.sva.mut#17.24, p.sva.mut#18.24, p.sva.mut#19.24, p.sva.mut#2.24, p.sva.mut#20.24, p.sva.mut#21.24, p.sva.mut#22.24, p.sva.mut#23.24, p.sva.mut#24.24, p.sva.mut#25.24, p.sva.mut#3.24, p.sva.mut#4.24, p.sva.mut#5.24, p.sva.mut#6.24, p.sva.mut#7.24, p.sva.mut#8.24, p.sva.mut#9.24' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.3' for variables 'p.sva.mut#1.3, p.sva.mut#10.3, p.sva.mut#11.3, p.sva.mut#12.3, p.sva.mut#13.3, p.sva.mut#14.3, p.sva.mut#15.3, p.sva.mut#16.3, p.sva.mut#17.3, p.sva.mut#18.3, p.sva.mut#19.3, p.sva.mut#2.3, p.sva.mut#20.3, p.sva.mut#21.3, p.sva.mut#22.3, p.sva.mut#23.3, p.sva.mut#24.3, p.sva.mut#25.3, p.sva.mut#3.3, p.sva.mut#4.3, p.sva.mut#5.3, p.sva.mut#6.3, p.sva.mut#7.3, p.sva.mut#8.3, p.sva.mut#9.3' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.4' for variables 'p.sva.mut#1.4, p.sva.mut#10.4, p.sva.mut#11.4, p.sva.mut#12.4, p.sva.mut#13.4, p.sva.mut#14.4, p.sva.mut#15.4, p.sva.mut#16.4, p.sva.mut#17.4, p.sva.mut#18.4, p.sva.mut#19.4, p.sva.mut#2.4, p.sva.mut#20.4, p.sva.mut#21.4, p.sva.mut#22.4, p.sva.mut#23.4, p.sva.mut#24.4, p.sva.mut#25.4, p.sva.mut#3.4, p.sva.mut#4.4, p.sva.mut#5.4, p.sva.mut#6.4, p.sva.mut#7.4, p.sva.mut#8.4, p.sva.mut#9.4' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.5' for variables 'p.sva.mut#1.5, p.sva.mut#10.5, p.sva.mut#11.5, p.sva.mut#12.5, p.sva.mut#13.5, p.sva.mut#14.5, p.sva.mut#15.5, p.sva.mut#16.5, p.sva.mut#17.5, p.sva.mut#18.5, p.sva.mut#19.5, p.sva.mut#2.5, p.sva.mut#20.5, p.sva.mut#21.5, p.sva.mut#22.5, p.sva.mut#23.5, p.sva.mut#24.5, p.sva.mut#25.5, p.sva.mut#3.5, p.sva.mut#4.5, p.sva.mut#5.5, p.sva.mut#6.5, p.sva.mut#7.5, p.sva.mut#8.5, p.sva.mut#9.5' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.6' for variables 'p.sva.mut#1.6, p.sva.mut#10.6, p.sva.mut#11.6, p.sva.mut#12.6, p.sva.mut#13.6, p.sva.mut#14.6, p.sva.mut#15.6, p.sva.mut#16.6, p.sva.mut#17.6, p.sva.mut#18.6, p.sva.mut#19.6, p.sva.mut#2.6, p.sva.mut#20.6, p.sva.mut#21.6, p.sva.mut#22.6, p.sva.mut#23.6, p.sva.mut#24.6, p.sva.mut#25.6, p.sva.mut#3.6, p.sva.mut#4.6, p.sva.mut#5.6, p.sva.mut#6.6, p.sva.mut#7.6, p.sva.mut#8.6, p.sva.mut#9.6' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.7' for variables 'p.sva.mut#1.7, p.sva.mut#10.7, p.sva.mut#11.7, p.sva.mut#12.7, p.sva.mut#13.7, p.sva.mut#14.7, p.sva.mut#15.7, p.sva.mut#16.7, p.sva.mut#17.7, p.sva.mut#18.7, p.sva.mut#19.7, p.sva.mut#2.7, p.sva.mut#20.7, p.sva.mut#21.7, p.sva.mut#22.7, p.sva.mut#23.7, p.sva.mut#24.7, p.sva.mut#25.7, p.sva.mut#3.7, p.sva.mut#4.7, p.sva.mut#5.7, p.sva.mut#6.7, p.sva.mut#7.7, p.sva.mut#8.7, p.sva.mut#9.7' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.8' for variables 'p.sva.mut#1.8, p.sva.mut#10.8, p.sva.mut#11.8, p.sva.mut#12.8, p.sva.mut#13.8, p.sva.mut#14.8, p.sva.mut#15.8, p.sva.mut#16.8, p.sva.mut#17.8, p.sva.mut#18.8, p.sva.mut#19.8, p.sva.mut#2.8, p.sva.mut#20.8, p.sva.mut#21.8, p.sva.mut#22.8, p.sva.mut#23.8, p.sva.mut#24.8, p.sva.mut#25.8, p.sva.mut#3.8, p.sva.mut#4.8, p.sva.mut#5.8, p.sva.mut#6.8, p.sva.mut#7.8, p.sva.mut#8.8, p.sva.mut#9.8' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#1.9' for variables 'p.sva.mut#1.9, p.sva.mut#10.9, p.sva.mut#11.9, p.sva.mut#12.9, p.sva.mut#13.9, p.sva.mut#14.9, p.sva.mut#15.9, p.sva.mut#16.9, p.sva.mut#17.9, p.sva.mut#18.9, p.sva.mut#19.9, p.sva.mut#2.9, p.sva.mut#20.9, p.sva.mut#21.9, p.sva.mut#22.9, p.sva.mut#23.9, p.sva.mut#24.9, p.sva.mut#25.9, p.sva.mut#3.9, p.sva.mut#4.9, p.sva.mut#5.9, p.sva.mut#6.9, p.sva.mut#7.9, p.sva.mut#8.9, p.sva.mut#9.9' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.1' for variables 'p.sva.mut#100.1, p.sva.mut#76.1, p.sva.mut#77.1, p.sva.mut#78.1, p.sva.mut#79.1, p.sva.mut#80.1, p.sva.mut#81.1, p.sva.mut#82.1, p.sva.mut#83.1, p.sva.mut#84.1, p.sva.mut#85.1, p.sva.mut#86.1, p.sva.mut#87.1, p.sva.mut#88.1, p.sva.mut#89.1, p.sva.mut#90.1, p.sva.mut#91.1, p.sva.mut#92.1, p.sva.mut#93.1, p.sva.mut#94.1, p.sva.mut#95.1, p.sva.mut#96.1, p.sva.mut#97.1, p.sva.mut#98.1, p.sva.mut#99.1' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.10' for variables 'p.sva.mut#100.10, p.sva.mut#76.10, p.sva.mut#77.10, p.sva.mut#78.10, p.sva.mut#79.10, p.sva.mut#80.10, p.sva.mut#81.10, p.sva.mut#82.10, p.sva.mut#83.10, p.sva.mut#84.10, p.sva.mut#85.10, p.sva.mut#86.10, p.sva.mut#87.10, p.sva.mut#88.10, p.sva.mut#89.10, p.sva.mut#90.10, p.sva.mut#91.10, p.sva.mut#92.10, p.sva.mut#93.10, p.sva.mut#94.10, p.sva.mut#95.10, p.sva.mut#96.10, p.sva.mut#97.10, p.sva.mut#98.10, p.sva.mut#99.10' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.11' for variables 'p.sva.mut#100.11, p.sva.mut#76.11, p.sva.mut#77.11, p.sva.mut#78.11, p.sva.mut#79.11, p.sva.mut#80.11, p.sva.mut#81.11, p.sva.mut#82.11, p.sva.mut#83.11, p.sva.mut#84.11, p.sva.mut#85.11, p.sva.mut#86.11, p.sva.mut#87.11, p.sva.mut#88.11, p.sva.mut#89.11, p.sva.mut#90.11, p.sva.mut#91.11, p.sva.mut#92.11, p.sva.mut#93.11, p.sva.mut#94.11, p.sva.mut#95.11, p.sva.mut#96.11, p.sva.mut#97.11, p.sva.mut#98.11, p.sva.mut#99.11' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.12' for variables 'p.sva.mut#100.12, p.sva.mut#76.12, p.sva.mut#77.12, p.sva.mut#78.12, p.sva.mut#79.12, p.sva.mut#80.12, p.sva.mut#81.12, p.sva.mut#82.12, p.sva.mut#83.12, p.sva.mut#84.12, p.sva.mut#85.12, p.sva.mut#86.12, p.sva.mut#87.12, p.sva.mut#88.12, p.sva.mut#89.12, p.sva.mut#90.12, p.sva.mut#91.12, p.sva.mut#92.12, p.sva.mut#93.12, p.sva.mut#94.12, p.sva.mut#95.12, p.sva.mut#96.12, p.sva.mut#97.12, p.sva.mut#98.12, p.sva.mut#99.12' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.13' for variables 'p.sva.mut#100.13, p.sva.mut#76.13, p.sva.mut#77.13, p.sva.mut#78.13, p.sva.mut#79.13, p.sva.mut#80.13, p.sva.mut#81.13, p.sva.mut#82.13, p.sva.mut#83.13, p.sva.mut#84.13, p.sva.mut#85.13, p.sva.mut#86.13, p.sva.mut#87.13, p.sva.mut#88.13, p.sva.mut#89.13, p.sva.mut#90.13, p.sva.mut#91.13, p.sva.mut#92.13, p.sva.mut#93.13, p.sva.mut#94.13, p.sva.mut#95.13, p.sva.mut#96.13, p.sva.mut#97.13, p.sva.mut#98.13, p.sva.mut#99.13' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.14' for variables 'p.sva.mut#100.14, p.sva.mut#76.14, p.sva.mut#77.14, p.sva.mut#78.14, p.sva.mut#79.14, p.sva.mut#80.14, p.sva.mut#81.14, p.sva.mut#82.14, p.sva.mut#83.14, p.sva.mut#84.14, p.sva.mut#85.14, p.sva.mut#86.14, p.sva.mut#87.14, p.sva.mut#88.14, p.sva.mut#89.14, p.sva.mut#90.14, p.sva.mut#91.14, p.sva.mut#92.14, p.sva.mut#93.14, p.sva.mut#94.14, p.sva.mut#95.14, p.sva.mut#96.14, p.sva.mut#97.14, p.sva.mut#98.14, p.sva.mut#99.14' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.15' for variables 'p.sva.mut#100.15, p.sva.mut#76.15, p.sva.mut#77.15, p.sva.mut#78.15, p.sva.mut#79.15, p.sva.mut#80.15, p.sva.mut#81.15, p.sva.mut#82.15, p.sva.mut#83.15, p.sva.mut#84.15, p.sva.mut#85.15, p.sva.mut#86.15, p.sva.mut#87.15, p.sva.mut#88.15, p.sva.mut#89.15, p.sva.mut#90.15, p.sva.mut#91.15, p.sva.mut#92.15, p.sva.mut#93.15, p.sva.mut#94.15, p.sva.mut#95.15, p.sva.mut#96.15, p.sva.mut#97.15, p.sva.mut#98.15, p.sva.mut#99.15' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.16' for variables 'p.sva.mut#100.16, p.sva.mut#76.16, p.sva.mut#77.16, p.sva.mut#78.16, p.sva.mut#79.16, p.sva.mut#80.16, p.sva.mut#81.16, p.sva.mut#82.16, p.sva.mut#83.16, p.sva.mut#84.16, p.sva.mut#85.16, p.sva.mut#86.16, p.sva.mut#87.16, p.sva.mut#88.16, p.sva.mut#89.16, p.sva.mut#90.16, p.sva.mut#91.16, p.sva.mut#92.16, p.sva.mut#93.16, p.sva.mut#94.16, p.sva.mut#95.16, p.sva.mut#96.16, p.sva.mut#97.16, p.sva.mut#98.16, p.sva.mut#99.16' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.17' for variables 'p.sva.mut#100.17, p.sva.mut#76.17, p.sva.mut#77.17, p.sva.mut#78.17, p.sva.mut#79.17, p.sva.mut#80.17, p.sva.mut#81.17, p.sva.mut#82.17, p.sva.mut#83.17, p.sva.mut#84.17, p.sva.mut#85.17, p.sva.mut#86.17, p.sva.mut#87.17, p.sva.mut#88.17, p.sva.mut#89.17, p.sva.mut#90.17, p.sva.mut#91.17, p.sva.mut#92.17, p.sva.mut#93.17, p.sva.mut#94.17, p.sva.mut#95.17, p.sva.mut#96.17, p.sva.mut#97.17, p.sva.mut#98.17, p.sva.mut#99.17' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.18' for variables 'p.sva.mut#100.18, p.sva.mut#76.18, p.sva.mut#77.18, p.sva.mut#78.18, p.sva.mut#79.18, p.sva.mut#80.18, p.sva.mut#81.18, p.sva.mut#82.18, p.sva.mut#83.18, p.sva.mut#84.18, p.sva.mut#85.18, p.sva.mut#86.18, p.sva.mut#87.18, p.sva.mut#88.18, p.sva.mut#89.18, p.sva.mut#90.18, p.sva.mut#91.18, p.sva.mut#92.18, p.sva.mut#93.18, p.sva.mut#94.18, p.sva.mut#95.18, p.sva.mut#96.18, p.sva.mut#97.18, p.sva.mut#98.18, p.sva.mut#99.18' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.19' for variables 'p.sva.mut#100.19, p.sva.mut#76.19, p.sva.mut#77.19, p.sva.mut#78.19, p.sva.mut#79.19, p.sva.mut#80.19, p.sva.mut#81.19, p.sva.mut#82.19, p.sva.mut#83.19, p.sva.mut#84.19, p.sva.mut#85.19, p.sva.mut#86.19, p.sva.mut#87.19, p.sva.mut#88.19, p.sva.mut#89.19, p.sva.mut#90.19, p.sva.mut#91.19, p.sva.mut#92.19, p.sva.mut#93.19, p.sva.mut#94.19, p.sva.mut#95.19, p.sva.mut#96.19, p.sva.mut#97.19, p.sva.mut#98.19, p.sva.mut#99.19' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.2' for variables 'p.sva.mut#100.2, p.sva.mut#76.2, p.sva.mut#77.2, p.sva.mut#78.2, p.sva.mut#79.2, p.sva.mut#80.2, p.sva.mut#81.2, p.sva.mut#82.2, p.sva.mut#83.2, p.sva.mut#84.2, p.sva.mut#85.2, p.sva.mut#86.2, p.sva.mut#87.2, p.sva.mut#88.2, p.sva.mut#89.2, p.sva.mut#90.2, p.sva.mut#91.2, p.sva.mut#92.2, p.sva.mut#93.2, p.sva.mut#94.2, p.sva.mut#95.2, p.sva.mut#96.2, p.sva.mut#97.2, p.sva.mut#98.2, p.sva.mut#99.2' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.20' for variables 'p.sva.mut#100.20, p.sva.mut#76.20, p.sva.mut#77.20, p.sva.mut#78.20, p.sva.mut#79.20, p.sva.mut#80.20, p.sva.mut#81.20, p.sva.mut#82.20, p.sva.mut#83.20, p.sva.mut#84.20, p.sva.mut#85.20, p.sva.mut#86.20, p.sva.mut#87.20, p.sva.mut#88.20, p.sva.mut#89.20, p.sva.mut#90.20, p.sva.mut#91.20, p.sva.mut#92.20, p.sva.mut#93.20, p.sva.mut#94.20, p.sva.mut#95.20, p.sva.mut#96.20, p.sva.mut#97.20, p.sva.mut#98.20, p.sva.mut#99.20' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.21' for variables 'p.sva.mut#100.21, p.sva.mut#76.21, p.sva.mut#77.21, p.sva.mut#78.21, p.sva.mut#79.21, p.sva.mut#80.21, p.sva.mut#81.21, p.sva.mut#82.21, p.sva.mut#83.21, p.sva.mut#84.21, p.sva.mut#85.21, p.sva.mut#86.21, p.sva.mut#87.21, p.sva.mut#88.21, p.sva.mut#89.21, p.sva.mut#90.21, p.sva.mut#91.21, p.sva.mut#92.21, p.sva.mut#93.21, p.sva.mut#94.21, p.sva.mut#95.21, p.sva.mut#96.21, p.sva.mut#97.21, p.sva.mut#98.21, p.sva.mut#99.21' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.22' for variables 'p.sva.mut#100.22, p.sva.mut#76.22, p.sva.mut#77.22, p.sva.mut#78.22, p.sva.mut#79.22, p.sva.mut#80.22, p.sva.mut#81.22, p.sva.mut#82.22, p.sva.mut#83.22, p.sva.mut#84.22, p.sva.mut#85.22, p.sva.mut#86.22, p.sva.mut#87.22, p.sva.mut#88.22, p.sva.mut#89.22, p.sva.mut#90.22, p.sva.mut#91.22, p.sva.mut#92.22, p.sva.mut#93.22, p.sva.mut#94.22, p.sva.mut#95.22, p.sva.mut#96.22, p.sva.mut#97.22, p.sva.mut#98.22, p.sva.mut#99.22' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.23' for variables 'p.sva.mut#100.23, p.sva.mut#76.23, p.sva.mut#77.23, p.sva.mut#78.23, p.sva.mut#79.23, p.sva.mut#80.23, p.sva.mut#81.23, p.sva.mut#82.23, p.sva.mut#83.23, p.sva.mut#84.23, p.sva.mut#85.23, p.sva.mut#86.23, p.sva.mut#87.23, p.sva.mut#88.23, p.sva.mut#89.23, p.sva.mut#90.23, p.sva.mut#91.23, p.sva.mut#92.23, p.sva.mut#93.23, p.sva.mut#94.23, p.sva.mut#95.23, p.sva.mut#96.23, p.sva.mut#97.23, p.sva.mut#98.23, p.sva.mut#99.23' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.24' for variables 'p.sva.mut#100.24, p.sva.mut#76.24, p.sva.mut#77.24, p.sva.mut#78.24, p.sva.mut#79.24, p.sva.mut#80.24, p.sva.mut#81.24, p.sva.mut#82.24, p.sva.mut#83.24, p.sva.mut#84.24, p.sva.mut#85.24, p.sva.mut#86.24, p.sva.mut#87.24, p.sva.mut#88.24, p.sva.mut#89.24, p.sva.mut#90.24, p.sva.mut#91.24, p.sva.mut#92.24, p.sva.mut#93.24, p.sva.mut#94.24, p.sva.mut#95.24, p.sva.mut#96.24, p.sva.mut#97.24, p.sva.mut#98.24, p.sva.mut#99.24' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.3' for variables 'p.sva.mut#100.3, p.sva.mut#76.3, p.sva.mut#77.3, p.sva.mut#78.3, p.sva.mut#79.3, p.sva.mut#80.3, p.sva.mut#81.3, p.sva.mut#82.3, p.sva.mut#83.3, p.sva.mut#84.3, p.sva.mut#85.3, p.sva.mut#86.3, p.sva.mut#87.3, p.sva.mut#88.3, p.sva.mut#89.3, p.sva.mut#90.3, p.sva.mut#91.3, p.sva.mut#92.3, p.sva.mut#93.3, p.sva.mut#94.3, p.sva.mut#95.3, p.sva.mut#96.3, p.sva.mut#97.3, p.sva.mut#98.3, p.sva.mut#99.3' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.4' for variables 'p.sva.mut#100.4, p.sva.mut#76.4, p.sva.mut#77.4, p.sva.mut#78.4, p.sva.mut#79.4, p.sva.mut#80.4, p.sva.mut#81.4, p.sva.mut#82.4, p.sva.mut#83.4, p.sva.mut#84.4, p.sva.mut#85.4, p.sva.mut#86.4, p.sva.mut#87.4, p.sva.mut#88.4, p.sva.mut#89.4, p.sva.mut#90.4, p.sva.mut#91.4, p.sva.mut#92.4, p.sva.mut#93.4, p.sva.mut#94.4, p.sva.mut#95.4, p.sva.mut#96.4, p.sva.mut#97.4, p.sva.mut#98.4, p.sva.mut#99.4' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.5' for variables 'p.sva.mut#100.5, p.sva.mut#76.5, p.sva.mut#77.5, p.sva.mut#78.5, p.sva.mut#79.5, p.sva.mut#80.5, p.sva.mut#81.5, p.sva.mut#82.5, p.sva.mut#83.5, p.sva.mut#84.5, p.sva.mut#85.5, p.sva.mut#86.5, p.sva.mut#87.5, p.sva.mut#88.5, p.sva.mut#89.5, p.sva.mut#90.5, p.sva.mut#91.5, p.sva.mut#92.5, p.sva.mut#93.5, p.sva.mut#94.5, p.sva.mut#95.5, p.sva.mut#96.5, p.sva.mut#97.5, p.sva.mut#98.5, p.sva.mut#99.5' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.6' for variables 'p.sva.mut#100.6, p.sva.mut#76.6, p.sva.mut#77.6, p.sva.mut#78.6, p.sva.mut#79.6, p.sva.mut#80.6, p.sva.mut#81.6, p.sva.mut#82.6, p.sva.mut#83.6, p.sva.mut#84.6, p.sva.mut#85.6, p.sva.mut#86.6, p.sva.mut#87.6, p.sva.mut#88.6, p.sva.mut#89.6, p.sva.mut#90.6, p.sva.mut#91.6, p.sva.mut#92.6, p.sva.mut#93.6, p.sva.mut#94.6, p.sva.mut#95.6, p.sva.mut#96.6, p.sva.mut#97.6, p.sva.mut#98.6, p.sva.mut#99.6' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.7' for variables 'p.sva.mut#100.7, p.sva.mut#76.7, p.sva.mut#77.7, p.sva.mut#78.7, p.sva.mut#79.7, p.sva.mut#80.7, p.sva.mut#81.7, p.sva.mut#82.7, p.sva.mut#83.7, p.sva.mut#84.7, p.sva.mut#85.7, p.sva.mut#86.7, p.sva.mut#87.7, p.sva.mut#88.7, p.sva.mut#89.7, p.sva.mut#90.7, p.sva.mut#91.7, p.sva.mut#92.7, p.sva.mut#93.7, p.sva.mut#94.7, p.sva.mut#95.7, p.sva.mut#96.7, p.sva.mut#97.7, p.sva.mut#98.7, p.sva.mut#99.7' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.8' for variables 'p.sva.mut#100.8, p.sva.mut#76.8, p.sva.mut#77.8, p.sva.mut#78.8, p.sva.mut#79.8, p.sva.mut#80.8, p.sva.mut#81.8, p.sva.mut#82.8, p.sva.mut#83.8, p.sva.mut#84.8, p.sva.mut#85.8, p.sva.mut#86.8, p.sva.mut#87.8, p.sva.mut#88.8, p.sva.mut#89.8, p.sva.mut#90.8, p.sva.mut#91.8, p.sva.mut#92.8, p.sva.mut#93.8, p.sva.mut#94.8, p.sva.mut#95.8, p.sva.mut#96.8, p.sva.mut#97.8, p.sva.mut#98.8, p.sva.mut#99.8' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#100.9' for variables 'p.sva.mut#100.9, p.sva.mut#76.9, p.sva.mut#77.9, p.sva.mut#78.9, p.sva.mut#79.9, p.sva.mut#80.9, p.sva.mut#81.9, p.sva.mut#82.9, p.sva.mut#83.9, p.sva.mut#84.9, p.sva.mut#85.9, p.sva.mut#86.9, p.sva.mut#87.9, p.sva.mut#88.9, p.sva.mut#89.9, p.sva.mut#90.9, p.sva.mut#91.9, p.sva.mut#92.9, p.sva.mut#93.9, p.sva.mut#94.9, p.sva.mut#95.9, p.sva.mut#96.9, p.sva.mut#97.9, p.sva.mut#98.9, p.sva.mut#99.9' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.1' for variables 'p.sva.mut#101.1, p.sva.mut#102.1, p.sva.mut#103.1, p.sva.mut#104.1, p.sva.mut#105.1, p.sva.mut#106.1, p.sva.mut#107.1, p.sva.mut#108.1, p.sva.mut#109.1, p.sva.mut#110.1, p.sva.mut#111.1, p.sva.mut#112.1, p.sva.mut#113.1, p.sva.mut#114.1, p.sva.mut#115.1, p.sva.mut#116.1, p.sva.mut#117.1, p.sva.mut#118.1, p.sva.mut#119.1, p.sva.mut#120.1, p.sva.mut#121.1, p.sva.mut#122.1, p.sva.mut#123.1, p.sva.mut#124.1, p.sva.mut#125.1' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.10' for variables 'p.sva.mut#101.10, p.sva.mut#102.10, p.sva.mut#103.10, p.sva.mut#104.10, p.sva.mut#105.10, p.sva.mut#106.10, p.sva.mut#107.10, p.sva.mut#108.10, p.sva.mut#109.10, p.sva.mut#110.10, p.sva.mut#111.10, p.sva.mut#112.10, p.sva.mut#113.10, p.sva.mut#114.10, p.sva.mut#115.10, p.sva.mut#116.10, p.sva.mut#117.10, p.sva.mut#118.10, p.sva.mut#119.10, p.sva.mut#120.10, p.sva.mut#121.10, p.sva.mut#122.10, p.sva.mut#123.10, p.sva.mut#124.10, p.sva.mut#125.10' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.11' for variables 'p.sva.mut#101.11, p.sva.mut#102.11, p.sva.mut#103.11, p.sva.mut#104.11, p.sva.mut#105.11, p.sva.mut#106.11, p.sva.mut#107.11, p.sva.mut#108.11, p.sva.mut#109.11, p.sva.mut#110.11, p.sva.mut#111.11, p.sva.mut#112.11, p.sva.mut#113.11, p.sva.mut#114.11, p.sva.mut#115.11, p.sva.mut#116.11, p.sva.mut#117.11, p.sva.mut#118.11, p.sva.mut#119.11, p.sva.mut#120.11, p.sva.mut#121.11, p.sva.mut#122.11, p.sva.mut#123.11, p.sva.mut#124.11, p.sva.mut#125.11' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.12' for variables 'p.sva.mut#101.12, p.sva.mut#102.12, p.sva.mut#103.12, p.sva.mut#104.12, p.sva.mut#105.12, p.sva.mut#106.12, p.sva.mut#107.12, p.sva.mut#108.12, p.sva.mut#109.12, p.sva.mut#110.12, p.sva.mut#111.12, p.sva.mut#112.12, p.sva.mut#113.12, p.sva.mut#114.12, p.sva.mut#115.12, p.sva.mut#116.12, p.sva.mut#117.12, p.sva.mut#118.12, p.sva.mut#119.12, p.sva.mut#120.12, p.sva.mut#121.12, p.sva.mut#122.12, p.sva.mut#123.12, p.sva.mut#124.12, p.sva.mut#125.12' (24 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4360.43 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Creating shared register 'p.sva.mut#101.13' for variables 'p.sva.mut#101.13, p.sva.mut#102.13, p.sva.mut#103.13, p.sva.mut#104.13, p.sva.mut#105.13, p.sva.mut#106.13, p.sva.mut#107.13, p.sva.mut#108.13, p.sva.mut#109.13, p.sva.mut#110.13, p.sva.mut#111.13, p.sva.mut#112.13, p.sva.mut#113.13, p.sva.mut#114.13, p.sva.mut#115.13, p.sva.mut#116.13, p.sva.mut#117.13, p.sva.mut#118.13, p.sva.mut#119.13, p.sva.mut#120.13, p.sva.mut#121.13, p.sva.mut#122.13, p.sva.mut#123.13, p.sva.mut#124.13, p.sva.mut#125.13' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.14' for variables 'p.sva.mut#101.14, p.sva.mut#102.14, p.sva.mut#103.14, p.sva.mut#104.14, p.sva.mut#105.14, p.sva.mut#106.14, p.sva.mut#107.14, p.sva.mut#108.14, p.sva.mut#109.14, p.sva.mut#110.14, p.sva.mut#111.14, p.sva.mut#112.14, p.sva.mut#113.14, p.sva.mut#114.14, p.sva.mut#115.14, p.sva.mut#116.14, p.sva.mut#117.14, p.sva.mut#118.14, p.sva.mut#119.14, p.sva.mut#120.14, p.sva.mut#121.14, p.sva.mut#122.14, p.sva.mut#123.14, p.sva.mut#124.14, p.sva.mut#125.14' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.15' for variables 'p.sva.mut#101.15, p.sva.mut#102.15, p.sva.mut#103.15, p.sva.mut#104.15, p.sva.mut#105.15, p.sva.mut#106.15, p.sva.mut#107.15, p.sva.mut#108.15, p.sva.mut#109.15, p.sva.mut#110.15, p.sva.mut#111.15, p.sva.mut#112.15, p.sva.mut#113.15, p.sva.mut#114.15, p.sva.mut#115.15, p.sva.mut#116.15, p.sva.mut#117.15, p.sva.mut#118.15, p.sva.mut#119.15, p.sva.mut#120.15, p.sva.mut#121.15, p.sva.mut#122.15, p.sva.mut#123.15, p.sva.mut#124.15, p.sva.mut#125.15' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.16' for variables 'p.sva.mut#101.16, p.sva.mut#102.16, p.sva.mut#103.16, p.sva.mut#104.16, p.sva.mut#105.16, p.sva.mut#106.16, p.sva.mut#107.16, p.sva.mut#108.16, p.sva.mut#109.16, p.sva.mut#110.16, p.sva.mut#111.16, p.sva.mut#112.16, p.sva.mut#113.16, p.sva.mut#114.16, p.sva.mut#115.16, p.sva.mut#116.16, p.sva.mut#117.16, p.sva.mut#118.16, p.sva.mut#119.16, p.sva.mut#120.16, p.sva.mut#121.16, p.sva.mut#122.16, p.sva.mut#123.16, p.sva.mut#124.16, p.sva.mut#125.16' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.17' for variables 'p.sva.mut#101.17, p.sva.mut#102.17, p.sva.mut#103.17, p.sva.mut#104.17, p.sva.mut#105.17, p.sva.mut#106.17, p.sva.mut#107.17, p.sva.mut#108.17, p.sva.mut#109.17, p.sva.mut#110.17, p.sva.mut#111.17, p.sva.mut#112.17, p.sva.mut#113.17, p.sva.mut#114.17, p.sva.mut#115.17, p.sva.mut#116.17, p.sva.mut#117.17, p.sva.mut#118.17, p.sva.mut#119.17, p.sva.mut#120.17, p.sva.mut#121.17, p.sva.mut#122.17, p.sva.mut#123.17, p.sva.mut#124.17, p.sva.mut#125.17' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.18' for variables 'p.sva.mut#101.18, p.sva.mut#102.18, p.sva.mut#103.18, p.sva.mut#104.18, p.sva.mut#105.18, p.sva.mut#106.18, p.sva.mut#107.18, p.sva.mut#108.18, p.sva.mut#109.18, p.sva.mut#110.18, p.sva.mut#111.18, p.sva.mut#112.18, p.sva.mut#113.18, p.sva.mut#114.18, p.sva.mut#115.18, p.sva.mut#116.18, p.sva.mut#117.18, p.sva.mut#118.18, p.sva.mut#119.18, p.sva.mut#120.18, p.sva.mut#121.18, p.sva.mut#122.18, p.sva.mut#123.18, p.sva.mut#124.18, p.sva.mut#125.18' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.19' for variables 'p.sva.mut#101.19, p.sva.mut#102.19, p.sva.mut#103.19, p.sva.mut#104.19, p.sva.mut#105.19, p.sva.mut#106.19, p.sva.mut#107.19, p.sva.mut#108.19, p.sva.mut#109.19, p.sva.mut#110.19, p.sva.mut#111.19, p.sva.mut#112.19, p.sva.mut#113.19, p.sva.mut#114.19, p.sva.mut#115.19, p.sva.mut#116.19, p.sva.mut#117.19, p.sva.mut#118.19, p.sva.mut#119.19, p.sva.mut#120.19, p.sva.mut#121.19, p.sva.mut#122.19, p.sva.mut#123.19, p.sva.mut#124.19, p.sva.mut#125.19' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.2' for variables 'p.sva.mut#101.2, p.sva.mut#102.2, p.sva.mut#103.2, p.sva.mut#104.2, p.sva.mut#105.2, p.sva.mut#106.2, p.sva.mut#107.2, p.sva.mut#108.2, p.sva.mut#109.2, p.sva.mut#110.2, p.sva.mut#111.2, p.sva.mut#112.2, p.sva.mut#113.2, p.sva.mut#114.2, p.sva.mut#115.2, p.sva.mut#116.2, p.sva.mut#117.2, p.sva.mut#118.2, p.sva.mut#119.2, p.sva.mut#120.2, p.sva.mut#121.2, p.sva.mut#122.2, p.sva.mut#123.2, p.sva.mut#124.2, p.sva.mut#125.2' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.20' for variables 'p.sva.mut#101.20, p.sva.mut#102.20, p.sva.mut#103.20, p.sva.mut#104.20, p.sva.mut#105.20, p.sva.mut#106.20, p.sva.mut#107.20, p.sva.mut#108.20, p.sva.mut#109.20, p.sva.mut#110.20, p.sva.mut#111.20, p.sva.mut#112.20, p.sva.mut#113.20, p.sva.mut#114.20, p.sva.mut#115.20, p.sva.mut#116.20, p.sva.mut#117.20, p.sva.mut#118.20, p.sva.mut#119.20, p.sva.mut#120.20, p.sva.mut#121.20, p.sva.mut#122.20, p.sva.mut#123.20, p.sva.mut#124.20, p.sva.mut#125.20' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.21' for variables 'p.sva.mut#101.21, p.sva.mut#102.21, p.sva.mut#103.21, p.sva.mut#104.21, p.sva.mut#105.21, p.sva.mut#106.21, p.sva.mut#107.21, p.sva.mut#108.21, p.sva.mut#109.21, p.sva.mut#110.21, p.sva.mut#111.21, p.sva.mut#112.21, p.sva.mut#113.21, p.sva.mut#114.21, p.sva.mut#115.21, p.sva.mut#116.21, p.sva.mut#117.21, p.sva.mut#118.21, p.sva.mut#119.21, p.sva.mut#120.21, p.sva.mut#121.21, p.sva.mut#122.21, p.sva.mut#123.21, p.sva.mut#124.21, p.sva.mut#125.21' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.22' for variables 'p.sva.mut#101.22, p.sva.mut#102.22, p.sva.mut#103.22, p.sva.mut#104.22, p.sva.mut#105.22, p.sva.mut#106.22, p.sva.mut#107.22, p.sva.mut#108.22, p.sva.mut#109.22, p.sva.mut#110.22, p.sva.mut#111.22, p.sva.mut#112.22, p.sva.mut#113.22, p.sva.mut#114.22, p.sva.mut#115.22, p.sva.mut#116.22, p.sva.mut#117.22, p.sva.mut#118.22, p.sva.mut#119.22, p.sva.mut#120.22, p.sva.mut#121.22, p.sva.mut#122.22, p.sva.mut#123.22, p.sva.mut#124.22, p.sva.mut#125.22' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.23' for variables 'p.sva.mut#101.23, p.sva.mut#102.23, p.sva.mut#103.23, p.sva.mut#104.23, p.sva.mut#105.23, p.sva.mut#106.23, p.sva.mut#107.23, p.sva.mut#108.23, p.sva.mut#109.23, p.sva.mut#110.23, p.sva.mut#111.23, p.sva.mut#112.23, p.sva.mut#113.23, p.sva.mut#114.23, p.sva.mut#115.23, p.sva.mut#116.23, p.sva.mut#117.23, p.sva.mut#118.23, p.sva.mut#119.23, p.sva.mut#120.23, p.sva.mut#121.23, p.sva.mut#122.23, p.sva.mut#123.23, p.sva.mut#124.23, p.sva.mut#125.23' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.24' for variables 'p.sva.mut#101.24, p.sva.mut#102.24, p.sva.mut#103.24, p.sva.mut#104.24, p.sva.mut#105.24, p.sva.mut#106.24, p.sva.mut#107.24, p.sva.mut#108.24, p.sva.mut#109.24, p.sva.mut#110.24, p.sva.mut#111.24, p.sva.mut#112.24, p.sva.mut#113.24, p.sva.mut#114.24, p.sva.mut#115.24, p.sva.mut#116.24, p.sva.mut#117.24, p.sva.mut#118.24, p.sva.mut#119.24, p.sva.mut#120.24, p.sva.mut#121.24, p.sva.mut#122.24, p.sva.mut#123.24, p.sva.mut#124.24, p.sva.mut#125.24' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.3' for variables 'p.sva.mut#101.3, p.sva.mut#102.3, p.sva.mut#103.3, p.sva.mut#104.3, p.sva.mut#105.3, p.sva.mut#106.3, p.sva.mut#107.3, p.sva.mut#108.3, p.sva.mut#109.3, p.sva.mut#110.3, p.sva.mut#111.3, p.sva.mut#112.3, p.sva.mut#113.3, p.sva.mut#114.3, p.sva.mut#115.3, p.sva.mut#116.3, p.sva.mut#117.3, p.sva.mut#118.3, p.sva.mut#119.3, p.sva.mut#120.3, p.sva.mut#121.3, p.sva.mut#122.3, p.sva.mut#123.3, p.sva.mut#124.3, p.sva.mut#125.3' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.4' for variables 'p.sva.mut#101.4, p.sva.mut#102.4, p.sva.mut#103.4, p.sva.mut#104.4, p.sva.mut#105.4, p.sva.mut#106.4, p.sva.mut#107.4, p.sva.mut#108.4, p.sva.mut#109.4, p.sva.mut#110.4, p.sva.mut#111.4, p.sva.mut#112.4, p.sva.mut#113.4, p.sva.mut#114.4, p.sva.mut#115.4, p.sva.mut#116.4, p.sva.mut#117.4, p.sva.mut#118.4, p.sva.mut#119.4, p.sva.mut#120.4, p.sva.mut#121.4, p.sva.mut#122.4, p.sva.mut#123.4, p.sva.mut#124.4, p.sva.mut#125.4' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.5' for variables 'p.sva.mut#101.5, p.sva.mut#102.5, p.sva.mut#103.5, p.sva.mut#104.5, p.sva.mut#105.5, p.sva.mut#106.5, p.sva.mut#107.5, p.sva.mut#108.5, p.sva.mut#109.5, p.sva.mut#110.5, p.sva.mut#111.5, p.sva.mut#112.5, p.sva.mut#113.5, p.sva.mut#114.5, p.sva.mut#115.5, p.sva.mut#116.5, p.sva.mut#117.5, p.sva.mut#118.5, p.sva.mut#119.5, p.sva.mut#120.5, p.sva.mut#121.5, p.sva.mut#122.5, p.sva.mut#123.5, p.sva.mut#124.5, p.sva.mut#125.5' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.6' for variables 'p.sva.mut#101.6, p.sva.mut#102.6, p.sva.mut#103.6, p.sva.mut#104.6, p.sva.mut#105.6, p.sva.mut#106.6, p.sva.mut#107.6, p.sva.mut#108.6, p.sva.mut#109.6, p.sva.mut#110.6, p.sva.mut#111.6, p.sva.mut#112.6, p.sva.mut#113.6, p.sva.mut#114.6, p.sva.mut#115.6, p.sva.mut#116.6, p.sva.mut#117.6, p.sva.mut#118.6, p.sva.mut#119.6, p.sva.mut#120.6, p.sva.mut#121.6, p.sva.mut#122.6, p.sva.mut#123.6, p.sva.mut#124.6, p.sva.mut#125.6' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.7' for variables 'p.sva.mut#101.7, p.sva.mut#102.7, p.sva.mut#103.7, p.sva.mut#104.7, p.sva.mut#105.7, p.sva.mut#106.7, p.sva.mut#107.7, p.sva.mut#108.7, p.sva.mut#109.7, p.sva.mut#110.7, p.sva.mut#111.7, p.sva.mut#112.7, p.sva.mut#113.7, p.sva.mut#114.7, p.sva.mut#115.7, p.sva.mut#116.7, p.sva.mut#117.7, p.sva.mut#118.7, p.sva.mut#119.7, p.sva.mut#120.7, p.sva.mut#121.7, p.sva.mut#122.7, p.sva.mut#123.7, p.sva.mut#124.7, p.sva.mut#125.7' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.8' for variables 'p.sva.mut#101.8, p.sva.mut#102.8, p.sva.mut#103.8, p.sva.mut#104.8, p.sva.mut#105.8, p.sva.mut#106.8, p.sva.mut#107.8, p.sva.mut#108.8, p.sva.mut#109.8, p.sva.mut#110.8, p.sva.mut#111.8, p.sva.mut#112.8, p.sva.mut#113.8, p.sva.mut#114.8, p.sva.mut#115.8, p.sva.mut#116.8, p.sva.mut#117.8, p.sva.mut#118.8, p.sva.mut#119.8, p.sva.mut#120.8, p.sva.mut#121.8, p.sva.mut#122.8, p.sva.mut#123.8, p.sva.mut#124.8, p.sva.mut#125.8' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#101.9' for variables 'p.sva.mut#101.9, p.sva.mut#102.9, p.sva.mut#103.9, p.sva.mut#104.9, p.sva.mut#105.9, p.sva.mut#106.9, p.sva.mut#107.9, p.sva.mut#108.9, p.sva.mut#109.9, p.sva.mut#110.9, p.sva.mut#111.9, p.sva.mut#112.9, p.sva.mut#113.9, p.sva.mut#114.9, p.sva.mut#115.9, p.sva.mut#116.9, p.sva.mut#117.9, p.sva.mut#118.9, p.sva.mut#119.9, p.sva.mut#120.9, p.sva.mut#121.9, p.sva.mut#122.9, p.sva.mut#123.9, p.sva.mut#124.9, p.sva.mut#125.9' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.1' for variables 'p.sva.mut#126.1, p.sva.mut#127.1, p.sva.mut#128.1, p.sva.mut#129.1, p.sva.mut#130.1, p.sva.mut#131.1, p.sva.mut#132.1, p.sva.mut#133.1, p.sva.mut#134.1, p.sva.mut#135.1, p.sva.mut#136.1, p.sva.mut#137.1, p.sva.mut#138.1, p.sva.mut#139.1, p.sva.mut#140.1, p.sva.mut#141.1, p.sva.mut#142.1, p.sva.mut#143.1, p.sva.mut#144.1, p.sva.mut#145.1, p.sva.mut#146.1, p.sva.mut#147.1, p.sva.mut#148.1, p.sva.mut#149.1, p.sva.mut#150.1' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.10' for variables 'p.sva.mut#126.10, p.sva.mut#127.10, p.sva.mut#128.10, p.sva.mut#129.10, p.sva.mut#130.10, p.sva.mut#131.10, p.sva.mut#132.10, p.sva.mut#133.10, p.sva.mut#134.10, p.sva.mut#135.10, p.sva.mut#136.10, p.sva.mut#137.10, p.sva.mut#138.10, p.sva.mut#139.10, p.sva.mut#140.10, p.sva.mut#141.10, p.sva.mut#142.10, p.sva.mut#143.10, p.sva.mut#144.10, p.sva.mut#145.10, p.sva.mut#146.10, p.sva.mut#147.10, p.sva.mut#148.10, p.sva.mut#149.10, p.sva.mut#150.10' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.11' for variables 'p.sva.mut#126.11, p.sva.mut#127.11, p.sva.mut#128.11, p.sva.mut#129.11, p.sva.mut#130.11, p.sva.mut#131.11, p.sva.mut#132.11, p.sva.mut#133.11, p.sva.mut#134.11, p.sva.mut#135.11, p.sva.mut#136.11, p.sva.mut#137.11, p.sva.mut#138.11, p.sva.mut#139.11, p.sva.mut#140.11, p.sva.mut#141.11, p.sva.mut#142.11, p.sva.mut#143.11, p.sva.mut#144.11, p.sva.mut#145.11, p.sva.mut#146.11, p.sva.mut#147.11, p.sva.mut#148.11, p.sva.mut#149.11, p.sva.mut#150.11' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.12' for variables 'p.sva.mut#126.12, p.sva.mut#127.12, p.sva.mut#128.12, p.sva.mut#129.12, p.sva.mut#130.12, p.sva.mut#131.12, p.sva.mut#132.12, p.sva.mut#133.12, p.sva.mut#134.12, p.sva.mut#135.12, p.sva.mut#136.12, p.sva.mut#137.12, p.sva.mut#138.12, p.sva.mut#139.12, p.sva.mut#140.12, p.sva.mut#141.12, p.sva.mut#142.12, p.sva.mut#143.12, p.sva.mut#144.12, p.sva.mut#145.12, p.sva.mut#146.12, p.sva.mut#147.12, p.sva.mut#148.12, p.sva.mut#149.12, p.sva.mut#150.12' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.13' for variables 'p.sva.mut#126.13, p.sva.mut#127.13, p.sva.mut#128.13, p.sva.mut#129.13, p.sva.mut#130.13, p.sva.mut#131.13, p.sva.mut#132.13, p.sva.mut#133.13, p.sva.mut#134.13, p.sva.mut#135.13, p.sva.mut#136.13, p.sva.mut#137.13, p.sva.mut#138.13, p.sva.mut#139.13, p.sva.mut#140.13, p.sva.mut#141.13, p.sva.mut#142.13, p.sva.mut#143.13, p.sva.mut#144.13, p.sva.mut#145.13, p.sva.mut#146.13, p.sva.mut#147.13, p.sva.mut#148.13, p.sva.mut#149.13, p.sva.mut#150.13' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.14' for variables 'p.sva.mut#126.14, p.sva.mut#127.14, p.sva.mut#128.14, p.sva.mut#129.14, p.sva.mut#130.14, p.sva.mut#131.14, p.sva.mut#132.14, p.sva.mut#133.14, p.sva.mut#134.14, p.sva.mut#135.14, p.sva.mut#136.14, p.sva.mut#137.14, p.sva.mut#138.14, p.sva.mut#139.14, p.sva.mut#140.14, p.sva.mut#141.14, p.sva.mut#142.14, p.sva.mut#143.14, p.sva.mut#144.14, p.sva.mut#145.14, p.sva.mut#146.14, p.sva.mut#147.14, p.sva.mut#148.14, p.sva.mut#149.14, p.sva.mut#150.14' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.15' for variables 'p.sva.mut#126.15, p.sva.mut#127.15, p.sva.mut#128.15, p.sva.mut#129.15, p.sva.mut#130.15, p.sva.mut#131.15, p.sva.mut#132.15, p.sva.mut#133.15, p.sva.mut#134.15, p.sva.mut#135.15, p.sva.mut#136.15, p.sva.mut#137.15, p.sva.mut#138.15, p.sva.mut#139.15, p.sva.mut#140.15, p.sva.mut#141.15, p.sva.mut#142.15, p.sva.mut#143.15, p.sva.mut#144.15, p.sva.mut#145.15, p.sva.mut#146.15, p.sva.mut#147.15, p.sva.mut#148.15, p.sva.mut#149.15, p.sva.mut#150.15' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.16' for variables 'p.sva.mut#126.16, p.sva.mut#127.16, p.sva.mut#128.16, p.sva.mut#129.16, p.sva.mut#130.16, p.sva.mut#131.16, p.sva.mut#132.16, p.sva.mut#133.16, p.sva.mut#134.16, p.sva.mut#135.16, p.sva.mut#136.16, p.sva.mut#137.16, p.sva.mut#138.16, p.sva.mut#139.16, p.sva.mut#140.16, p.sva.mut#141.16, p.sva.mut#142.16, p.sva.mut#143.16, p.sva.mut#144.16, p.sva.mut#145.16, p.sva.mut#146.16, p.sva.mut#147.16, p.sva.mut#148.16, p.sva.mut#149.16, p.sva.mut#150.16' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.17' for variables 'p.sva.mut#126.17, p.sva.mut#127.17, p.sva.mut#128.17, p.sva.mut#129.17, p.sva.mut#130.17, p.sva.mut#131.17, p.sva.mut#132.17, p.sva.mut#133.17, p.sva.mut#134.17, p.sva.mut#135.17, p.sva.mut#136.17, p.sva.mut#137.17, p.sva.mut#138.17, p.sva.mut#139.17, p.sva.mut#140.17, p.sva.mut#141.17, p.sva.mut#142.17, p.sva.mut#143.17, p.sva.mut#144.17, p.sva.mut#145.17, p.sva.mut#146.17, p.sva.mut#147.17, p.sva.mut#148.17, p.sva.mut#149.17, p.sva.mut#150.17' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.18' for variables 'p.sva.mut#126.18, p.sva.mut#127.18, p.sva.mut#128.18, p.sva.mut#129.18, p.sva.mut#130.18, p.sva.mut#131.18, p.sva.mut#132.18, p.sva.mut#133.18, p.sva.mut#134.18, p.sva.mut#135.18, p.sva.mut#136.18, p.sva.mut#137.18, p.sva.mut#138.18, p.sva.mut#139.18, p.sva.mut#140.18, p.sva.mut#141.18, p.sva.mut#142.18, p.sva.mut#143.18, p.sva.mut#144.18, p.sva.mut#145.18, p.sva.mut#146.18, p.sva.mut#147.18, p.sva.mut#148.18, p.sva.mut#149.18, p.sva.mut#150.18' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.19' for variables 'p.sva.mut#126.19, p.sva.mut#127.19, p.sva.mut#128.19, p.sva.mut#129.19, p.sva.mut#130.19, p.sva.mut#131.19, p.sva.mut#132.19, p.sva.mut#133.19, p.sva.mut#134.19, p.sva.mut#135.19, p.sva.mut#136.19, p.sva.mut#137.19, p.sva.mut#138.19, p.sva.mut#139.19, p.sva.mut#140.19, p.sva.mut#141.19, p.sva.mut#142.19, p.sva.mut#143.19, p.sva.mut#144.19, p.sva.mut#145.19, p.sva.mut#146.19, p.sva.mut#147.19, p.sva.mut#148.19, p.sva.mut#149.19, p.sva.mut#150.19' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.2' for variables 'p.sva.mut#126.2, p.sva.mut#127.2, p.sva.mut#128.2, p.sva.mut#129.2, p.sva.mut#130.2, p.sva.mut#131.2, p.sva.mut#132.2, p.sva.mut#133.2, p.sva.mut#134.2, p.sva.mut#135.2, p.sva.mut#136.2, p.sva.mut#137.2, p.sva.mut#138.2, p.sva.mut#139.2, p.sva.mut#140.2, p.sva.mut#141.2, p.sva.mut#142.2, p.sva.mut#143.2, p.sva.mut#144.2, p.sva.mut#145.2, p.sva.mut#146.2, p.sva.mut#147.2, p.sva.mut#148.2, p.sva.mut#149.2, p.sva.mut#150.2' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.20' for variables 'p.sva.mut#126.20, p.sva.mut#127.20, p.sva.mut#128.20, p.sva.mut#129.20, p.sva.mut#130.20, p.sva.mut#131.20, p.sva.mut#132.20, p.sva.mut#133.20, p.sva.mut#134.20, p.sva.mut#135.20, p.sva.mut#136.20, p.sva.mut#137.20, p.sva.mut#138.20, p.sva.mut#139.20, p.sva.mut#140.20, p.sva.mut#141.20, p.sva.mut#142.20, p.sva.mut#143.20, p.sva.mut#144.20, p.sva.mut#145.20, p.sva.mut#146.20, p.sva.mut#147.20, p.sva.mut#148.20, p.sva.mut#149.20, p.sva.mut#150.20' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.21' for variables 'p.sva.mut#126.21, p.sva.mut#127.21, p.sva.mut#128.21, p.sva.mut#129.21, p.sva.mut#130.21, p.sva.mut#131.21, p.sva.mut#132.21, p.sva.mut#133.21, p.sva.mut#134.21, p.sva.mut#135.21, p.sva.mut#136.21, p.sva.mut#137.21, p.sva.mut#138.21, p.sva.mut#139.21, p.sva.mut#140.21, p.sva.mut#141.21, p.sva.mut#142.21, p.sva.mut#143.21, p.sva.mut#144.21, p.sva.mut#145.21, p.sva.mut#146.21, p.sva.mut#147.21, p.sva.mut#148.21, p.sva.mut#149.21, p.sva.mut#150.21' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.22' for variables 'p.sva.mut#126.22, p.sva.mut#127.22, p.sva.mut#128.22, p.sva.mut#129.22, p.sva.mut#130.22, p.sva.mut#131.22, p.sva.mut#132.22, p.sva.mut#133.22, p.sva.mut#134.22, p.sva.mut#135.22, p.sva.mut#136.22, p.sva.mut#137.22, p.sva.mut#138.22, p.sva.mut#139.22, p.sva.mut#140.22, p.sva.mut#141.22, p.sva.mut#142.22, p.sva.mut#143.22, p.sva.mut#144.22, p.sva.mut#145.22, p.sva.mut#146.22, p.sva.mut#147.22, p.sva.mut#148.22, p.sva.mut#149.22, p.sva.mut#150.22' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.23' for variables 'p.sva.mut#126.23, p.sva.mut#127.23, p.sva.mut#128.23, p.sva.mut#129.23, p.sva.mut#130.23, p.sva.mut#131.23, p.sva.mut#132.23, p.sva.mut#133.23, p.sva.mut#134.23, p.sva.mut#135.23, p.sva.mut#136.23, p.sva.mut#137.23, p.sva.mut#138.23, p.sva.mut#139.23, p.sva.mut#140.23, p.sva.mut#141.23, p.sva.mut#142.23, p.sva.mut#143.23, p.sva.mut#144.23, p.sva.mut#145.23, p.sva.mut#146.23, p.sva.mut#147.23, p.sva.mut#148.23, p.sva.mut#149.23, p.sva.mut#150.23' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.24' for variables 'p.sva.mut#126.24, p.sva.mut#127.24, p.sva.mut#128.24, p.sva.mut#129.24, p.sva.mut#130.24, p.sva.mut#131.24, p.sva.mut#132.24, p.sva.mut#133.24, p.sva.mut#134.24, p.sva.mut#135.24, p.sva.mut#136.24, p.sva.mut#137.24, p.sva.mut#138.24, p.sva.mut#139.24, p.sva.mut#140.24, p.sva.mut#141.24, p.sva.mut#142.24, p.sva.mut#143.24, p.sva.mut#144.24, p.sva.mut#145.24, p.sva.mut#146.24, p.sva.mut#147.24, p.sva.mut#148.24, p.sva.mut#149.24, p.sva.mut#150.24' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.3' for variables 'p.sva.mut#126.3, p.sva.mut#127.3, p.sva.mut#128.3, p.sva.mut#129.3, p.sva.mut#130.3, p.sva.mut#131.3, p.sva.mut#132.3, p.sva.mut#133.3, p.sva.mut#134.3, p.sva.mut#135.3, p.sva.mut#136.3, p.sva.mut#137.3, p.sva.mut#138.3, p.sva.mut#139.3, p.sva.mut#140.3, p.sva.mut#141.3, p.sva.mut#142.3, p.sva.mut#143.3, p.sva.mut#144.3, p.sva.mut#145.3, p.sva.mut#146.3, p.sva.mut#147.3, p.sva.mut#148.3, p.sva.mut#149.3, p.sva.mut#150.3' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.4' for variables 'p.sva.mut#126.4, p.sva.mut#127.4, p.sva.mut#128.4, p.sva.mut#129.4, p.sva.mut#130.4, p.sva.mut#131.4, p.sva.mut#132.4, p.sva.mut#133.4, p.sva.mut#134.4, p.sva.mut#135.4, p.sva.mut#136.4, p.sva.mut#137.4, p.sva.mut#138.4, p.sva.mut#139.4, p.sva.mut#140.4, p.sva.mut#141.4, p.sva.mut#142.4, p.sva.mut#143.4, p.sva.mut#144.4, p.sva.mut#145.4, p.sva.mut#146.4, p.sva.mut#147.4, p.sva.mut#148.4, p.sva.mut#149.4, p.sva.mut#150.4' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.5' for variables 'p.sva.mut#126.5, p.sva.mut#127.5, p.sva.mut#128.5, p.sva.mut#129.5, p.sva.mut#130.5, p.sva.mut#131.5, p.sva.mut#132.5, p.sva.mut#133.5, p.sva.mut#134.5, p.sva.mut#135.5, p.sva.mut#136.5, p.sva.mut#137.5, p.sva.mut#138.5, p.sva.mut#139.5, p.sva.mut#140.5, p.sva.mut#141.5, p.sva.mut#142.5, p.sva.mut#143.5, p.sva.mut#144.5, p.sva.mut#145.5, p.sva.mut#146.5, p.sva.mut#147.5, p.sva.mut#148.5, p.sva.mut#149.5, p.sva.mut#150.5' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.6' for variables 'p.sva.mut#126.6, p.sva.mut#127.6, p.sva.mut#128.6, p.sva.mut#129.6, p.sva.mut#130.6, p.sva.mut#131.6, p.sva.mut#132.6, p.sva.mut#133.6, p.sva.mut#134.6, p.sva.mut#135.6, p.sva.mut#136.6, p.sva.mut#137.6, p.sva.mut#138.6, p.sva.mut#139.6, p.sva.mut#140.6, p.sva.mut#141.6, p.sva.mut#142.6, p.sva.mut#143.6, p.sva.mut#144.6, p.sva.mut#145.6, p.sva.mut#146.6, p.sva.mut#147.6, p.sva.mut#148.6, p.sva.mut#149.6, p.sva.mut#150.6' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.7' for variables 'p.sva.mut#126.7, p.sva.mut#127.7, p.sva.mut#128.7, p.sva.mut#129.7, p.sva.mut#130.7, p.sva.mut#131.7, p.sva.mut#132.7, p.sva.mut#133.7, p.sva.mut#134.7, p.sva.mut#135.7, p.sva.mut#136.7, p.sva.mut#137.7, p.sva.mut#138.7, p.sva.mut#139.7, p.sva.mut#140.7, p.sva.mut#141.7, p.sva.mut#142.7, p.sva.mut#143.7, p.sva.mut#144.7, p.sva.mut#145.7, p.sva.mut#146.7, p.sva.mut#147.7, p.sva.mut#148.7, p.sva.mut#149.7, p.sva.mut#150.7' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.8' for variables 'p.sva.mut#126.8, p.sva.mut#127.8, p.sva.mut#128.8, p.sva.mut#129.8, p.sva.mut#130.8, p.sva.mut#131.8, p.sva.mut#132.8, p.sva.mut#133.8, p.sva.mut#134.8, p.sva.mut#135.8, p.sva.mut#136.8, p.sva.mut#137.8, p.sva.mut#138.8, p.sva.mut#139.8, p.sva.mut#140.8, p.sva.mut#141.8, p.sva.mut#142.8, p.sva.mut#143.8, p.sva.mut#144.8, p.sva.mut#145.8, p.sva.mut#146.8, p.sva.mut#147.8, p.sva.mut#148.8, p.sva.mut#149.8, p.sva.mut#150.8' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#126.9' for variables 'p.sva.mut#126.9, p.sva.mut#127.9, p.sva.mut#128.9, p.sva.mut#129.9, p.sva.mut#130.9, p.sva.mut#131.9, p.sva.mut#132.9, p.sva.mut#133.9, p.sva.mut#134.9, p.sva.mut#135.9, p.sva.mut#136.9, p.sva.mut#137.9, p.sva.mut#138.9, p.sva.mut#139.9, p.sva.mut#140.9, p.sva.mut#141.9, p.sva.mut#142.9, p.sva.mut#143.9, p.sva.mut#144.9, p.sva.mut#145.9, p.sva.mut#146.9, p.sva.mut#147.9, p.sva.mut#148.9, p.sva.mut#149.9, p.sva.mut#150.9' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.1' for variables 'p.sva.mut#151.1, p.sva.mut#152.1, p.sva.mut#153.1, p.sva.mut#154.1, p.sva.mut#155.1, p.sva.mut#156.1, p.sva.mut#157.1, p.sva.mut#158.1, p.sva.mut#159.1, p.sva.mut#160.1, p.sva.mut#161.1, p.sva.mut#162.1, p.sva.mut#163.1, p.sva.mut#164.1, p.sva.mut#165.1, p.sva.mut#166.1, p.sva.mut#167.1, p.sva.mut#168.1, p.sva.mut#169.1, p.sva.mut#170.1, p.sva.mut#171.1, p.sva.mut#172.1, p.sva.mut#173.1, p.sva.mut#174.1, p.sva.mut#175.1' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.10' for variables 'p.sva.mut#151.10, p.sva.mut#152.10, p.sva.mut#153.10, p.sva.mut#154.10, p.sva.mut#155.10, p.sva.mut#156.10, p.sva.mut#157.10, p.sva.mut#158.10, p.sva.mut#159.10, p.sva.mut#160.10, p.sva.mut#161.10, p.sva.mut#162.10, p.sva.mut#163.10, p.sva.mut#164.10, p.sva.mut#165.10, p.sva.mut#166.10, p.sva.mut#167.10, p.sva.mut#168.10, p.sva.mut#169.10, p.sva.mut#170.10, p.sva.mut#171.10, p.sva.mut#172.10, p.sva.mut#173.10, p.sva.mut#174.10, p.sva.mut#175.10' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.11' for variables 'p.sva.mut#151.11, p.sva.mut#152.11, p.sva.mut#153.11, p.sva.mut#154.11, p.sva.mut#155.11, p.sva.mut#156.11, p.sva.mut#157.11, p.sva.mut#158.11, p.sva.mut#159.11, p.sva.mut#160.11, p.sva.mut#161.11, p.sva.mut#162.11, p.sva.mut#163.11, p.sva.mut#164.11, p.sva.mut#165.11, p.sva.mut#166.11, p.sva.mut#167.11, p.sva.mut#168.11, p.sva.mut#169.11, p.sva.mut#170.11, p.sva.mut#171.11, p.sva.mut#172.11, p.sva.mut#173.11, p.sva.mut#174.11, p.sva.mut#175.11' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.12' for variables 'p.sva.mut#151.12, p.sva.mut#152.12, p.sva.mut#153.12, p.sva.mut#154.12, p.sva.mut#155.12, p.sva.mut#156.12, p.sva.mut#157.12, p.sva.mut#158.12, p.sva.mut#159.12, p.sva.mut#160.12, p.sva.mut#161.12, p.sva.mut#162.12, p.sva.mut#163.12, p.sva.mut#164.12, p.sva.mut#165.12, p.sva.mut#166.12, p.sva.mut#167.12, p.sva.mut#168.12, p.sva.mut#169.12, p.sva.mut#170.12, p.sva.mut#171.12, p.sva.mut#172.12, p.sva.mut#173.12, p.sva.mut#174.12, p.sva.mut#175.12' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.13' for variables 'p.sva.mut#151.13, p.sva.mut#152.13, p.sva.mut#153.13, p.sva.mut#154.13, p.sva.mut#155.13, p.sva.mut#156.13, p.sva.mut#157.13, p.sva.mut#158.13, p.sva.mut#159.13, p.sva.mut#160.13, p.sva.mut#161.13, p.sva.mut#162.13, p.sva.mut#163.13, p.sva.mut#164.13, p.sva.mut#165.13, p.sva.mut#166.13, p.sva.mut#167.13, p.sva.mut#168.13, p.sva.mut#169.13, p.sva.mut#170.13, p.sva.mut#171.13, p.sva.mut#172.13, p.sva.mut#173.13, p.sva.mut#174.13, p.sva.mut#175.13' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.14' for variables 'p.sva.mut#151.14, p.sva.mut#152.14, p.sva.mut#153.14, p.sva.mut#154.14, p.sva.mut#155.14, p.sva.mut#156.14, p.sva.mut#157.14, p.sva.mut#158.14, p.sva.mut#159.14, p.sva.mut#160.14, p.sva.mut#161.14, p.sva.mut#162.14, p.sva.mut#163.14, p.sva.mut#164.14, p.sva.mut#165.14, p.sva.mut#166.14, p.sva.mut#167.14, p.sva.mut#168.14, p.sva.mut#169.14, p.sva.mut#170.14, p.sva.mut#171.14, p.sva.mut#172.14, p.sva.mut#173.14, p.sva.mut#174.14, p.sva.mut#175.14' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.15' for variables 'p.sva.mut#151.15, p.sva.mut#152.15, p.sva.mut#153.15, p.sva.mut#154.15, p.sva.mut#155.15, p.sva.mut#156.15, p.sva.mut#157.15, p.sva.mut#158.15, p.sva.mut#159.15, p.sva.mut#160.15, p.sva.mut#161.15, p.sva.mut#162.15, p.sva.mut#163.15, p.sva.mut#164.15, p.sva.mut#165.15, p.sva.mut#166.15, p.sva.mut#167.15, p.sva.mut#168.15, p.sva.mut#169.15, p.sva.mut#170.15, p.sva.mut#171.15, p.sva.mut#172.15, p.sva.mut#173.15, p.sva.mut#174.15, p.sva.mut#175.15' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.16' for variables 'p.sva.mut#151.16, p.sva.mut#152.16, p.sva.mut#153.16, p.sva.mut#154.16, p.sva.mut#155.16, p.sva.mut#156.16, p.sva.mut#157.16, p.sva.mut#158.16, p.sva.mut#159.16, p.sva.mut#160.16, p.sva.mut#161.16, p.sva.mut#162.16, p.sva.mut#163.16, p.sva.mut#164.16, p.sva.mut#165.16, p.sva.mut#166.16, p.sva.mut#167.16, p.sva.mut#168.16, p.sva.mut#169.16, p.sva.mut#170.16, p.sva.mut#171.16, p.sva.mut#172.16, p.sva.mut#173.16, p.sva.mut#174.16, p.sva.mut#175.16' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.17' for variables 'p.sva.mut#151.17, p.sva.mut#152.17, p.sva.mut#153.17, p.sva.mut#154.17, p.sva.mut#155.17, p.sva.mut#156.17, p.sva.mut#157.17, p.sva.mut#158.17, p.sva.mut#159.17, p.sva.mut#160.17, p.sva.mut#161.17, p.sva.mut#162.17, p.sva.mut#163.17, p.sva.mut#164.17, p.sva.mut#165.17, p.sva.mut#166.17, p.sva.mut#167.17, p.sva.mut#168.17, p.sva.mut#169.17, p.sva.mut#170.17, p.sva.mut#171.17, p.sva.mut#172.17, p.sva.mut#173.17, p.sva.mut#174.17, p.sva.mut#175.17' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.18' for variables 'p.sva.mut#151.18, p.sva.mut#152.18, p.sva.mut#153.18, p.sva.mut#154.18, p.sva.mut#155.18, p.sva.mut#156.18, p.sva.mut#157.18, p.sva.mut#158.18, p.sva.mut#159.18, p.sva.mut#160.18, p.sva.mut#161.18, p.sva.mut#162.18, p.sva.mut#163.18, p.sva.mut#164.18, p.sva.mut#165.18, p.sva.mut#166.18, p.sva.mut#167.18, p.sva.mut#168.18, p.sva.mut#169.18, p.sva.mut#170.18, p.sva.mut#171.18, p.sva.mut#172.18, p.sva.mut#173.18, p.sva.mut#174.18, p.sva.mut#175.18' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.19' for variables 'p.sva.mut#151.19, p.sva.mut#152.19, p.sva.mut#153.19, p.sva.mut#154.19, p.sva.mut#155.19, p.sva.mut#156.19, p.sva.mut#157.19, p.sva.mut#158.19, p.sva.mut#159.19, p.sva.mut#160.19, p.sva.mut#161.19, p.sva.mut#162.19, p.sva.mut#163.19, p.sva.mut#164.19, p.sva.mut#165.19, p.sva.mut#166.19, p.sva.mut#167.19, p.sva.mut#168.19, p.sva.mut#169.19, p.sva.mut#170.19, p.sva.mut#171.19, p.sva.mut#172.19, p.sva.mut#173.19, p.sva.mut#174.19, p.sva.mut#175.19' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.2' for variables 'p.sva.mut#151.2, p.sva.mut#152.2, p.sva.mut#153.2, p.sva.mut#154.2, p.sva.mut#155.2, p.sva.mut#156.2, p.sva.mut#157.2, p.sva.mut#158.2, p.sva.mut#159.2, p.sva.mut#160.2, p.sva.mut#161.2, p.sva.mut#162.2, p.sva.mut#163.2, p.sva.mut#164.2, p.sva.mut#165.2, p.sva.mut#166.2, p.sva.mut#167.2, p.sva.mut#168.2, p.sva.mut#169.2, p.sva.mut#170.2, p.sva.mut#171.2, p.sva.mut#172.2, p.sva.mut#173.2, p.sva.mut#174.2, p.sva.mut#175.2' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.20' for variables 'p.sva.mut#151.20, p.sva.mut#152.20, p.sva.mut#153.20, p.sva.mut#154.20, p.sva.mut#155.20, p.sva.mut#156.20, p.sva.mut#157.20, p.sva.mut#158.20, p.sva.mut#159.20, p.sva.mut#160.20, p.sva.mut#161.20, p.sva.mut#162.20, p.sva.mut#163.20, p.sva.mut#164.20, p.sva.mut#165.20, p.sva.mut#166.20, p.sva.mut#167.20, p.sva.mut#168.20, p.sva.mut#169.20, p.sva.mut#170.20, p.sva.mut#171.20, p.sva.mut#172.20, p.sva.mut#173.20, p.sva.mut#174.20, p.sva.mut#175.20' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.21' for variables 'p.sva.mut#151.21, p.sva.mut#152.21, p.sva.mut#153.21, p.sva.mut#154.21, p.sva.mut#155.21, p.sva.mut#156.21, p.sva.mut#157.21, p.sva.mut#158.21, p.sva.mut#159.21, p.sva.mut#160.21, p.sva.mut#161.21, p.sva.mut#162.21, p.sva.mut#163.21, p.sva.mut#164.21, p.sva.mut#165.21, p.sva.mut#166.21, p.sva.mut#167.21, p.sva.mut#168.21, p.sva.mut#169.21, p.sva.mut#170.21, p.sva.mut#171.21, p.sva.mut#172.21, p.sva.mut#173.21, p.sva.mut#174.21, p.sva.mut#175.21' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.22' for variables 'p.sva.mut#151.22, p.sva.mut#152.22, p.sva.mut#153.22, p.sva.mut#154.22, p.sva.mut#155.22, p.sva.mut#156.22, p.sva.mut#157.22, p.sva.mut#158.22, p.sva.mut#159.22, p.sva.mut#160.22, p.sva.mut#161.22, p.sva.mut#162.22, p.sva.mut#163.22, p.sva.mut#164.22, p.sva.mut#165.22, p.sva.mut#166.22, p.sva.mut#167.22, p.sva.mut#168.22, p.sva.mut#169.22, p.sva.mut#170.22, p.sva.mut#171.22, p.sva.mut#172.22, p.sva.mut#173.22, p.sva.mut#174.22, p.sva.mut#175.22' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.23' for variables 'p.sva.mut#151.23, p.sva.mut#152.23, p.sva.mut#153.23, p.sva.mut#154.23, p.sva.mut#155.23, p.sva.mut#156.23, p.sva.mut#157.23, p.sva.mut#158.23, p.sva.mut#159.23, p.sva.mut#160.23, p.sva.mut#161.23, p.sva.mut#162.23, p.sva.mut#163.23, p.sva.mut#164.23, p.sva.mut#165.23, p.sva.mut#166.23, p.sva.mut#167.23, p.sva.mut#168.23, p.sva.mut#169.23, p.sva.mut#170.23, p.sva.mut#171.23, p.sva.mut#172.23, p.sva.mut#173.23, p.sva.mut#174.23, p.sva.mut#175.23' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.24' for variables 'p.sva.mut#151.24, p.sva.mut#152.24, p.sva.mut#153.24, p.sva.mut#154.24, p.sva.mut#155.24, p.sva.mut#156.24, p.sva.mut#157.24, p.sva.mut#158.24, p.sva.mut#159.24, p.sva.mut#160.24, p.sva.mut#161.24, p.sva.mut#162.24, p.sva.mut#163.24, p.sva.mut#164.24, p.sva.mut#165.24, p.sva.mut#166.24, p.sva.mut#167.24, p.sva.mut#168.24, p.sva.mut#169.24, p.sva.mut#170.24, p.sva.mut#171.24, p.sva.mut#172.24, p.sva.mut#173.24, p.sva.mut#174.24, p.sva.mut#175.24' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.3' for variables 'p.sva.mut#151.3, p.sva.mut#152.3, p.sva.mut#153.3, p.sva.mut#154.3, p.sva.mut#155.3, p.sva.mut#156.3, p.sva.mut#157.3, p.sva.mut#158.3, p.sva.mut#159.3, p.sva.mut#160.3, p.sva.mut#161.3, p.sva.mut#162.3, p.sva.mut#163.3, p.sva.mut#164.3, p.sva.mut#165.3, p.sva.mut#166.3, p.sva.mut#167.3, p.sva.mut#168.3, p.sva.mut#169.3, p.sva.mut#170.3, p.sva.mut#171.3, p.sva.mut#172.3, p.sva.mut#173.3, p.sva.mut#174.3, p.sva.mut#175.3' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.4' for variables 'p.sva.mut#151.4, p.sva.mut#152.4, p.sva.mut#153.4, p.sva.mut#154.4, p.sva.mut#155.4, p.sva.mut#156.4, p.sva.mut#157.4, p.sva.mut#158.4, p.sva.mut#159.4, p.sva.mut#160.4, p.sva.mut#161.4, p.sva.mut#162.4, p.sva.mut#163.4, p.sva.mut#164.4, p.sva.mut#165.4, p.sva.mut#166.4, p.sva.mut#167.4, p.sva.mut#168.4, p.sva.mut#169.4, p.sva.mut#170.4, p.sva.mut#171.4, p.sva.mut#172.4, p.sva.mut#173.4, p.sva.mut#174.4, p.sva.mut#175.4' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.5' for variables 'p.sva.mut#151.5, p.sva.mut#152.5, p.sva.mut#153.5, p.sva.mut#154.5, p.sva.mut#155.5, p.sva.mut#156.5, p.sva.mut#157.5, p.sva.mut#158.5, p.sva.mut#159.5, p.sva.mut#160.5, p.sva.mut#161.5, p.sva.mut#162.5, p.sva.mut#163.5, p.sva.mut#164.5, p.sva.mut#165.5, p.sva.mut#166.5, p.sva.mut#167.5, p.sva.mut#168.5, p.sva.mut#169.5, p.sva.mut#170.5, p.sva.mut#171.5, p.sva.mut#172.5, p.sva.mut#173.5, p.sva.mut#174.5, p.sva.mut#175.5' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.6' for variables 'p.sva.mut#151.6, p.sva.mut#152.6, p.sva.mut#153.6, p.sva.mut#154.6, p.sva.mut#155.6, p.sva.mut#156.6, p.sva.mut#157.6, p.sva.mut#158.6, p.sva.mut#159.6, p.sva.mut#160.6, p.sva.mut#161.6, p.sva.mut#162.6, p.sva.mut#163.6, p.sva.mut#164.6, p.sva.mut#165.6, p.sva.mut#166.6, p.sva.mut#167.6, p.sva.mut#168.6, p.sva.mut#169.6, p.sva.mut#170.6, p.sva.mut#171.6, p.sva.mut#172.6, p.sva.mut#173.6, p.sva.mut#174.6, p.sva.mut#175.6' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.7' for variables 'p.sva.mut#151.7, p.sva.mut#152.7, p.sva.mut#153.7, p.sva.mut#154.7, p.sva.mut#155.7, p.sva.mut#156.7, p.sva.mut#157.7, p.sva.mut#158.7, p.sva.mut#159.7, p.sva.mut#160.7, p.sva.mut#161.7, p.sva.mut#162.7, p.sva.mut#163.7, p.sva.mut#164.7, p.sva.mut#165.7, p.sva.mut#166.7, p.sva.mut#167.7, p.sva.mut#168.7, p.sva.mut#169.7, p.sva.mut#170.7, p.sva.mut#171.7, p.sva.mut#172.7, p.sva.mut#173.7, p.sva.mut#174.7, p.sva.mut#175.7' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.8' for variables 'p.sva.mut#151.8, p.sva.mut#152.8, p.sva.mut#153.8, p.sva.mut#154.8, p.sva.mut#155.8, p.sva.mut#156.8, p.sva.mut#157.8, p.sva.mut#158.8, p.sva.mut#159.8, p.sva.mut#160.8, p.sva.mut#161.8, p.sva.mut#162.8, p.sva.mut#163.8, p.sva.mut#164.8, p.sva.mut#165.8, p.sva.mut#166.8, p.sva.mut#167.8, p.sva.mut#168.8, p.sva.mut#169.8, p.sva.mut#170.8, p.sva.mut#171.8, p.sva.mut#172.8, p.sva.mut#173.8, p.sva.mut#174.8, p.sva.mut#175.8' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#151.9' for variables 'p.sva.mut#151.9, p.sva.mut#152.9, p.sva.mut#153.9, p.sva.mut#154.9, p.sva.mut#155.9, p.sva.mut#156.9, p.sva.mut#157.9, p.sva.mut#158.9, p.sva.mut#159.9, p.sva.mut#160.9, p.sva.mut#161.9, p.sva.mut#162.9, p.sva.mut#163.9, p.sva.mut#164.9, p.sva.mut#165.9, p.sva.mut#166.9, p.sva.mut#167.9, p.sva.mut#168.9, p.sva.mut#169.9, p.sva.mut#170.9, p.sva.mut#171.9, p.sva.mut#172.9, p.sva.mut#173.9, p.sva.mut#174.9, p.sva.mut#175.9' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.1' for variables 'p.sva.mut#176.1, p.sva.mut#177.1, p.sva.mut#178.1, p.sva.mut#179.1, p.sva.mut#180.1, p.sva.mut#181.1, p.sva.mut#182.1, p.sva.mut#183.1, p.sva.mut#184.1, p.sva.mut#185.1, p.sva.mut#186.1, p.sva.mut#187.1, p.sva.mut#188.1, p.sva.mut#189.1, p.sva.mut#190.1, p.sva.mut#191.1, p.sva.mut#192.1, p.sva.mut#193.1, p.sva.mut#194.1, p.sva.mut#195.1, p.sva.mut#196.1, p.sva.mut#197.1, p.sva.mut#198.1, p.sva.mut#199.1, p.sva.mut.1' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.10' for variables 'p.sva.mut#176.10, p.sva.mut#177.10, p.sva.mut#178.10, p.sva.mut#179.10, p.sva.mut#180.10, p.sva.mut#181.10, p.sva.mut#182.10, p.sva.mut#183.10, p.sva.mut#184.10, p.sva.mut#185.10, p.sva.mut#186.10, p.sva.mut#187.10, p.sva.mut#188.10, p.sva.mut#189.10, p.sva.mut#190.10, p.sva.mut#191.10, p.sva.mut#192.10, p.sva.mut#193.10, p.sva.mut#194.10, p.sva.mut#195.10, p.sva.mut#196.10, p.sva.mut#197.10, p.sva.mut#198.10, p.sva.mut#199.10, p.sva.mut.10' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.11' for variables 'p.sva.mut#176.11, p.sva.mut#177.11, p.sva.mut#178.11, p.sva.mut#179.11, p.sva.mut#180.11, p.sva.mut#181.11, p.sva.mut#182.11, p.sva.mut#183.11, p.sva.mut#184.11, p.sva.mut#185.11, p.sva.mut#186.11, p.sva.mut#187.11, p.sva.mut#188.11, p.sva.mut#189.11, p.sva.mut#190.11, p.sva.mut#191.11, p.sva.mut#192.11, p.sva.mut#193.11, p.sva.mut#194.11, p.sva.mut#195.11, p.sva.mut#196.11, p.sva.mut#197.11, p.sva.mut#198.11, p.sva.mut#199.11, p.sva.mut.11' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.12' for variables 'p.sva.mut#176.12, p.sva.mut#177.12, p.sva.mut#178.12, p.sva.mut#179.12, p.sva.mut#180.12, p.sva.mut#181.12, p.sva.mut#182.12, p.sva.mut#183.12, p.sva.mut#184.12, p.sva.mut#185.12, p.sva.mut#186.12, p.sva.mut#187.12, p.sva.mut#188.12, p.sva.mut#189.12, p.sva.mut#190.12, p.sva.mut#191.12, p.sva.mut#192.12, p.sva.mut#193.12, p.sva.mut#194.12, p.sva.mut#195.12, p.sva.mut#196.12, p.sva.mut#197.12, p.sva.mut#198.12, p.sva.mut#199.12, p.sva.mut.12' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.13' for variables 'p.sva.mut#176.13, p.sva.mut#177.13, p.sva.mut#178.13, p.sva.mut#179.13, p.sva.mut#180.13, p.sva.mut#181.13, p.sva.mut#182.13, p.sva.mut#183.13, p.sva.mut#184.13, p.sva.mut#185.13, p.sva.mut#186.13, p.sva.mut#187.13, p.sva.mut#188.13, p.sva.mut#189.13, p.sva.mut#190.13, p.sva.mut#191.13, p.sva.mut#192.13, p.sva.mut#193.13, p.sva.mut#194.13, p.sva.mut#195.13, p.sva.mut#196.13, p.sva.mut#197.13, p.sva.mut#198.13, p.sva.mut#199.13, p.sva.mut.13' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.14' for variables 'p.sva.mut#176.14, p.sva.mut#177.14, p.sva.mut#178.14, p.sva.mut#179.14, p.sva.mut#180.14, p.sva.mut#181.14, p.sva.mut#182.14, p.sva.mut#183.14, p.sva.mut#184.14, p.sva.mut#185.14, p.sva.mut#186.14, p.sva.mut#187.14, p.sva.mut#188.14, p.sva.mut#189.14, p.sva.mut#190.14, p.sva.mut#191.14, p.sva.mut#192.14, p.sva.mut#193.14, p.sva.mut#194.14, p.sva.mut#195.14, p.sva.mut#196.14, p.sva.mut#197.14, p.sva.mut#198.14, p.sva.mut#199.14, p.sva.mut.14' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.15' for variables 'p.sva.mut#176.15, p.sva.mut#177.15, p.sva.mut#178.15, p.sva.mut#179.15, p.sva.mut#180.15, p.sva.mut#181.15, p.sva.mut#182.15, p.sva.mut#183.15, p.sva.mut#184.15, p.sva.mut#185.15, p.sva.mut#186.15, p.sva.mut#187.15, p.sva.mut#188.15, p.sva.mut#189.15, p.sva.mut#190.15, p.sva.mut#191.15, p.sva.mut#192.15, p.sva.mut#193.15, p.sva.mut#194.15, p.sva.mut#195.15, p.sva.mut#196.15, p.sva.mut#197.15, p.sva.mut#198.15, p.sva.mut#199.15, p.sva.mut.15' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.16' for variables 'p.sva.mut#176.16, p.sva.mut#177.16, p.sva.mut#178.16, p.sva.mut#179.16, p.sva.mut#180.16, p.sva.mut#181.16, p.sva.mut#182.16, p.sva.mut#183.16, p.sva.mut#184.16, p.sva.mut#185.16, p.sva.mut#186.16, p.sva.mut#187.16, p.sva.mut#188.16, p.sva.mut#189.16, p.sva.mut#190.16, p.sva.mut#191.16, p.sva.mut#192.16, p.sva.mut#193.16, p.sva.mut#194.16, p.sva.mut#195.16, p.sva.mut#196.16, p.sva.mut#197.16, p.sva.mut#198.16, p.sva.mut#199.16, p.sva.mut.16' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.17' for variables 'p.sva.mut#176.17, p.sva.mut#177.17, p.sva.mut#178.17, p.sva.mut#179.17, p.sva.mut#180.17, p.sva.mut#181.17, p.sva.mut#182.17, p.sva.mut#183.17, p.sva.mut#184.17, p.sva.mut#185.17, p.sva.mut#186.17, p.sva.mut#187.17, p.sva.mut#188.17, p.sva.mut#189.17, p.sva.mut#190.17, p.sva.mut#191.17, p.sva.mut#192.17, p.sva.mut#193.17, p.sva.mut#194.17, p.sva.mut#195.17, p.sva.mut#196.17, p.sva.mut#197.17, p.sva.mut#198.17, p.sva.mut#199.17, p.sva.mut.17' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.18' for variables 'p.sva.mut#176.18, p.sva.mut#177.18, p.sva.mut#178.18, p.sva.mut#179.18, p.sva.mut#180.18, p.sva.mut#181.18, p.sva.mut#182.18, p.sva.mut#183.18, p.sva.mut#184.18, p.sva.mut#185.18, p.sva.mut#186.18, p.sva.mut#187.18, p.sva.mut#188.18, p.sva.mut#189.18, p.sva.mut#190.18, p.sva.mut#191.18, p.sva.mut#192.18, p.sva.mut#193.18, p.sva.mut#194.18, p.sva.mut#195.18, p.sva.mut#196.18, p.sva.mut#197.18, p.sva.mut#198.18, p.sva.mut#199.18, p.sva.mut.18' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.19' for variables 'p.sva.mut#176.19, p.sva.mut#177.19, p.sva.mut#178.19, p.sva.mut#179.19, p.sva.mut#180.19, p.sva.mut#181.19, p.sva.mut#182.19, p.sva.mut#183.19, p.sva.mut#184.19, p.sva.mut#185.19, p.sva.mut#186.19, p.sva.mut#187.19, p.sva.mut#188.19, p.sva.mut#189.19, p.sva.mut#190.19, p.sva.mut#191.19, p.sva.mut#192.19, p.sva.mut#193.19, p.sva.mut#194.19, p.sva.mut#195.19, p.sva.mut#196.19, p.sva.mut#197.19, p.sva.mut#198.19, p.sva.mut#199.19, p.sva.mut.19' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.2' for variables 'p.sva.mut#176.2, p.sva.mut#177.2, p.sva.mut#178.2, p.sva.mut#179.2, p.sva.mut#180.2, p.sva.mut#181.2, p.sva.mut#182.2, p.sva.mut#183.2, p.sva.mut#184.2, p.sva.mut#185.2, p.sva.mut#186.2, p.sva.mut#187.2, p.sva.mut#188.2, p.sva.mut#189.2, p.sva.mut#190.2, p.sva.mut#191.2, p.sva.mut#192.2, p.sva.mut#193.2, p.sva.mut#194.2, p.sva.mut#195.2, p.sva.mut#196.2, p.sva.mut#197.2, p.sva.mut#198.2, p.sva.mut#199.2, p.sva.mut.2' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.20' for variables 'p.sva.mut#176.20, p.sva.mut#177.20, p.sva.mut#178.20, p.sva.mut#179.20, p.sva.mut#180.20, p.sva.mut#181.20, p.sva.mut#182.20, p.sva.mut#183.20, p.sva.mut#184.20, p.sva.mut#185.20, p.sva.mut#186.20, p.sva.mut#187.20, p.sva.mut#188.20, p.sva.mut#189.20, p.sva.mut#190.20, p.sva.mut#191.20, p.sva.mut#192.20, p.sva.mut#193.20, p.sva.mut#194.20, p.sva.mut#195.20, p.sva.mut#196.20, p.sva.mut#197.20, p.sva.mut#198.20, p.sva.mut#199.20, p.sva.mut.20' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.21' for variables 'p.sva.mut#176.21, p.sva.mut#177.21, p.sva.mut#178.21, p.sva.mut#179.21, p.sva.mut#180.21, p.sva.mut#181.21, p.sva.mut#182.21, p.sva.mut#183.21, p.sva.mut#184.21, p.sva.mut#185.21, p.sva.mut#186.21, p.sva.mut#187.21, p.sva.mut#188.21, p.sva.mut#189.21, p.sva.mut#190.21, p.sva.mut#191.21, p.sva.mut#192.21, p.sva.mut#193.21, p.sva.mut#194.21, p.sva.mut#195.21, p.sva.mut#196.21, p.sva.mut#197.21, p.sva.mut#198.21, p.sva.mut#199.21, p.sva.mut.21' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.22' for variables 'p.sva.mut#176.22, p.sva.mut#177.22, p.sva.mut#178.22, p.sva.mut#179.22, p.sva.mut#180.22, p.sva.mut#181.22, p.sva.mut#182.22, p.sva.mut#183.22, p.sva.mut#184.22, p.sva.mut#185.22, p.sva.mut#186.22, p.sva.mut#187.22, p.sva.mut#188.22, p.sva.mut#189.22, p.sva.mut#190.22, p.sva.mut#191.22, p.sva.mut#192.22, p.sva.mut#193.22, p.sva.mut#194.22, p.sva.mut#195.22, p.sva.mut#196.22, p.sva.mut#197.22, p.sva.mut#198.22, p.sva.mut#199.22, p.sva.mut.22' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.23' for variables 'p.sva.mut#176.23, p.sva.mut#177.23, p.sva.mut#178.23, p.sva.mut#179.23, p.sva.mut#180.23, p.sva.mut#181.23, p.sva.mut#182.23, p.sva.mut#183.23, p.sva.mut#184.23, p.sva.mut#185.23, p.sva.mut#186.23, p.sva.mut#187.23, p.sva.mut#188.23, p.sva.mut#189.23, p.sva.mut#190.23, p.sva.mut#191.23, p.sva.mut#192.23, p.sva.mut#193.23, p.sva.mut#194.23, p.sva.mut#195.23, p.sva.mut#196.23, p.sva.mut#197.23, p.sva.mut#198.23, p.sva.mut#199.23, p.sva.mut.23' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.24' for variables 'p.sva.mut#176.24, p.sva.mut#177.24, p.sva.mut#178.24, p.sva.mut#179.24, p.sva.mut#180.24, p.sva.mut#181.24, p.sva.mut#182.24, p.sva.mut#183.24, p.sva.mut#184.24, p.sva.mut#185.24, p.sva.mut#186.24, p.sva.mut#187.24, p.sva.mut#188.24, p.sva.mut#189.24, p.sva.mut#190.24, p.sva.mut#191.24, p.sva.mut#192.24, p.sva.mut#193.24, p.sva.mut#194.24, p.sva.mut#195.24, p.sva.mut#196.24, p.sva.mut#197.24, p.sva.mut#198.24, p.sva.mut#199.24, p.sva.mut.24' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.3' for variables 'p.sva.mut#176.3, p.sva.mut#177.3, p.sva.mut#178.3, p.sva.mut#179.3, p.sva.mut#180.3, p.sva.mut#181.3, p.sva.mut#182.3, p.sva.mut#183.3, p.sva.mut#184.3, p.sva.mut#185.3, p.sva.mut#186.3, p.sva.mut#187.3, p.sva.mut#188.3, p.sva.mut#189.3, p.sva.mut#190.3, p.sva.mut#191.3, p.sva.mut#192.3, p.sva.mut#193.3, p.sva.mut#194.3, p.sva.mut#195.3, p.sva.mut#196.3, p.sva.mut#197.3, p.sva.mut#198.3, p.sva.mut#199.3, p.sva.mut.3' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.4' for variables 'p.sva.mut#176.4, p.sva.mut#177.4, p.sva.mut#178.4, p.sva.mut#179.4, p.sva.mut#180.4, p.sva.mut#181.4, p.sva.mut#182.4, p.sva.mut#183.4, p.sva.mut#184.4, p.sva.mut#185.4, p.sva.mut#186.4, p.sva.mut#187.4, p.sva.mut#188.4, p.sva.mut#189.4, p.sva.mut#190.4, p.sva.mut#191.4, p.sva.mut#192.4, p.sva.mut#193.4, p.sva.mut#194.4, p.sva.mut#195.4, p.sva.mut#196.4, p.sva.mut#197.4, p.sva.mut#198.4, p.sva.mut#199.4, p.sva.mut.4' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.5' for variables 'p.sva.mut#176.5, p.sva.mut#177.5, p.sva.mut#178.5, p.sva.mut#179.5, p.sva.mut#180.5, p.sva.mut#181.5, p.sva.mut#182.5, p.sva.mut#183.5, p.sva.mut#184.5, p.sva.mut#185.5, p.sva.mut#186.5, p.sva.mut#187.5, p.sva.mut#188.5, p.sva.mut#189.5, p.sva.mut#190.5, p.sva.mut#191.5, p.sva.mut#192.5, p.sva.mut#193.5, p.sva.mut#194.5, p.sva.mut#195.5, p.sva.mut#196.5, p.sva.mut#197.5, p.sva.mut#198.5, p.sva.mut#199.5, p.sva.mut.5' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.6' for variables 'p.sva.mut#176.6, p.sva.mut#177.6, p.sva.mut#178.6, p.sva.mut#179.6, p.sva.mut#180.6, p.sva.mut#181.6, p.sva.mut#182.6, p.sva.mut#183.6, p.sva.mut#184.6, p.sva.mut#185.6, p.sva.mut#186.6, p.sva.mut#187.6, p.sva.mut#188.6, p.sva.mut#189.6, p.sva.mut#190.6, p.sva.mut#191.6, p.sva.mut#192.6, p.sva.mut#193.6, p.sva.mut#194.6, p.sva.mut#195.6, p.sva.mut#196.6, p.sva.mut#197.6, p.sva.mut#198.6, p.sva.mut#199.6, p.sva.mut.6' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.7' for variables 'p.sva.mut#176.7, p.sva.mut#177.7, p.sva.mut#178.7, p.sva.mut#179.7, p.sva.mut#180.7, p.sva.mut#181.7, p.sva.mut#182.7, p.sva.mut#183.7, p.sva.mut#184.7, p.sva.mut#185.7, p.sva.mut#186.7, p.sva.mut#187.7, p.sva.mut#188.7, p.sva.mut#189.7, p.sva.mut#190.7, p.sva.mut#191.7, p.sva.mut#192.7, p.sva.mut#193.7, p.sva.mut#194.7, p.sva.mut#195.7, p.sva.mut#196.7, p.sva.mut#197.7, p.sva.mut#198.7, p.sva.mut#199.7, p.sva.mut.7' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.8' for variables 'p.sva.mut#176.8, p.sva.mut#177.8, p.sva.mut#178.8, p.sva.mut#179.8, p.sva.mut#180.8, p.sva.mut#181.8, p.sva.mut#182.8, p.sva.mut#183.8, p.sva.mut#184.8, p.sva.mut#185.8, p.sva.mut#186.8, p.sva.mut#187.8, p.sva.mut#188.8, p.sva.mut#189.8, p.sva.mut#190.8, p.sva.mut#191.8, p.sva.mut#192.8, p.sva.mut#193.8, p.sva.mut#194.8, p.sva.mut#195.8, p.sva.mut#196.8, p.sva.mut#197.8, p.sva.mut#198.8, p.sva.mut#199.8, p.sva.mut.8' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#176.9' for variables 'p.sva.mut#176.9, p.sva.mut#177.9, p.sva.mut#178.9, p.sva.mut#179.9, p.sva.mut#180.9, p.sva.mut#181.9, p.sva.mut#182.9, p.sva.mut#183.9, p.sva.mut#184.9, p.sva.mut#185.9, p.sva.mut#186.9, p.sva.mut#187.9, p.sva.mut#188.9, p.sva.mut#189.9, p.sva.mut#190.9, p.sva.mut#191.9, p.sva.mut#192.9, p.sva.mut#193.9, p.sva.mut#194.9, p.sva.mut#195.9, p.sva.mut#196.9, p.sva.mut#197.9, p.sva.mut#198.9, p.sva.mut#199.9, p.sva.mut.9' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.1' for variables 'p.sva.mut#26.1, p.sva.mut#27.1, p.sva.mut#28.1, p.sva.mut#29.1, p.sva.mut#30.1, p.sva.mut#31.1, p.sva.mut#32.1, p.sva.mut#33.1, p.sva.mut#34.1, p.sva.mut#35.1, p.sva.mut#36.1, p.sva.mut#37.1, p.sva.mut#38.1, p.sva.mut#39.1, p.sva.mut#40.1, p.sva.mut#41.1, p.sva.mut#42.1, p.sva.mut#43.1, p.sva.mut#44.1, p.sva.mut#45.1, p.sva.mut#46.1, p.sva.mut#47.1, p.sva.mut#48.1, p.sva.mut#49.1, p.sva.mut#50.1' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.10' for variables 'p.sva.mut#26.10, p.sva.mut#27.10, p.sva.mut#28.10, p.sva.mut#29.10, p.sva.mut#30.10, p.sva.mut#31.10, p.sva.mut#32.10, p.sva.mut#33.10, p.sva.mut#34.10, p.sva.mut#35.10, p.sva.mut#36.10, p.sva.mut#37.10, p.sva.mut#38.10, p.sva.mut#39.10, p.sva.mut#40.10, p.sva.mut#41.10, p.sva.mut#42.10, p.sva.mut#43.10, p.sva.mut#44.10, p.sva.mut#45.10, p.sva.mut#46.10, p.sva.mut#47.10, p.sva.mut#48.10, p.sva.mut#49.10, p.sva.mut#50.10' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.11' for variables 'p.sva.mut#26.11, p.sva.mut#27.11, p.sva.mut#28.11, p.sva.mut#29.11, p.sva.mut#30.11, p.sva.mut#31.11, p.sva.mut#32.11, p.sva.mut#33.11, p.sva.mut#34.11, p.sva.mut#35.11, p.sva.mut#36.11, p.sva.mut#37.11, p.sva.mut#38.11, p.sva.mut#39.11, p.sva.mut#40.11, p.sva.mut#41.11, p.sva.mut#42.11, p.sva.mut#43.11, p.sva.mut#44.11, p.sva.mut#45.11, p.sva.mut#46.11, p.sva.mut#47.11, p.sva.mut#48.11, p.sva.mut#49.11, p.sva.mut#50.11' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.12' for variables 'p.sva.mut#26.12, p.sva.mut#27.12, p.sva.mut#28.12, p.sva.mut#29.12, p.sva.mut#30.12, p.sva.mut#31.12, p.sva.mut#32.12, p.sva.mut#33.12, p.sva.mut#34.12, p.sva.mut#35.12, p.sva.mut#36.12, p.sva.mut#37.12, p.sva.mut#38.12, p.sva.mut#39.12, p.sva.mut#40.12, p.sva.mut#41.12, p.sva.mut#42.12, p.sva.mut#43.12, p.sva.mut#44.12, p.sva.mut#45.12, p.sva.mut#46.12, p.sva.mut#47.12, p.sva.mut#48.12, p.sva.mut#49.12, p.sva.mut#50.12' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.13' for variables 'p.sva.mut#26.13, p.sva.mut#27.13, p.sva.mut#28.13, p.sva.mut#29.13, p.sva.mut#30.13, p.sva.mut#31.13, p.sva.mut#32.13, p.sva.mut#33.13, p.sva.mut#34.13, p.sva.mut#35.13, p.sva.mut#36.13, p.sva.mut#37.13, p.sva.mut#38.13, p.sva.mut#39.13, p.sva.mut#40.13, p.sva.mut#41.13, p.sva.mut#42.13, p.sva.mut#43.13, p.sva.mut#44.13, p.sva.mut#45.13, p.sva.mut#46.13, p.sva.mut#47.13, p.sva.mut#48.13, p.sva.mut#49.13, p.sva.mut#50.13' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.14' for variables 'p.sva.mut#26.14, p.sva.mut#27.14, p.sva.mut#28.14, p.sva.mut#29.14, p.sva.mut#30.14, p.sva.mut#31.14, p.sva.mut#32.14, p.sva.mut#33.14, p.sva.mut#34.14, p.sva.mut#35.14, p.sva.mut#36.14, p.sva.mut#37.14, p.sva.mut#38.14, p.sva.mut#39.14, p.sva.mut#40.14, p.sva.mut#41.14, p.sva.mut#42.14, p.sva.mut#43.14, p.sva.mut#44.14, p.sva.mut#45.14, p.sva.mut#46.14, p.sva.mut#47.14, p.sva.mut#48.14, p.sva.mut#49.14, p.sva.mut#50.14' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.15' for variables 'p.sva.mut#26.15, p.sva.mut#27.15, p.sva.mut#28.15, p.sva.mut#29.15, p.sva.mut#30.15, p.sva.mut#31.15, p.sva.mut#32.15, p.sva.mut#33.15, p.sva.mut#34.15, p.sva.mut#35.15, p.sva.mut#36.15, p.sva.mut#37.15, p.sva.mut#38.15, p.sva.mut#39.15, p.sva.mut#40.15, p.sva.mut#41.15, p.sva.mut#42.15, p.sva.mut#43.15, p.sva.mut#44.15, p.sva.mut#45.15, p.sva.mut#46.15, p.sva.mut#47.15, p.sva.mut#48.15, p.sva.mut#49.15, p.sva.mut#50.15' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.16' for variables 'p.sva.mut#26.16, p.sva.mut#27.16, p.sva.mut#28.16, p.sva.mut#29.16, p.sva.mut#30.16, p.sva.mut#31.16, p.sva.mut#32.16, p.sva.mut#33.16, p.sva.mut#34.16, p.sva.mut#35.16, p.sva.mut#36.16, p.sva.mut#37.16, p.sva.mut#38.16, p.sva.mut#39.16, p.sva.mut#40.16, p.sva.mut#41.16, p.sva.mut#42.16, p.sva.mut#43.16, p.sva.mut#44.16, p.sva.mut#45.16, p.sva.mut#46.16, p.sva.mut#47.16, p.sva.mut#48.16, p.sva.mut#49.16, p.sva.mut#50.16' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.17' for variables 'p.sva.mut#26.17, p.sva.mut#27.17, p.sva.mut#28.17, p.sva.mut#29.17, p.sva.mut#30.17, p.sva.mut#31.17, p.sva.mut#32.17, p.sva.mut#33.17, p.sva.mut#34.17, p.sva.mut#35.17, p.sva.mut#36.17, p.sva.mut#37.17, p.sva.mut#38.17, p.sva.mut#39.17, p.sva.mut#40.17, p.sva.mut#41.17, p.sva.mut#42.17, p.sva.mut#43.17, p.sva.mut#44.17, p.sva.mut#45.17, p.sva.mut#46.17, p.sva.mut#47.17, p.sva.mut#48.17, p.sva.mut#49.17, p.sva.mut#50.17' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.18' for variables 'p.sva.mut#26.18, p.sva.mut#27.18, p.sva.mut#28.18, p.sva.mut#29.18, p.sva.mut#30.18, p.sva.mut#31.18, p.sva.mut#32.18, p.sva.mut#33.18, p.sva.mut#34.18, p.sva.mut#35.18, p.sva.mut#36.18, p.sva.mut#37.18, p.sva.mut#38.18, p.sva.mut#39.18, p.sva.mut#40.18, p.sva.mut#41.18, p.sva.mut#42.18, p.sva.mut#43.18, p.sva.mut#44.18, p.sva.mut#45.18, p.sva.mut#46.18, p.sva.mut#47.18, p.sva.mut#48.18, p.sva.mut#49.18, p.sva.mut#50.18' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.19' for variables 'p.sva.mut#26.19, p.sva.mut#27.19, p.sva.mut#28.19, p.sva.mut#29.19, p.sva.mut#30.19, p.sva.mut#31.19, p.sva.mut#32.19, p.sva.mut#33.19, p.sva.mut#34.19, p.sva.mut#35.19, p.sva.mut#36.19, p.sva.mut#37.19, p.sva.mut#38.19, p.sva.mut#39.19, p.sva.mut#40.19, p.sva.mut#41.19, p.sva.mut#42.19, p.sva.mut#43.19, p.sva.mut#44.19, p.sva.mut#45.19, p.sva.mut#46.19, p.sva.mut#47.19, p.sva.mut#48.19, p.sva.mut#49.19, p.sva.mut#50.19' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.2' for variables 'p.sva.mut#26.2, p.sva.mut#27.2, p.sva.mut#28.2, p.sva.mut#29.2, p.sva.mut#30.2, p.sva.mut#31.2, p.sva.mut#32.2, p.sva.mut#33.2, p.sva.mut#34.2, p.sva.mut#35.2, p.sva.mut#36.2, p.sva.mut#37.2, p.sva.mut#38.2, p.sva.mut#39.2, p.sva.mut#40.2, p.sva.mut#41.2, p.sva.mut#42.2, p.sva.mut#43.2, p.sva.mut#44.2, p.sva.mut#45.2, p.sva.mut#46.2, p.sva.mut#47.2, p.sva.mut#48.2, p.sva.mut#49.2, p.sva.mut#50.2' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.20' for variables 'p.sva.mut#26.20, p.sva.mut#27.20, p.sva.mut#28.20, p.sva.mut#29.20, p.sva.mut#30.20, p.sva.mut#31.20, p.sva.mut#32.20, p.sva.mut#33.20, p.sva.mut#34.20, p.sva.mut#35.20, p.sva.mut#36.20, p.sva.mut#37.20, p.sva.mut#38.20, p.sva.mut#39.20, p.sva.mut#40.20, p.sva.mut#41.20, p.sva.mut#42.20, p.sva.mut#43.20, p.sva.mut#44.20, p.sva.mut#45.20, p.sva.mut#46.20, p.sva.mut#47.20, p.sva.mut#48.20, p.sva.mut#49.20, p.sva.mut#50.20' (24 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4386.13 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Creating shared register 'p.sva.mut#26.21' for variables 'p.sva.mut#26.21, p.sva.mut#27.21, p.sva.mut#28.21, p.sva.mut#29.21, p.sva.mut#30.21, p.sva.mut#31.21, p.sva.mut#32.21, p.sva.mut#33.21, p.sva.mut#34.21, p.sva.mut#35.21, p.sva.mut#36.21, p.sva.mut#37.21, p.sva.mut#38.21, p.sva.mut#39.21, p.sva.mut#40.21, p.sva.mut#41.21, p.sva.mut#42.21, p.sva.mut#43.21, p.sva.mut#44.21, p.sva.mut#45.21, p.sva.mut#46.21, p.sva.mut#47.21, p.sva.mut#48.21, p.sva.mut#49.21, p.sva.mut#50.21' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.22' for variables 'p.sva.mut#26.22, p.sva.mut#27.22, p.sva.mut#28.22, p.sva.mut#29.22, p.sva.mut#30.22, p.sva.mut#31.22, p.sva.mut#32.22, p.sva.mut#33.22, p.sva.mut#34.22, p.sva.mut#35.22, p.sva.mut#36.22, p.sva.mut#37.22, p.sva.mut#38.22, p.sva.mut#39.22, p.sva.mut#40.22, p.sva.mut#41.22, p.sva.mut#42.22, p.sva.mut#43.22, p.sva.mut#44.22, p.sva.mut#45.22, p.sva.mut#46.22, p.sva.mut#47.22, p.sva.mut#48.22, p.sva.mut#49.22, p.sva.mut#50.22' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.23' for variables 'p.sva.mut#26.23, p.sva.mut#27.23, p.sva.mut#28.23, p.sva.mut#29.23, p.sva.mut#30.23, p.sva.mut#31.23, p.sva.mut#32.23, p.sva.mut#33.23, p.sva.mut#34.23, p.sva.mut#35.23, p.sva.mut#36.23, p.sva.mut#37.23, p.sva.mut#38.23, p.sva.mut#39.23, p.sva.mut#40.23, p.sva.mut#41.23, p.sva.mut#42.23, p.sva.mut#43.23, p.sva.mut#44.23, p.sva.mut#45.23, p.sva.mut#46.23, p.sva.mut#47.23, p.sva.mut#48.23, p.sva.mut#49.23, p.sva.mut#50.23' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.24' for variables 'p.sva.mut#26.24, p.sva.mut#27.24, p.sva.mut#28.24, p.sva.mut#29.24, p.sva.mut#30.24, p.sva.mut#31.24, p.sva.mut#32.24, p.sva.mut#33.24, p.sva.mut#34.24, p.sva.mut#35.24, p.sva.mut#36.24, p.sva.mut#37.24, p.sva.mut#38.24, p.sva.mut#39.24, p.sva.mut#40.24, p.sva.mut#41.24, p.sva.mut#42.24, p.sva.mut#43.24, p.sva.mut#44.24, p.sva.mut#45.24, p.sva.mut#46.24, p.sva.mut#47.24, p.sva.mut#48.24, p.sva.mut#49.24, p.sva.mut#50.24' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.3' for variables 'p.sva.mut#26.3, p.sva.mut#27.3, p.sva.mut#28.3, p.sva.mut#29.3, p.sva.mut#30.3, p.sva.mut#31.3, p.sva.mut#32.3, p.sva.mut#33.3, p.sva.mut#34.3, p.sva.mut#35.3, p.sva.mut#36.3, p.sva.mut#37.3, p.sva.mut#38.3, p.sva.mut#39.3, p.sva.mut#40.3, p.sva.mut#41.3, p.sva.mut#42.3, p.sva.mut#43.3, p.sva.mut#44.3, p.sva.mut#45.3, p.sva.mut#46.3, p.sva.mut#47.3, p.sva.mut#48.3, p.sva.mut#49.3, p.sva.mut#50.3' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.4' for variables 'p.sva.mut#26.4, p.sva.mut#27.4, p.sva.mut#28.4, p.sva.mut#29.4, p.sva.mut#30.4, p.sva.mut#31.4, p.sva.mut#32.4, p.sva.mut#33.4, p.sva.mut#34.4, p.sva.mut#35.4, p.sva.mut#36.4, p.sva.mut#37.4, p.sva.mut#38.4, p.sva.mut#39.4, p.sva.mut#40.4, p.sva.mut#41.4, p.sva.mut#42.4, p.sva.mut#43.4, p.sva.mut#44.4, p.sva.mut#45.4, p.sva.mut#46.4, p.sva.mut#47.4, p.sva.mut#48.4, p.sva.mut#49.4, p.sva.mut#50.4' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.5' for variables 'p.sva.mut#26.5, p.sva.mut#27.5, p.sva.mut#28.5, p.sva.mut#29.5, p.sva.mut#30.5, p.sva.mut#31.5, p.sva.mut#32.5, p.sva.mut#33.5, p.sva.mut#34.5, p.sva.mut#35.5, p.sva.mut#36.5, p.sva.mut#37.5, p.sva.mut#38.5, p.sva.mut#39.5, p.sva.mut#40.5, p.sva.mut#41.5, p.sva.mut#42.5, p.sva.mut#43.5, p.sva.mut#44.5, p.sva.mut#45.5, p.sva.mut#46.5, p.sva.mut#47.5, p.sva.mut#48.5, p.sva.mut#49.5, p.sva.mut#50.5' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.6' for variables 'p.sva.mut#26.6, p.sva.mut#27.6, p.sva.mut#28.6, p.sva.mut#29.6, p.sva.mut#30.6, p.sva.mut#31.6, p.sva.mut#32.6, p.sva.mut#33.6, p.sva.mut#34.6, p.sva.mut#35.6, p.sva.mut#36.6, p.sva.mut#37.6, p.sva.mut#38.6, p.sva.mut#39.6, p.sva.mut#40.6, p.sva.mut#41.6, p.sva.mut#42.6, p.sva.mut#43.6, p.sva.mut#44.6, p.sva.mut#45.6, p.sva.mut#46.6, p.sva.mut#47.6, p.sva.mut#48.6, p.sva.mut#49.6, p.sva.mut#50.6' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.7' for variables 'p.sva.mut#26.7, p.sva.mut#27.7, p.sva.mut#28.7, p.sva.mut#29.7, p.sva.mut#30.7, p.sva.mut#31.7, p.sva.mut#32.7, p.sva.mut#33.7, p.sva.mut#34.7, p.sva.mut#35.7, p.sva.mut#36.7, p.sva.mut#37.7, p.sva.mut#38.7, p.sva.mut#39.7, p.sva.mut#40.7, p.sva.mut#41.7, p.sva.mut#42.7, p.sva.mut#43.7, p.sva.mut#44.7, p.sva.mut#45.7, p.sva.mut#46.7, p.sva.mut#47.7, p.sva.mut#48.7, p.sva.mut#49.7, p.sva.mut#50.7' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.8' for variables 'p.sva.mut#26.8, p.sva.mut#27.8, p.sva.mut#28.8, p.sva.mut#29.8, p.sva.mut#30.8, p.sva.mut#31.8, p.sva.mut#32.8, p.sva.mut#33.8, p.sva.mut#34.8, p.sva.mut#35.8, p.sva.mut#36.8, p.sva.mut#37.8, p.sva.mut#38.8, p.sva.mut#39.8, p.sva.mut#40.8, p.sva.mut#41.8, p.sva.mut#42.8, p.sva.mut#43.8, p.sva.mut#44.8, p.sva.mut#45.8, p.sva.mut#46.8, p.sva.mut#47.8, p.sva.mut#48.8, p.sva.mut#49.8, p.sva.mut#50.8' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#26.9' for variables 'p.sva.mut#26.9, p.sva.mut#27.9, p.sva.mut#28.9, p.sva.mut#29.9, p.sva.mut#30.9, p.sva.mut#31.9, p.sva.mut#32.9, p.sva.mut#33.9, p.sva.mut#34.9, p.sva.mut#35.9, p.sva.mut#36.9, p.sva.mut#37.9, p.sva.mut#38.9, p.sva.mut#39.9, p.sva.mut#40.9, p.sva.mut#41.9, p.sva.mut#42.9, p.sva.mut#43.9, p.sva.mut#44.9, p.sva.mut#45.9, p.sva.mut#46.9, p.sva.mut#47.9, p.sva.mut#48.9, p.sva.mut#49.9, p.sva.mut#50.9' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.1' for variables 'p.sva.mut#51.1, p.sva.mut#52.1, p.sva.mut#53.1, p.sva.mut#54.1, p.sva.mut#55.1, p.sva.mut#56.1, p.sva.mut#57.1, p.sva.mut#58.1, p.sva.mut#59.1, p.sva.mut#60.1, p.sva.mut#61.1, p.sva.mut#62.1, p.sva.mut#63.1, p.sva.mut#64.1, p.sva.mut#65.1, p.sva.mut#66.1, p.sva.mut#67.1, p.sva.mut#68.1, p.sva.mut#69.1, p.sva.mut#70.1, p.sva.mut#71.1, p.sva.mut#72.1, p.sva.mut#73.1, p.sva.mut#74.1, p.sva.mut#75.1' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.10' for variables 'p.sva.mut#51.10, p.sva.mut#52.10, p.sva.mut#53.10, p.sva.mut#54.10, p.sva.mut#55.10, p.sva.mut#56.10, p.sva.mut#57.10, p.sva.mut#58.10, p.sva.mut#59.10, p.sva.mut#60.10, p.sva.mut#61.10, p.sva.mut#62.10, p.sva.mut#63.10, p.sva.mut#64.10, p.sva.mut#65.10, p.sva.mut#66.10, p.sva.mut#67.10, p.sva.mut#68.10, p.sva.mut#69.10, p.sva.mut#70.10, p.sva.mut#71.10, p.sva.mut#72.10, p.sva.mut#73.10, p.sva.mut#74.10, p.sva.mut#75.10' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.11' for variables 'p.sva.mut#51.11, p.sva.mut#52.11, p.sva.mut#53.11, p.sva.mut#54.11, p.sva.mut#55.11, p.sva.mut#56.11, p.sva.mut#57.11, p.sva.mut#58.11, p.sva.mut#59.11, p.sva.mut#60.11, p.sva.mut#61.11, p.sva.mut#62.11, p.sva.mut#63.11, p.sva.mut#64.11, p.sva.mut#65.11, p.sva.mut#66.11, p.sva.mut#67.11, p.sva.mut#68.11, p.sva.mut#69.11, p.sva.mut#70.11, p.sva.mut#71.11, p.sva.mut#72.11, p.sva.mut#73.11, p.sva.mut#74.11, p.sva.mut#75.11' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.12' for variables 'p.sva.mut#51.12, p.sva.mut#52.12, p.sva.mut#53.12, p.sva.mut#54.12, p.sva.mut#55.12, p.sva.mut#56.12, p.sva.mut#57.12, p.sva.mut#58.12, p.sva.mut#59.12, p.sva.mut#60.12, p.sva.mut#61.12, p.sva.mut#62.12, p.sva.mut#63.12, p.sva.mut#64.12, p.sva.mut#65.12, p.sva.mut#66.12, p.sva.mut#67.12, p.sva.mut#68.12, p.sva.mut#69.12, p.sva.mut#70.12, p.sva.mut#71.12, p.sva.mut#72.12, p.sva.mut#73.12, p.sva.mut#74.12, p.sva.mut#75.12' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.13' for variables 'p.sva.mut#51.13, p.sva.mut#52.13, p.sva.mut#53.13, p.sva.mut#54.13, p.sva.mut#55.13, p.sva.mut#56.13, p.sva.mut#57.13, p.sva.mut#58.13, p.sva.mut#59.13, p.sva.mut#60.13, p.sva.mut#61.13, p.sva.mut#62.13, p.sva.mut#63.13, p.sva.mut#64.13, p.sva.mut#65.13, p.sva.mut#66.13, p.sva.mut#67.13, p.sva.mut#68.13, p.sva.mut#69.13, p.sva.mut#70.13, p.sva.mut#71.13, p.sva.mut#72.13, p.sva.mut#73.13, p.sva.mut#74.13, p.sva.mut#75.13' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.14' for variables 'p.sva.mut#51.14, p.sva.mut#52.14, p.sva.mut#53.14, p.sva.mut#54.14, p.sva.mut#55.14, p.sva.mut#56.14, p.sva.mut#57.14, p.sva.mut#58.14, p.sva.mut#59.14, p.sva.mut#60.14, p.sva.mut#61.14, p.sva.mut#62.14, p.sva.mut#63.14, p.sva.mut#64.14, p.sva.mut#65.14, p.sva.mut#66.14, p.sva.mut#67.14, p.sva.mut#68.14, p.sva.mut#69.14, p.sva.mut#70.14, p.sva.mut#71.14, p.sva.mut#72.14, p.sva.mut#73.14, p.sva.mut#74.14, p.sva.mut#75.14' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.15' for variables 'p.sva.mut#51.15, p.sva.mut#52.15, p.sva.mut#53.15, p.sva.mut#54.15, p.sva.mut#55.15, p.sva.mut#56.15, p.sva.mut#57.15, p.sva.mut#58.15, p.sva.mut#59.15, p.sva.mut#60.15, p.sva.mut#61.15, p.sva.mut#62.15, p.sva.mut#63.15, p.sva.mut#64.15, p.sva.mut#65.15, p.sva.mut#66.15, p.sva.mut#67.15, p.sva.mut#68.15, p.sva.mut#69.15, p.sva.mut#70.15, p.sva.mut#71.15, p.sva.mut#72.15, p.sva.mut#73.15, p.sva.mut#74.15, p.sva.mut#75.15' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.16' for variables 'p.sva.mut#51.16, p.sva.mut#52.16, p.sva.mut#53.16, p.sva.mut#54.16, p.sva.mut#55.16, p.sva.mut#56.16, p.sva.mut#57.16, p.sva.mut#58.16, p.sva.mut#59.16, p.sva.mut#60.16, p.sva.mut#61.16, p.sva.mut#62.16, p.sva.mut#63.16, p.sva.mut#64.16, p.sva.mut#65.16, p.sva.mut#66.16, p.sva.mut#67.16, p.sva.mut#68.16, p.sva.mut#69.16, p.sva.mut#70.16, p.sva.mut#71.16, p.sva.mut#72.16, p.sva.mut#73.16, p.sva.mut#74.16, p.sva.mut#75.16' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.17' for variables 'p.sva.mut#51.17, p.sva.mut#52.17, p.sva.mut#53.17, p.sva.mut#54.17, p.sva.mut#55.17, p.sva.mut#56.17, p.sva.mut#57.17, p.sva.mut#58.17, p.sva.mut#59.17, p.sva.mut#60.17, p.sva.mut#61.17, p.sva.mut#62.17, p.sva.mut#63.17, p.sva.mut#64.17, p.sva.mut#65.17, p.sva.mut#66.17, p.sva.mut#67.17, p.sva.mut#68.17, p.sva.mut#69.17, p.sva.mut#70.17, p.sva.mut#71.17, p.sva.mut#72.17, p.sva.mut#73.17, p.sva.mut#74.17, p.sva.mut#75.17' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.18' for variables 'p.sva.mut#51.18, p.sva.mut#52.18, p.sva.mut#53.18, p.sva.mut#54.18, p.sva.mut#55.18, p.sva.mut#56.18, p.sva.mut#57.18, p.sva.mut#58.18, p.sva.mut#59.18, p.sva.mut#60.18, p.sva.mut#61.18, p.sva.mut#62.18, p.sva.mut#63.18, p.sva.mut#64.18, p.sva.mut#65.18, p.sva.mut#66.18, p.sva.mut#67.18, p.sva.mut#68.18, p.sva.mut#69.18, p.sva.mut#70.18, p.sva.mut#71.18, p.sva.mut#72.18, p.sva.mut#73.18, p.sva.mut#74.18, p.sva.mut#75.18' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.19' for variables 'p.sva.mut#51.19, p.sva.mut#52.19, p.sva.mut#53.19, p.sva.mut#54.19, p.sva.mut#55.19, p.sva.mut#56.19, p.sva.mut#57.19, p.sva.mut#58.19, p.sva.mut#59.19, p.sva.mut#60.19, p.sva.mut#61.19, p.sva.mut#62.19, p.sva.mut#63.19, p.sva.mut#64.19, p.sva.mut#65.19, p.sva.mut#66.19, p.sva.mut#67.19, p.sva.mut#68.19, p.sva.mut#69.19, p.sva.mut#70.19, p.sva.mut#71.19, p.sva.mut#72.19, p.sva.mut#73.19, p.sva.mut#74.19, p.sva.mut#75.19' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.2' for variables 'p.sva.mut#51.2, p.sva.mut#52.2, p.sva.mut#53.2, p.sva.mut#54.2, p.sva.mut#55.2, p.sva.mut#56.2, p.sva.mut#57.2, p.sva.mut#58.2, p.sva.mut#59.2, p.sva.mut#60.2, p.sva.mut#61.2, p.sva.mut#62.2, p.sva.mut#63.2, p.sva.mut#64.2, p.sva.mut#65.2, p.sva.mut#66.2, p.sva.mut#67.2, p.sva.mut#68.2, p.sva.mut#69.2, p.sva.mut#70.2, p.sva.mut#71.2, p.sva.mut#72.2, p.sva.mut#73.2, p.sva.mut#74.2, p.sva.mut#75.2' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.20' for variables 'p.sva.mut#51.20, p.sva.mut#52.20, p.sva.mut#53.20, p.sva.mut#54.20, p.sva.mut#55.20, p.sva.mut#56.20, p.sva.mut#57.20, p.sva.mut#58.20, p.sva.mut#59.20, p.sva.mut#60.20, p.sva.mut#61.20, p.sva.mut#62.20, p.sva.mut#63.20, p.sva.mut#64.20, p.sva.mut#65.20, p.sva.mut#66.20, p.sva.mut#67.20, p.sva.mut#68.20, p.sva.mut#69.20, p.sva.mut#70.20, p.sva.mut#71.20, p.sva.mut#72.20, p.sva.mut#73.20, p.sva.mut#74.20, p.sva.mut#75.20' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.21' for variables 'p.sva.mut#51.21, p.sva.mut#52.21, p.sva.mut#53.21, p.sva.mut#54.21, p.sva.mut#55.21, p.sva.mut#56.21, p.sva.mut#57.21, p.sva.mut#58.21, p.sva.mut#59.21, p.sva.mut#60.21, p.sva.mut#61.21, p.sva.mut#62.21, p.sva.mut#63.21, p.sva.mut#64.21, p.sva.mut#65.21, p.sva.mut#66.21, p.sva.mut#67.21, p.sva.mut#68.21, p.sva.mut#69.21, p.sva.mut#70.21, p.sva.mut#71.21, p.sva.mut#72.21, p.sva.mut#73.21, p.sva.mut#74.21, p.sva.mut#75.21' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.22' for variables 'p.sva.mut#51.22, p.sva.mut#52.22, p.sva.mut#53.22, p.sva.mut#54.22, p.sva.mut#55.22, p.sva.mut#56.22, p.sva.mut#57.22, p.sva.mut#58.22, p.sva.mut#59.22, p.sva.mut#60.22, p.sva.mut#61.22, p.sva.mut#62.22, p.sva.mut#63.22, p.sva.mut#64.22, p.sva.mut#65.22, p.sva.mut#66.22, p.sva.mut#67.22, p.sva.mut#68.22, p.sva.mut#69.22, p.sva.mut#70.22, p.sva.mut#71.22, p.sva.mut#72.22, p.sva.mut#73.22, p.sva.mut#74.22, p.sva.mut#75.22' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.23' for variables 'p.sva.mut#51.23, p.sva.mut#52.23, p.sva.mut#53.23, p.sva.mut#54.23, p.sva.mut#55.23, p.sva.mut#56.23, p.sva.mut#57.23, p.sva.mut#58.23, p.sva.mut#59.23, p.sva.mut#60.23, p.sva.mut#61.23, p.sva.mut#62.23, p.sva.mut#63.23, p.sva.mut#64.23, p.sva.mut#65.23, p.sva.mut#66.23, p.sva.mut#67.23, p.sva.mut#68.23, p.sva.mut#69.23, p.sva.mut#70.23, p.sva.mut#71.23, p.sva.mut#72.23, p.sva.mut#73.23, p.sva.mut#74.23, p.sva.mut#75.23' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.24' for variables 'p.sva.mut#51.24, p.sva.mut#52.24, p.sva.mut#53.24, p.sva.mut#54.24, p.sva.mut#55.24, p.sva.mut#56.24, p.sva.mut#57.24, p.sva.mut#58.24, p.sva.mut#59.24, p.sva.mut#60.24, p.sva.mut#61.24, p.sva.mut#62.24, p.sva.mut#63.24, p.sva.mut#64.24, p.sva.mut#65.24, p.sva.mut#66.24, p.sva.mut#67.24, p.sva.mut#68.24, p.sva.mut#69.24, p.sva.mut#70.24, p.sva.mut#71.24, p.sva.mut#72.24, p.sva.mut#73.24, p.sva.mut#74.24, p.sva.mut#75.24' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.3' for variables 'p.sva.mut#51.3, p.sva.mut#52.3, p.sva.mut#53.3, p.sva.mut#54.3, p.sva.mut#55.3, p.sva.mut#56.3, p.sva.mut#57.3, p.sva.mut#58.3, p.sva.mut#59.3, p.sva.mut#60.3, p.sva.mut#61.3, p.sva.mut#62.3, p.sva.mut#63.3, p.sva.mut#64.3, p.sva.mut#65.3, p.sva.mut#66.3, p.sva.mut#67.3, p.sva.mut#68.3, p.sva.mut#69.3, p.sva.mut#70.3, p.sva.mut#71.3, p.sva.mut#72.3, p.sva.mut#73.3, p.sva.mut#74.3, p.sva.mut#75.3' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.4' for variables 'p.sva.mut#51.4, p.sva.mut#52.4, p.sva.mut#53.4, p.sva.mut#54.4, p.sva.mut#55.4, p.sva.mut#56.4, p.sva.mut#57.4, p.sva.mut#58.4, p.sva.mut#59.4, p.sva.mut#60.4, p.sva.mut#61.4, p.sva.mut#62.4, p.sva.mut#63.4, p.sva.mut#64.4, p.sva.mut#65.4, p.sva.mut#66.4, p.sva.mut#67.4, p.sva.mut#68.4, p.sva.mut#69.4, p.sva.mut#70.4, p.sva.mut#71.4, p.sva.mut#72.4, p.sva.mut#73.4, p.sva.mut#74.4, p.sva.mut#75.4' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.5' for variables 'p.sva.mut#51.5, p.sva.mut#52.5, p.sva.mut#53.5, p.sva.mut#54.5, p.sva.mut#55.5, p.sva.mut#56.5, p.sva.mut#57.5, p.sva.mut#58.5, p.sva.mut#59.5, p.sva.mut#60.5, p.sva.mut#61.5, p.sva.mut#62.5, p.sva.mut#63.5, p.sva.mut#64.5, p.sva.mut#65.5, p.sva.mut#66.5, p.sva.mut#67.5, p.sva.mut#68.5, p.sva.mut#69.5, p.sva.mut#70.5, p.sva.mut#71.5, p.sva.mut#72.5, p.sva.mut#73.5, p.sva.mut#74.5, p.sva.mut#75.5' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.6' for variables 'p.sva.mut#51.6, p.sva.mut#52.6, p.sva.mut#53.6, p.sva.mut#54.6, p.sva.mut#55.6, p.sva.mut#56.6, p.sva.mut#57.6, p.sva.mut#58.6, p.sva.mut#59.6, p.sva.mut#60.6, p.sva.mut#61.6, p.sva.mut#62.6, p.sva.mut#63.6, p.sva.mut#64.6, p.sva.mut#65.6, p.sva.mut#66.6, p.sva.mut#67.6, p.sva.mut#68.6, p.sva.mut#69.6, p.sva.mut#70.6, p.sva.mut#71.6, p.sva.mut#72.6, p.sva.mut#73.6, p.sva.mut#74.6, p.sva.mut#75.6' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.7' for variables 'p.sva.mut#51.7, p.sva.mut#52.7, p.sva.mut#53.7, p.sva.mut#54.7, p.sva.mut#55.7, p.sva.mut#56.7, p.sva.mut#57.7, p.sva.mut#58.7, p.sva.mut#59.7, p.sva.mut#60.7, p.sva.mut#61.7, p.sva.mut#62.7, p.sva.mut#63.7, p.sva.mut#64.7, p.sva.mut#65.7, p.sva.mut#66.7, p.sva.mut#67.7, p.sva.mut#68.7, p.sva.mut#69.7, p.sva.mut#70.7, p.sva.mut#71.7, p.sva.mut#72.7, p.sva.mut#73.7, p.sva.mut#74.7, p.sva.mut#75.7' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.8' for variables 'p.sva.mut#51.8, p.sva.mut#52.8, p.sva.mut#53.8, p.sva.mut#54.8, p.sva.mut#55.8, p.sva.mut#56.8, p.sva.mut#57.8, p.sva.mut#58.8, p.sva.mut#59.8, p.sva.mut#60.8, p.sva.mut#61.8, p.sva.mut#62.8, p.sva.mut#63.8, p.sva.mut#64.8, p.sva.mut#65.8, p.sva.mut#66.8, p.sva.mut#67.8, p.sva.mut#68.8, p.sva.mut#69.8, p.sva.mut#70.8, p.sva.mut#71.8, p.sva.mut#72.8, p.sva.mut#73.8, p.sva.mut#74.8, p.sva.mut#75.8' (24 registers deleted). (FSM-3)
# Creating shared register 'p.sva.mut#51.9' for variables 'p.sva.mut#51.9, p.sva.mut#52.9, p.sva.mut#53.9, p.sva.mut#54.9, p.sva.mut#55.9, p.sva.mut#56.9, p.sva.mut#57.9, p.sva.mut#58.9, p.sva.mut#59.9, p.sva.mut#60.9, p.sva.mut#61.9, p.sva.mut#62.9, p.sva.mut#63.9, p.sva.mut#64.9, p.sva.mut#65.9, p.sva.mut#66.9, p.sva.mut#67.9, p.sva.mut#68.9, p.sva.mut#69.9, p.sva.mut#70.9, p.sva.mut#71.9, p.sva.mut#72.9, p.sva.mut#73.9, p.sva.mut#74.9, p.sva.mut#75.9' (24 registers deleted). (FSM-3)
# Creating shared register 'COPY_LOOP#1:i(10:4).sva(5:0)' for variables 'COPY_LOOP#1:i(10:4).sva(5:0), COPY_LOOP:i(10:4).sva(5:0), COMP_LOOP:r(8:3).sva' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4412.41 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4442.42 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4467.00 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4491.59 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4516.21 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4540.83 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4566.92 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4596.93 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4621.49 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4646.16 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4670.82 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4695.43 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4721.46 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4751.47 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4775.99 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4800.49 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4825.06 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4849.66 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4876.02 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4906.03 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4930.64 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4955.26 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 4979.90 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5004.33 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5030.51 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5060.53 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5085.18 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5109.83 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5134.47 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5159.02 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5185.01 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5215.02 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5239.66 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5264.31 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5288.89 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5313.49 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5339.53 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5369.55 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5394.13 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5418.76 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5443.38 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5468.01 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5494.06 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5524.06 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5548.61 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5573.23 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5597.85 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5622.38 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5648.54 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5678.55 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5703.16 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5727.74 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5752.33 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5776.91 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5803.09 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5833.10 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5857.71 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5882.36 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5906.96 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5931.43 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5957.59 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 5987.59 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6012.25 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6036.87 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6061.51 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6086.03 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6112.07 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6142.08 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6166.69 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6191.32 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6215.89 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6240.49 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6266.58 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6296.59 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6321.24 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6345.70 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6370.35 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6394.98 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6421.12 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6451.13 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6475.76 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6500.23 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6524.87 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6549.48 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6575.62 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6605.63 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6630.24 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6654.66 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6679.24 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6703.91 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6730.17 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6760.18 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6784.82 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6809.53 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6834.24 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6858.92 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6884.63 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6914.64 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6939.34 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6963.98 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 6988.64 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7013.32 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7039.15 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7069.16 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7093.77 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7118.36 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7142.98 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7167.47 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7193.67 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7223.69 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7248.28 seconds, memory usage 5475772kB, peak memory usage 5475772kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7272.88 seconds, memory usage 5549940kB, peak memory usage 5549940kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7296.77 seconds, memory usage 5549940kB, peak memory usage 5549940kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7321.36 seconds, memory usage 5615608kB, peak memory usage 5615608kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7348.19 seconds, memory usage 5615608kB, peak memory usage 5615608kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7378.21 seconds, memory usage 5681144kB, peak memory usage 5681144kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7402.73 seconds, memory usage 5681144kB, peak memory usage 5681144kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7427.32 seconds, memory usage 5746680kB, peak memory usage 5746680kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7451.93 seconds, memory usage 5746680kB, peak memory usage 5746680kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7476.52 seconds, memory usage 5819388kB, peak memory usage 5819388kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7502.72 seconds, memory usage 5819388kB, peak memory usage 5819388kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7532.74 seconds, memory usage 5884924kB, peak memory usage 5884924kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7557.27 seconds, memory usage 5884924kB, peak memory usage 5950460kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7581.83 seconds, memory usage 5908600kB, peak memory usage 5974136kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7606.76 seconds, memory usage 5898200kB, peak memory usage 5974136kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7631.65 seconds, memory usage 5963736kB, peak memory usage 5974136kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7658.14 seconds, memory usage 5963736kB, peak memory usage 6029272kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7688.16 seconds, memory usage 5965816kB, peak memory usage 6031352kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7712.80 seconds, memory usage 6031352kB, peak memory usage 6031352kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7737.38 seconds, memory usage 6031352kB, peak memory usage 6031352kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7761.90 seconds, memory usage 6038072kB, peak memory usage 6096888kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7786.38 seconds, memory usage 6018288kB, peak memory usage 6096888kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7812.70 seconds, memory usage 6109744kB, peak memory usage 6109744kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7842.72 seconds, memory usage 6109744kB, peak memory usage 6109744kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7867.25 seconds, memory usage 6109744kB, peak memory usage 6109744kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7891.82 seconds, memory usage 6109744kB, peak memory usage 6175280kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7916.39 seconds, memory usage 6175280kB, peak memory usage 6175280kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7940.98 seconds, memory usage 6175280kB, peak memory usage 6240816kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7967.24 seconds, memory usage 6250500kB, peak memory usage 6250500kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 7997.25 seconds, memory usage 6250500kB, peak memory usage 6250500kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8021.85 seconds, memory usage 6252740kB, peak memory usage 6318276kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8046.42 seconds, memory usage 6318276kB, peak memory usage 6318276kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8071.01 seconds, memory usage 6318276kB, peak memory usage 6318276kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8095.59 seconds, memory usage 6318916kB, peak memory usage 6318916kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8121.76 seconds, memory usage 6330116kB, peak memory usage 6395652kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8151.77 seconds, memory usage 6395652kB, peak memory usage 6395652kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8176.35 seconds, memory usage 6429684kB, peak memory usage 6461188kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8200.99 seconds, memory usage 6429684kB, peak memory usage 6461188kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8225.53 seconds, memory usage 6429684kB, peak memory usage 6495220kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8250.16 seconds, memory usage 6495220kB, peak memory usage 6560756kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8276.23 seconds, memory usage 6495220kB, peak memory usage 6560756kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8306.24 seconds, memory usage 6560756kB, peak memory usage 6560756kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8330.86 seconds, memory usage 6560756kB, peak memory usage 6560756kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8355.30 seconds, memory usage 6560756kB, peak memory usage 6626292kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8379.91 seconds, memory usage 6560756kB, peak memory usage 6626292kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8404.49 seconds, memory usage 6599744kB, peak memory usage 6626292kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8430.75 seconds, memory usage 6599744kB, peak memory usage 6665280kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8460.77 seconds, memory usage 6673920kB, peak memory usage 6694724kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8485.38 seconds, memory usage 6707168kB, peak memory usage 6707168kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8509.97 seconds, memory usage 6707168kB, peak memory usage 6707168kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8534.58 seconds, memory usage 6707168kB, peak memory usage 6707168kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8559.20 seconds, memory usage 6689888kB, peak memory usage 6717732kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8585.31 seconds, memory usage 6775748kB, peak memory usage 6775748kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8615.32 seconds, memory usage 6778144kB, peak memory usage 6841284kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8639.92 seconds, memory usage 6755424kB, peak memory usage 6841284kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8664.48 seconds, memory usage 6820960kB, peak memory usage 6841284kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8689.07 seconds, memory usage 6820960kB, peak memory usage 6841284kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8713.65 seconds, memory usage 6820960kB, peak memory usage 6841284kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8739.81 seconds, memory usage 6828640kB, peak memory usage 6886496kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8769.82 seconds, memory usage 6892700kB, peak memory usage 6907296kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8794.54 seconds, memory usage 6958236kB, peak memory usage 6958236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8819.31 seconds, memory usage 6958236kB, peak memory usage 6958236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8844.07 seconds, memory usage 6958236kB, peak memory usage 6958236kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8868.91 seconds, memory usage 9317532kB, peak memory usage 9317532kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8894.33 seconds, memory usage 9514140kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8924.34 seconds, memory usage 9514140kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8948.75 seconds, memory usage 9514140kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8973.14 seconds, memory usage 9514140kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 8997.57 seconds, memory usage 9514140kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9021.95 seconds, memory usage 9514140kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9048.86 seconds, memory usage 9514140kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9078.87 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9103.28 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9127.66 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9152.22 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9176.81 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9203.42 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9233.43 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9257.84 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9282.27 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9306.68 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9331.17 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9357.96 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9387.97 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9412.60 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9437.04 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9461.40 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9485.81 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9512.49 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9542.51 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9566.75 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9591.38 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9615.80 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9640.20 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9667.01 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9697.03 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9721.41 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9746.03 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9770.40 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9794.80 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9821.54 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9851.56 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9875.98 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9900.56 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9925.15 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9949.56 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 9976.09 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10006.10 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10030.42 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10054.81 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10079.22 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10103.89 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10130.59 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10160.60 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10185.03 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10209.43 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10233.82 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10258.48 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10285.10 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10315.11 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10339.51 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10363.94 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10388.35 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10412.79 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10439.65 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10469.67 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10494.10 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10518.53 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10543.00 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10567.47 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10594.12 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10624.14 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10648.78 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10673.45 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10698.05 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10722.31 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10748.67 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10778.69 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10803.29 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10827.94 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10852.58 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10877.23 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10903.18 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10933.21 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10957.83 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 10982.47 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 11007.13 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 11031.80 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 11057.75 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 11087.75 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 11125.33 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'peaceNTT.v66': elapsed time 11155.32 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 314258, Real ops = 214380, Vars = 84082 (SOL-21)
# Info: Starting transformation 'instance' on solution 'peaceNTT.v66' (SOL-8)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 24.09 seconds, memory usage 6958236kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 48.88 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 75.06 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 105.07 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 129.86 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 154.63 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 179.39 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 204.17 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 229.61 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 259.62 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 284.44 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 309.23 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 333.90 seconds, memory usage 7130676kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 358.68 seconds, memory usage 7130676kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 384.17 seconds, memory usage 7130676kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 414.18 seconds, memory usage 7130676kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 439.00 seconds, memory usage 7130676kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 463.46 seconds, memory usage 7130676kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 487.92 seconds, memory usage 7130676kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 512.63 seconds, memory usage 7130676kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 538.69 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 568.71 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 593.20 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 617.64 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 642.55 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 667.04 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 693.18 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 723.20 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 747.60 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 772.31 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 796.95 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 821.59 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 847.71 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 877.71 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 902.32 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 926.91 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 951.53 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 975.83 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1002.25 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1032.28 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1056.90 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1081.55 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1106.19 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1130.84 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1156.82 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1186.83 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1211.40 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1236.05 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1260.68 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1285.18 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1311.37 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1341.38 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1366.21 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1390.97 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1415.81 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1440.65 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1465.87 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1495.89 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1520.73 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1545.57 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1570.42 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1595.23 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1620.45 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1650.45 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1675.29 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1699.43 seconds, memory usage 7220380kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1723.61 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1759.92 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1796.68 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1826.69 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1848.32 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1872.97 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Completed transformation 'instance' on solution 'peaceNTT.v66': elapsed time 1895.21 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 312495, Real ops = 212663, Vars = 309939 (SOL-21)
# Info: Starting transformation 'extract' on solution 'peaceNTT.v66' (SOL-8)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 24.50 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 50.08 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 80.09 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 104.63 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 129.33 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 153.96 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 178.47 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 204.63 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 234.64 seconds, memory usage 7123340kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 259.20 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 283.63 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Report written to file 'rtl.rpt'
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 304.83 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 328.34 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v66/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v66/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 358.49 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 382.87 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 407.18 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 431.89 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 456.36 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 483.76 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v66/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
# Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v66/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 513.87 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 538.40 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(15). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(3). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(7). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(4). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(8). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(1). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(10). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(13). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(5). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(9). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(2). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(11). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(14). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(1)(6). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(12). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /peaceNTT/core/xt:rsc(0)(3). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 563.02 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 586.80 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 611.23 seconds, memory usage 7089308kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 639.01 seconds, memory usage 7091276kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'extract' on solution 'peaceNTT.v66': elapsed time 669.01 seconds, memory usage 7091276kB, peak memory usage 9514140kB (SOL-15)
# Info: Completed transformation 'extract' on solution 'peaceNTT.v66': elapsed time 670.69 seconds, memory usage 7091276kB, peak memory usage 9514140kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 312492, Real ops = 212664, Vars = 83990 (SOL-21)
go switching
# Info: Starting transformation 'prototyping' on solution 'peaceNTT.v66' (SOL-8)
# Info: Running transformation 'prototyping' on solution 'peaceNTT.v66': elapsed time 30.01 seconds, memory usage 7091276kB, peak memory usage 9514140kB (SOL-15)
# Info: Completed transformation 'prototyping' on solution 'peaceNTT.v66': elapsed time 35.85 seconds, memory usage 7091276kB, peak memory usage 9514140kB (SOL-9)
# Info: Design complexity at end of 'prototyping': Total ops = 312492, Real ops = 212664, Vars = 83990 (SOL-21)
# Info: Starting transformation 'switching' on solution 'peaceNTT.v66' (SOL-8)
# Info: Running transformation 'switching' on solution 'peaceNTT.v66': elapsed time 21.09 seconds, memory usage 7359560kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'switching' on solution 'peaceNTT.v66': elapsed time 42.17 seconds, memory usage 7359560kB, peak memory usage 9514140kB (SOL-15)
# Netlist written to file 'prepwr_peaceNTT.vhdl' (NET-4)
# Makefile for prepwr VHDL output 'prepwr_peaceNTT.vhdl' vs Untimed C++ written to file './scverify/Verify_prepwr_peaceNTT_vhdl_msim.mk'
# Warning: No Power USE_MODEs defined - using default
flow run /SCVerify/launch_make scverify/Verify_prepwr_peaceNTT_vhdl_msim.mk sim INVOKE_ARGS= CCS_VCD_FILE=/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v66/switching_vhdl/default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true
# Making './scverify/Verify_prepwr_peaceNTT_vhdl_msim.mk sim INVOKE_ARGS= CCS_VCD_FILE=/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v66/switching_vhdl/default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true'
# Make utility invoked from '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v66'
#     /opt/mentorgraphics/Catapult_10.5c/Mgc_home/bin/make -f ./scverify/Verify_prepwr_peaceNTT_vhdl_msim.mk INVOKE_ARGS= CCS_VCD_FILE=/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v66/switching_vhdl/default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true build < "/dev/null" (BASIC-15)
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include/mkfiles/ccs_questasim.mk:371: Warning: NOVAS_INST_DIR must be set correctly to use FSDB
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include/mkfiles/ccs_questasim.mk:372: Check the Catapult flow option /Novas/NOVAS_INST_DIR
# ============================================
# Creating simulation directory 'scverify/prepwr_peaceNTT_vhdl_msim'
# mkdir -p scverify/prepwr_peaceNTT_vhdl_msim
# ============================================
# Setting up default modelsim.ini file from '/opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/../modelsim.ini'
# cat "/opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/../modelsim.ini" >scverify/prepwr_peaceNTT_vhdl_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/prepwr_peaceNTT_vhdl_msim/mgc_hls'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlib scverify/prepwr_peaceNTT_vhdl_msim/mgc_hls
# ============================================
# Mapping logical library 'mgc_hls' to physical path '$SCVLIBS/scverify/prepwr_peaceNTT_vhdl_msim/mgc_hls'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vmap mgc_hls \$SCVLIBS/scverify/prepwr_peaceNTT_vhdl_msim/mgc_hls
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap mgc_hls $SCVLIBS/scverify/prepwr_peaceNTT_vhdl_msim/mgc_hls 
# Modifying scverify/prepwr_peaceNTT_vhdl_msim/modelsim.ini
# ============================================
# Creating physical library 'scverify/prepwr_peaceNTT_vhdl_msim/work'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vlib scverify/prepwr_peaceNTT_vhdl_msim/work
# ============================================
# Mapping logical library 'work' to physical path '$SCVLIBS/scverify/prepwr_peaceNTT_vhdl_msim/work'
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vmap work \$SCVLIBS/scverify/prepwr_peaceNTT_vhdl_msim/work
# Model Technology ModelSim SE-64 vmap 10.6 Lib Mapping Utility 2016.12 Dec 13 2016
# vmap work $SCVLIBS/scverify/prepwr_peaceNTT_vhdl_msim/work 
# Modifying scverify/prepwr_peaceNTT_vhdl_msim/modelsim.ini
# ============================================
# Creating Questa SIM wave TCL file 'scverify/prepwr_peaceNTT_vhdl_msim/scverify_msim_wave.tcl' from 'scverify/ccs_wave_signals.dat'
# /opt/mentorgraphics/Catapult_10.5c/Mgc_home//bin/tclsh8.5 /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/sif/userware/En_na/flows/app_questasim.flo create_wave_script ./Catapult_4/peaceNTT.v66/scverify/ccs_wave_signals.dat scverify/prepwr_peaceNTT_vhdl_msim/scverify_msim_wave.tcl ./Catapult_4/peaceNTT.v66/.dut_inst_info.tcl ./Catapult_4/peaceNTT.v66/.qwave_signal 
# app_questasim.flo - Executing command 'create_wave_script ./Catapult_4/peaceNTT.v66/scverify/ccs_wave_signals.dat scverify/prepwr_peaceNTT_vhdl_msim/scverify_msim_wave.tcl ./Catapult_4/peaceNTT.v66/.dut_inst_info.tcl ./Catapult_4/peaceNTT.v66/.qwave_signal'...
# Wrote Questa SIM waveform creation script to 'scverify/prepwr_peaceNTT_vhdl_msim/scverify_msim_wave.tcl'
# ============================================
# Compiling VHDL file: prepwr_peaceNTT_ccs_in_v1.vhd
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vcom -work mgc_hls   prepwr_peaceNTT_ccs_in_v1.vhd
# Model Technology ModelSim SE-64 vcom 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 15:02:47 on Jun 17,2021
# vcom -work mgc_hls prepwr_peaceNTT_ccs_in_v1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package peaceNTT_ccs_in_pkg_v1
# -- Compiling entity peaceNTT_ccs_in_v1
# -- Compiling architecture beh of peaceNTT_ccs_in_v1
# End time: 15:02:47 on Jun 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_peaceNTT_mgc_io_sync_v2.vhd
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vcom -work mgc_hls   prepwr_peaceNTT_mgc_io_sync_v2.vhd
# Model Technology ModelSim SE-64 vcom 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 15:02:47 on Jun 17,2021
# vcom -work mgc_hls prepwr_peaceNTT_mgc_io_sync_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package peaceNTT_mgc_io_sync_pkg_v2
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity peaceNTT_mgc_io_sync_v2
# -- Compiling architecture beh of peaceNTT_mgc_io_sync_v2
# End time: 15:02:47 on Jun 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_peaceNTT_funcs.vhd
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vcom -work mgc_hls   prepwr_peaceNTT_funcs.vhd
# Model Technology ModelSim SE-64 vcom 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 15:02:47 on Jun 17,2021
# vcom -work mgc_hls prepwr_peaceNTT_funcs.vhd 
# -- Loading package STANDARD
# -- Compiling package peaceNTT_attributes
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package peaceNTT_funcs
# -- Compiling package body peaceNTT_funcs
# -- Loading package peaceNTT_funcs
# End time: 15:02:47 on Jun 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_peaceNTT_mgc_comps.vhd
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vcom -work mgc_hls   prepwr_peaceNTT_mgc_comps.vhd
# Model Technology ModelSim SE-64 vcom 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 15:02:47 on Jun 17,2021
# vcom -work mgc_hls prepwr_peaceNTT_mgc_comps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package peaceNTT_mgc_comps
# -- Compiling package body peaceNTT_mgc_comps
# -- Loading package peaceNTT_mgc_comps
# End time: 15:02:47 on Jun 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_peaceNTT_mgc_rem_beh.vhd
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vcom -work mgc_hls   prepwr_peaceNTT_mgc_rem_beh.vhd
# Model Technology ModelSim SE-64 vcom 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 15:02:47 on Jun 17,2021
# vcom -work mgc_hls prepwr_peaceNTT_mgc_rem_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity peaceNTT_mgc_rem
# -- Loading package peaceNTT_funcs
# -- Compiling architecture beh of peaceNTT_mgc_rem
# End time: 15:02:48 on Jun 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_peaceNTT_mgc_shift_comps_v5.vhd
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vcom -work mgc_hls   prepwr_peaceNTT_mgc_shift_comps_v5.vhd
# Model Technology ModelSim SE-64 vcom 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 15:02:48 on Jun 17,2021
# vcom -work mgc_hls prepwr_peaceNTT_mgc_shift_comps_v5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package peaceNTT_mgc_shift_comps_v5
# End time: 15:02:48 on Jun 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_peaceNTT_mgc_shift_l_beh_v5.vhd
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vcom -work mgc_hls   prepwr_peaceNTT_mgc_shift_l_beh_v5.vhd
# Model Technology ModelSim SE-64 vcom 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 15:02:48 on Jun 17,2021
# vcom -work mgc_hls prepwr_peaceNTT_mgc_shift_l_beh_v5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity peaceNTT_mgc_shift_l_v5
# -- Compiling architecture beh of peaceNTT_mgc_shift_l_v5
# End time: 15:02:48 on Jun 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vcom -work mgc_hls   /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd
# Model Technology ModelSim SE-64 vcom 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 15:02:48 on Jun 17,2021
# vcom -work mgc_hls /opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/ccs_xilinx/hdl/BLOCK_2R1W_WBR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package BLOCK_2R1W_WBR_pkg
# -- Compiling entity BLOCK_2R1W_WBR
# -- Compiling architecture rtl of BLOCK_2R1W_WBR
# End time: 15:02:48 on Jun 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ============================================
# Compiling VHDL file: prepwr_peaceNTT.vhdl
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/vcom -work work   prepwr_peaceNTT.vhdl
# Model Technology ModelSim SE-64 vcom 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 15:02:48 on Jun 17,2021
# vcom -work work prepwr_peaceNTT.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package peaceNTT_ccs_in_pkg_v1
# -- Loading package peaceNTT_mgc_io_sync_pkg_v2
# -- Loading package peaceNTT_mgc_comps
# -- Loading package peaceNTT_mgc_shift_comps_v5
# -- Loading package NUMERIC_STD
# -- Loading package BLOCK_2R1W_WBR_pkg
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_102_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_102_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_101_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_101_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_100_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_100_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_99_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_99_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_98_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_98_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_97_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_97_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_96_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_96_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_95_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_95_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_94_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_94_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_93_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_93_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_92_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_92_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_91_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_91_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_90_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_90_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_89_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_89_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_88_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_88_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_87_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_87_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_86_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_86_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_85_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_85_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_84_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_84_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_83_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_83_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_82_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_82_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_81_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_81_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_80_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_80_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_79_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_79_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_78_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_78_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_77_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_77_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_76_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_76_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_75_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_75_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_74_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_74_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_73_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_73_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_72_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_72_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_71_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_71_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_70_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_70_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_69_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_69_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_68_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_68_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_67_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_67_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_66_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_66_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_65_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_65_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_64_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_64_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_63_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_63_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_62_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_62_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_61_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_61_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_60_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_60_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_59_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_59_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_58_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_58_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_57_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_57_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_56_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_56_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_55_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rwport_55_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_54_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_54_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_53_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_53_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_52_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_52_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_51_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_51_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_50_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_50_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_49_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_49_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_48_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_48_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_47_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_47_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_46_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_46_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_45_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_45_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_44_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_44_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_43_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_43_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_42_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_42_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_41_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_41_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_40_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_40_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_39_6_64_64_64_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_RBW_rport_39_6_64_64_64_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_38_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_38_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_37_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_37_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_36_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_36_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_35_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_35_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_34_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_34_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_33_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_33_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_32_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_32_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_31_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_31_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_30_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_30_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_29_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_29_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_28_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_28_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_27_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_27_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_26_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_26_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_25_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_25_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_24_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_24_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_23_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_23_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_22_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_22_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_21_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_21_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_20_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_20_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_19_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_19_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_18_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_18_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_17_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_17_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_16_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_16_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_15_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_15_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_14_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_14_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_13_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_13_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_12_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_12_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_11_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_11_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_10_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_10_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_9_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_9_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_8_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_8_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_7_5_64_32_32_64_1_gen
# -- Compiling architecture v66 of peaceNTT_peaceNTT_Xilinx_RAMS_BLOCK_2R1W_WBR_rwport_en_7_5_64_32_32_64_1_gen
# -- Compiling entity peaceNTT_peaceNTT_core_core_fsm
# -- Compiling architecture v66 of peaceNTT_peaceNTT_core_core_fsm
# -- Compiling entity peaceNTT_peaceNTT_core_wait_dp
# -- Compiling architecture v66 of peaceNTT_peaceNTT_core_wait_dp
# -- Compiling entity peaceNTT_peaceNTT_core
# -- Compiling architecture v66 of peaceNTT_peaceNTT_core
# Info: Running transformation 'switching' on solution 'peaceNTT.v66': elapsed time 63.47 seconds, memory usage 7359560kB, peak memory usage 9514140kB (SOL-15)
# -- Compiling entity peaceNTT
# -- Compiling architecture v66 of peaceNTT
# End time: 15:02:56 on Jun 17,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# ============================================
# Compiling C++ file: ../../src/utils.cpp
# /opt/mentorgraphics/modelsimSE106/modeltech/linux_x86_64/sccom -g -x c++ -Wall -Wno-unused-label -Wno-unknown-pragmas  -scpoptions "--c++11" -DCCS_DUT_RTL -DCCS_DUT_POWER -DCCS_DUT_VHDL -DCCS_SCVERIFY -DSC_INCLUDE_DYNAMIC_PROCESSES -DSC_USE_STD_STRING -DTOP_HDL_ENTITY=peaceNTT -DCCS_DESIGN_FUNC_peaceNTT -DCCS_DESIGN_TOP_peaceNTT -DCCS_MISMATCHED_OUTPUTS_ONLY  -DDEADLOCK_DETECTION -std=gnu++11 -I./scverify -I. -I../.. -I./scverify -I. -I../.. -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//shared/include -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/src -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/siflibs -I/opt/mentorgraphics/Catapult_10.5c/Mgc_home//pkgs/hls_pkgs/mgc_comps_src -DUSE_STD_STRING -DSC_INCLUDE_MTI_AC  -c ../../src/utils.cpp
# Start time: 15:02:56 on Jun 17,2021
# 
# Model Technology ModelSim SE-64 sccom 10.6 compiler 2016.12 Dec 13 2016
# 
# "/opt/mentorgraphics/modelsimSE106/modeltech/gcc-5.3.0-linux_x86_64/include/c++
#           /5.3.0/type_traits", line 311: error: identifier "__float128" is
#           undefined
#       struct __is_floating_point_helper<__float128>
#                                         ^
# 
# 1 error detected in the compilation of "../../src/utils.cpp".
# ** Error: (sccom-6143) Creation of debug database failed.
# End time: 15:02:57 on Jun 17,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# make: *** [scverify/prepwr_peaceNTT_vhdl_msim/utils.cpp.cxxts] Error 11
# Info: Running transformation 'switching' on solution 'peaceNTT.v66': elapsed time 90.74 seconds, memory usage 7359560kB, peak memory usage 9514140kB (SOL-15)
# Info: SCVerify complete for use mode default
# Error: Switching Activity File '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4/peaceNTT.v66/switching_vhdl/default.fsdb' was not found after simulation
# Error:      The lack of a file is usually caused by compile errors in SCVerify
# Info: Running transformation 'switching' on solution 'peaceNTT.v66': elapsed time 120.77 seconds, memory usage 7359560kB, peak memory usage 9514140kB (SOL-15)
# Info: Running transformation 'prototyping' on solution 'peaceNTT.v66': elapsed time 142.60 seconds, memory usage 7359560kB, peak memory usage 9514140kB (SOL-15)
# Info: Completed transformation 'prototyping' on solution 'peaceNTT.v66': elapsed time 151.66 seconds, memory usage 7359560kB, peak memory usage 9514140kB (SOL-9)
# Info: Design complexity at end of 'prototyping': Total ops = 312492, Real ops = 212664, Vars = 83990 (SOL-21)
# Error: errors encountered while running flows, check $errorInfo for more details
# Error: Switching Activity File not found after simulation
# Error: Package: PowerAnalysis, Version: 8.0a, Flow: switching
# Error: Script: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/sif/userware/En_na/flows/app_poweranalysis.flo ...
project save
# Saving project file '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4.ccs'. (PRJ-5)
quit
# Saving project file '/home/jd4691/NTT_Xilinx/Catapult/peaseNTT/Catapult_4.ccs'. (PRJ-5)
// Finish time Mon Jun 21 09:25:51 2021, time elapsed 118:26:23, peak memory 9.07GB, exit status 0
