Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar  3 11:30:21 2022
| Host         : DESKTOP-NT56GQ3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zeabus_hydrophone_timing_summary_routed.rpt -pb zeabus_hydrophone_timing_summary_routed.pb -rpx zeabus_hydrophone_timing_summary_routed.rpx -warn_on_violation
| Design       : zeabus_hydrophone
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (51)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (51)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (35)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 11 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.590      -68.917                     95                 2269        0.048        0.000                      0                 2269        7.313        0.000                       0                   941  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
clk_in            {0.000 19.231}     38.462          26.000          
  CLKB_2_OBUF     {-3.906 3.906}     15.625          63.999          
  ifclk_out_OBUF  {0.000 7.813}      15.625          63.999          
  pll_fb          {0.000 19.231}     38.462          26.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                             14.171        0.000                       0                     2  
  CLKB_2_OBUF                                                                                                                                                      13.470        0.000                       0                     2  
  ifclk_out_OBUF       -1.590      -68.917                     95                 2266        0.048        0.000                      0                 2266        7.313        0.000                       0                   935  
  pll_fb                                                                                                                                                           14.171        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  ifclk_out_OBUF     ifclk_out_OBUF           1.621        0.000                      0                    3        1.193        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         38.462      36.307     BUFGCTRL_X0Y2   clock_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKB_2_OBUF
  To Clock:  CLKB_2_OBUF

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKB_2_OBUF
Waveform(ns):       { -3.906 3.906 }
Period(ns):         15.625
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         15.625      13.470     BUFGCTRL_X0Y1   CLKB_2_OBUF_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         15.625      14.376     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ifclk_out_OBUF
  To Clock:  ifclk_out_OBUF

Setup :           95  Failing Endpoints,  Worst Slack       -1.590ns,  Total Violation      -68.917ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.590ns  (required time - arrival time)
  Source:                 adc2/filter2/m_filter1/d_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/avg_binning1/d_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        17.204ns  (logic 6.361ns (36.973%)  route 10.843ns (63.027%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.022ns = ( 23.647 - 15.625 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.554     8.523    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X29Y30         FDRE                                         r  adc2/filter2/m_filter1/d_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456     8.979 r  adc2/filter2/m_filter1/d_reg[0][0]/Q
                         net (fo=10, routed)          0.977     9.956    adc2/filter2/m_filter1/s1_0/Q[0]
    SLICE_X31Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.080 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28/O
                         net (fo=1, routed)           0.000    10.080    adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.612 r  adc2/filter2/m_filter1/s1_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.612    adc2/filter2/m_filter1/s1_0/dout_01_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.840 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0/CO[2]
                         net (fo=105, routed)         0.943    11.783    adc2/filter2/m_filter1/s1_0/CO[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I2_O)        0.313    12.096 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_14__21/O
                         net (fo=7, routed)           0.815    12.911    adc2/filter2/m_filter1/s1_0/d_reg[0][5]
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.035 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_2__29/O
                         net (fo=1, routed)           0.190    13.225    adc2/filter2/m_filter1/s2_0/DI[2]
    SLICE_X34Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.629 r  adc2/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.629    adc2/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.858 r  adc2/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         1.074    14.932    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.310    15.242 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_11__21/O
                         net (fo=1, routed)           0.633    15.875    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_9
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_2__32/O
                         net (fo=1, routed)           0.472    16.471    adc2/filter2/m_filter1/s3_0/dout_01_carry__0_i_10__22[1]
    SLICE_X29Y32         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    16.991 r  adc2/filter2/m_filter1/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.848    17.839    adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.313    18.152 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24/O
                         net (fo=6, routed)           0.651    18.803    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.124    18.927 r  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__33/O
                         net (fo=1, routed)           0.704    19.631    adc2/filter2/m_filter1/s4_0/dout_01_carry__0_i_10__22[2]
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    19.987 r  adc2/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.867    20.854    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__34_2[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.313    21.167 f  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_13__22/O
                         net (fo=2, routed)           1.127    22.295    adc2/filter2/m_filter1/s1_1/dout_01_carry_11
    SLICE_X33Y36         LUT6 (Prop_lut6_I4_O)        0.124    22.419 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_1__34/O
                         net (fo=1, routed)           0.515    22.933    adc2/filter2/m_filter1/s5/dout_01_carry__0_0[3]
    SLICE_X33Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.318 r  adc2/filter2/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.318    adc2/filter2/m_filter1/s5/dout_01_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.546 r  adc2/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.377    23.923    adc2/filter2/m_filter1/s1_1/CO[0]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.313    24.236 r  adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_3__2/O
                         net (fo=1, routed)           0.650    24.886    adc2/filter2/avg_binning1/d_acc_reg[15]_0[0]
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.393 r  adc2/filter2/avg_binning1/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.393    adc2/filter2/avg_binning1/d_acc0_carry__2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.727 r  adc2/filter2/avg_binning1/d_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000    25.727    adc2/filter2/avg_binning1/d_acc0_carry__3_n_6
    SLICE_X32Y36         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.440    23.647    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[17]/C
                         clock pessimism              0.467    24.114    
                         clock uncertainty           -0.039    24.075    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.062    24.137    adc2/filter2/avg_binning1/d_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         24.137    
                         arrival time                         -25.727    
  -------------------------------------------------------------------
                         slack                                 -1.590    

Slack (VIOLATED) :        -1.569ns  (required time - arrival time)
  Source:                 adc2/filter2/m_filter1/d_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/avg_binning1/d_acc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        17.183ns  (logic 6.340ns (36.896%)  route 10.843ns (63.104%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.022ns = ( 23.647 - 15.625 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.554     8.523    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X29Y30         FDRE                                         r  adc2/filter2/m_filter1/d_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456     8.979 r  adc2/filter2/m_filter1/d_reg[0][0]/Q
                         net (fo=10, routed)          0.977     9.956    adc2/filter2/m_filter1/s1_0/Q[0]
    SLICE_X31Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.080 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28/O
                         net (fo=1, routed)           0.000    10.080    adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.612 r  adc2/filter2/m_filter1/s1_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.612    adc2/filter2/m_filter1/s1_0/dout_01_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.840 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0/CO[2]
                         net (fo=105, routed)         0.943    11.783    adc2/filter2/m_filter1/s1_0/CO[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I2_O)        0.313    12.096 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_14__21/O
                         net (fo=7, routed)           0.815    12.911    adc2/filter2/m_filter1/s1_0/d_reg[0][5]
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.035 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_2__29/O
                         net (fo=1, routed)           0.190    13.225    adc2/filter2/m_filter1/s2_0/DI[2]
    SLICE_X34Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.629 r  adc2/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.629    adc2/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.858 r  adc2/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         1.074    14.932    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.310    15.242 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_11__21/O
                         net (fo=1, routed)           0.633    15.875    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_9
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_2__32/O
                         net (fo=1, routed)           0.472    16.471    adc2/filter2/m_filter1/s3_0/dout_01_carry__0_i_10__22[1]
    SLICE_X29Y32         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    16.991 r  adc2/filter2/m_filter1/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.848    17.839    adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.313    18.152 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24/O
                         net (fo=6, routed)           0.651    18.803    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.124    18.927 r  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__33/O
                         net (fo=1, routed)           0.704    19.631    adc2/filter2/m_filter1/s4_0/dout_01_carry__0_i_10__22[2]
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    19.987 r  adc2/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.867    20.854    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__34_2[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.313    21.167 f  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_13__22/O
                         net (fo=2, routed)           1.127    22.295    adc2/filter2/m_filter1/s1_1/dout_01_carry_11
    SLICE_X33Y36         LUT6 (Prop_lut6_I4_O)        0.124    22.419 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_1__34/O
                         net (fo=1, routed)           0.515    22.933    adc2/filter2/m_filter1/s5/dout_01_carry__0_0[3]
    SLICE_X33Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.318 r  adc2/filter2/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.318    adc2/filter2/m_filter1/s5/dout_01_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.546 r  adc2/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.377    23.923    adc2/filter2/m_filter1/s1_1/CO[0]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.313    24.236 r  adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_3__2/O
                         net (fo=1, routed)           0.650    24.886    adc2/filter2/avg_binning1/d_acc_reg[15]_0[0]
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.393 r  adc2/filter2/avg_binning1/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.393    adc2/filter2/avg_binning1/d_acc0_carry__2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.706 r  adc2/filter2/avg_binning1/d_acc0_carry__3/O[3]
                         net (fo=1, routed)           0.000    25.706    adc2/filter2/avg_binning1/d_acc0_carry__3_n_4
    SLICE_X32Y36         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.440    23.647    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[19]/C
                         clock pessimism              0.467    24.114    
                         clock uncertainty           -0.039    24.075    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.062    24.137    adc2/filter2/avg_binning1/d_acc_reg[19]
  -------------------------------------------------------------------
                         required time                         24.137    
                         arrival time                         -25.706    
  -------------------------------------------------------------------
                         slack                                 -1.569    

Slack (VIOLATED) :        -1.495ns  (required time - arrival time)
  Source:                 adc2/filter2/m_filter1/d_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/avg_binning1/d_acc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        17.109ns  (logic 6.266ns (36.623%)  route 10.843ns (63.377%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.022ns = ( 23.647 - 15.625 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.554     8.523    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X29Y30         FDRE                                         r  adc2/filter2/m_filter1/d_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456     8.979 r  adc2/filter2/m_filter1/d_reg[0][0]/Q
                         net (fo=10, routed)          0.977     9.956    adc2/filter2/m_filter1/s1_0/Q[0]
    SLICE_X31Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.080 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28/O
                         net (fo=1, routed)           0.000    10.080    adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.612 r  adc2/filter2/m_filter1/s1_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.612    adc2/filter2/m_filter1/s1_0/dout_01_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.840 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0/CO[2]
                         net (fo=105, routed)         0.943    11.783    adc2/filter2/m_filter1/s1_0/CO[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I2_O)        0.313    12.096 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_14__21/O
                         net (fo=7, routed)           0.815    12.911    adc2/filter2/m_filter1/s1_0/d_reg[0][5]
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.035 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_2__29/O
                         net (fo=1, routed)           0.190    13.225    adc2/filter2/m_filter1/s2_0/DI[2]
    SLICE_X34Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.629 r  adc2/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.629    adc2/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.858 r  adc2/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         1.074    14.932    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.310    15.242 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_11__21/O
                         net (fo=1, routed)           0.633    15.875    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_9
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_2__32/O
                         net (fo=1, routed)           0.472    16.471    adc2/filter2/m_filter1/s3_0/dout_01_carry__0_i_10__22[1]
    SLICE_X29Y32         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    16.991 r  adc2/filter2/m_filter1/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.848    17.839    adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.313    18.152 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24/O
                         net (fo=6, routed)           0.651    18.803    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.124    18.927 r  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__33/O
                         net (fo=1, routed)           0.704    19.631    adc2/filter2/m_filter1/s4_0/dout_01_carry__0_i_10__22[2]
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    19.987 r  adc2/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.867    20.854    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__34_2[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.313    21.167 f  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_13__22/O
                         net (fo=2, routed)           1.127    22.295    adc2/filter2/m_filter1/s1_1/dout_01_carry_11
    SLICE_X33Y36         LUT6 (Prop_lut6_I4_O)        0.124    22.419 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_1__34/O
                         net (fo=1, routed)           0.515    22.933    adc2/filter2/m_filter1/s5/dout_01_carry__0_0[3]
    SLICE_X33Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.318 r  adc2/filter2/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.318    adc2/filter2/m_filter1/s5/dout_01_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.546 r  adc2/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.377    23.923    adc2/filter2/m_filter1/s1_1/CO[0]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.313    24.236 r  adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_3__2/O
                         net (fo=1, routed)           0.650    24.886    adc2/filter2/avg_binning1/d_acc_reg[15]_0[0]
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.393 r  adc2/filter2/avg_binning1/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.393    adc2/filter2/avg_binning1/d_acc0_carry__2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.632 r  adc2/filter2/avg_binning1/d_acc0_carry__3/O[2]
                         net (fo=1, routed)           0.000    25.632    adc2/filter2/avg_binning1/d_acc0_carry__3_n_5
    SLICE_X32Y36         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.440    23.647    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[18]/C
                         clock pessimism              0.467    24.114    
                         clock uncertainty           -0.039    24.075    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.062    24.137    adc2/filter2/avg_binning1/d_acc_reg[18]
  -------------------------------------------------------------------
                         required time                         24.137    
                         arrival time                         -25.632    
  -------------------------------------------------------------------
                         slack                                 -1.495    

Slack (VIOLATED) :        -1.479ns  (required time - arrival time)
  Source:                 adc2/filter2/m_filter1/d_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/avg_binning1/d_acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        17.093ns  (logic 6.250ns (36.564%)  route 10.843ns (63.436%))
  Logic Levels:           20  (CARRY4=10 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.022ns = ( 23.647 - 15.625 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.554     8.523    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X29Y30         FDRE                                         r  adc2/filter2/m_filter1/d_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456     8.979 r  adc2/filter2/m_filter1/d_reg[0][0]/Q
                         net (fo=10, routed)          0.977     9.956    adc2/filter2/m_filter1/s1_0/Q[0]
    SLICE_X31Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.080 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28/O
                         net (fo=1, routed)           0.000    10.080    adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.612 r  adc2/filter2/m_filter1/s1_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.612    adc2/filter2/m_filter1/s1_0/dout_01_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.840 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0/CO[2]
                         net (fo=105, routed)         0.943    11.783    adc2/filter2/m_filter1/s1_0/CO[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I2_O)        0.313    12.096 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_14__21/O
                         net (fo=7, routed)           0.815    12.911    adc2/filter2/m_filter1/s1_0/d_reg[0][5]
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.035 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_2__29/O
                         net (fo=1, routed)           0.190    13.225    adc2/filter2/m_filter1/s2_0/DI[2]
    SLICE_X34Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.629 r  adc2/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.629    adc2/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.858 r  adc2/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         1.074    14.932    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.310    15.242 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_11__21/O
                         net (fo=1, routed)           0.633    15.875    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_9
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_2__32/O
                         net (fo=1, routed)           0.472    16.471    adc2/filter2/m_filter1/s3_0/dout_01_carry__0_i_10__22[1]
    SLICE_X29Y32         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    16.991 r  adc2/filter2/m_filter1/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.848    17.839    adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.313    18.152 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24/O
                         net (fo=6, routed)           0.651    18.803    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.124    18.927 r  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__33/O
                         net (fo=1, routed)           0.704    19.631    adc2/filter2/m_filter1/s4_0/dout_01_carry__0_i_10__22[2]
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    19.987 r  adc2/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.867    20.854    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__34_2[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.313    21.167 f  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_13__22/O
                         net (fo=2, routed)           1.127    22.295    adc2/filter2/m_filter1/s1_1/dout_01_carry_11
    SLICE_X33Y36         LUT6 (Prop_lut6_I4_O)        0.124    22.419 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_1__34/O
                         net (fo=1, routed)           0.515    22.933    adc2/filter2/m_filter1/s5/dout_01_carry__0_0[3]
    SLICE_X33Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.318 r  adc2/filter2/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.318    adc2/filter2/m_filter1/s5/dout_01_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.546 r  adc2/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.377    23.923    adc2/filter2/m_filter1/s1_1/CO[0]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.313    24.236 r  adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_3__2/O
                         net (fo=1, routed)           0.650    24.886    adc2/filter2/avg_binning1/d_acc_reg[15]_0[0]
    SLICE_X32Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.393 r  adc2/filter2/avg_binning1/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.393    adc2/filter2/avg_binning1/d_acc0_carry__2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.616 r  adc2/filter2/avg_binning1/d_acc0_carry__3/O[0]
                         net (fo=1, routed)           0.000    25.616    adc2/filter2/avg_binning1/d_acc0_carry__3_n_7
    SLICE_X32Y36         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.440    23.647    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[16]/C
                         clock pessimism              0.467    24.114    
                         clock uncertainty           -0.039    24.075    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.062    24.137    adc2/filter2/avg_binning1/d_acc_reg[16]
  -------------------------------------------------------------------
                         required time                         24.137    
                         arrival time                         -25.616    
  -------------------------------------------------------------------
                         slack                                 -1.479    

Slack (VIOLATED) :        -1.419ns  (required time - arrival time)
  Source:                 adc2/filter2/m_filter1/d_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/avg_binning1/d_acc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        17.033ns  (logic 6.632ns (38.936%)  route 10.401ns (61.064%))
  Logic Levels:           22  (CARRY4=12 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.022ns = ( 23.647 - 15.625 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.554     8.523    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X29Y30         FDRE                                         r  adc2/filter2/m_filter1/d_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456     8.979 r  adc2/filter2/m_filter1/d_reg[0][0]/Q
                         net (fo=10, routed)          0.977     9.956    adc2/filter2/m_filter1/s1_0/Q[0]
    SLICE_X31Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.080 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28/O
                         net (fo=1, routed)           0.000    10.080    adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.612 r  adc2/filter2/m_filter1/s1_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.612    adc2/filter2/m_filter1/s1_0/dout_01_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.840 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0/CO[2]
                         net (fo=105, routed)         0.943    11.783    adc2/filter2/m_filter1/s1_0/CO[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I2_O)        0.313    12.096 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_14__21/O
                         net (fo=7, routed)           0.815    12.911    adc2/filter2/m_filter1/s1_0/d_reg[0][5]
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.035 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_2__29/O
                         net (fo=1, routed)           0.190    13.225    adc2/filter2/m_filter1/s2_0/DI[2]
    SLICE_X34Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.629 r  adc2/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.629    adc2/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.858 r  adc2/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         1.074    14.932    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.310    15.242 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_11__21/O
                         net (fo=1, routed)           0.633    15.875    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_9
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_2__32/O
                         net (fo=1, routed)           0.472    16.471    adc2/filter2/m_filter1/s3_0/dout_01_carry__0_i_10__22[1]
    SLICE_X29Y32         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    16.991 r  adc2/filter2/m_filter1/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.848    17.839    adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.313    18.152 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24/O
                         net (fo=6, routed)           0.651    18.803    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.124    18.927 r  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__33/O
                         net (fo=1, routed)           0.704    19.631    adc2/filter2/m_filter1/s4_0/dout_01_carry__0_i_10__22[2]
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    19.987 r  adc2/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.867    20.854    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__34_2[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.313    21.167 f  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_13__22/O
                         net (fo=2, routed)           1.127    22.295    adc2/filter2/m_filter1/s1_1/dout_01_carry_11
    SLICE_X33Y36         LUT6 (Prop_lut6_I4_O)        0.124    22.419 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_1__34/O
                         net (fo=1, routed)           0.515    22.933    adc2/filter2/m_filter1/s5/dout_01_carry__0_0[3]
    SLICE_X33Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.318 r  adc2/filter2/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.318    adc2/filter2/m_filter1/s5/dout_01_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.546 r  adc2/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.584    24.131    adc2/filter2/m_filter1/s1_1/CO[0]
    SLICE_X32Y32         LUT6 (Prop_lut6_I1_O)        0.313    24.444 r  adc2/filter2/m_filter1/s1_1/d_acc0_carry_i_7__2/O
                         net (fo=1, routed)           0.000    24.444    adc2/filter2/avg_binning1/S[1]
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.994 r  adc2/filter2/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.994    adc2/filter2/avg_binning1/d_acc0_carry_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.108 r  adc2/filter2/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.108    adc2/filter2/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.222 r  adc2/filter2/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.222    adc2/filter2/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.556 r  adc2/filter2/avg_binning1/d_acc0_carry__2/O[1]
                         net (fo=1, routed)           0.000    25.556    adc2/filter2/avg_binning1/d_acc0_carry__2_n_6
    SLICE_X32Y35         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.440    23.647    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[13]/C
                         clock pessimism              0.467    24.114    
                         clock uncertainty           -0.039    24.075    
    SLICE_X32Y35         FDRE (Setup_fdre_C_D)        0.062    24.137    adc2/filter2/avg_binning1/d_acc_reg[13]
  -------------------------------------------------------------------
                         required time                         24.137    
                         arrival time                         -25.556    
  -------------------------------------------------------------------
                         slack                                 -1.419    

Slack (VIOLATED) :        -1.398ns  (required time - arrival time)
  Source:                 adc2/filter2/m_filter1/d_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/avg_binning1/d_acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        17.012ns  (logic 6.611ns (38.861%)  route 10.401ns (61.139%))
  Logic Levels:           22  (CARRY4=12 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.022ns = ( 23.647 - 15.625 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.554     8.523    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X29Y30         FDRE                                         r  adc2/filter2/m_filter1/d_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456     8.979 r  adc2/filter2/m_filter1/d_reg[0][0]/Q
                         net (fo=10, routed)          0.977     9.956    adc2/filter2/m_filter1/s1_0/Q[0]
    SLICE_X31Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.080 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28/O
                         net (fo=1, routed)           0.000    10.080    adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.612 r  adc2/filter2/m_filter1/s1_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.612    adc2/filter2/m_filter1/s1_0/dout_01_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.840 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0/CO[2]
                         net (fo=105, routed)         0.943    11.783    adc2/filter2/m_filter1/s1_0/CO[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I2_O)        0.313    12.096 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_14__21/O
                         net (fo=7, routed)           0.815    12.911    adc2/filter2/m_filter1/s1_0/d_reg[0][5]
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.035 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_2__29/O
                         net (fo=1, routed)           0.190    13.225    adc2/filter2/m_filter1/s2_0/DI[2]
    SLICE_X34Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.629 r  adc2/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.629    adc2/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.858 r  adc2/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         1.074    14.932    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.310    15.242 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_11__21/O
                         net (fo=1, routed)           0.633    15.875    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_9
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_2__32/O
                         net (fo=1, routed)           0.472    16.471    adc2/filter2/m_filter1/s3_0/dout_01_carry__0_i_10__22[1]
    SLICE_X29Y32         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    16.991 r  adc2/filter2/m_filter1/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.848    17.839    adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.313    18.152 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24/O
                         net (fo=6, routed)           0.651    18.803    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.124    18.927 r  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__33/O
                         net (fo=1, routed)           0.704    19.631    adc2/filter2/m_filter1/s4_0/dout_01_carry__0_i_10__22[2]
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    19.987 r  adc2/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.867    20.854    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__34_2[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.313    21.167 f  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_13__22/O
                         net (fo=2, routed)           1.127    22.295    adc2/filter2/m_filter1/s1_1/dout_01_carry_11
    SLICE_X33Y36         LUT6 (Prop_lut6_I4_O)        0.124    22.419 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_1__34/O
                         net (fo=1, routed)           0.515    22.933    adc2/filter2/m_filter1/s5/dout_01_carry__0_0[3]
    SLICE_X33Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.318 r  adc2/filter2/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.318    adc2/filter2/m_filter1/s5/dout_01_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.546 r  adc2/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.584    24.131    adc2/filter2/m_filter1/s1_1/CO[0]
    SLICE_X32Y32         LUT6 (Prop_lut6_I1_O)        0.313    24.444 r  adc2/filter2/m_filter1/s1_1/d_acc0_carry_i_7__2/O
                         net (fo=1, routed)           0.000    24.444    adc2/filter2/avg_binning1/S[1]
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.994 r  adc2/filter2/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.994    adc2/filter2/avg_binning1/d_acc0_carry_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.108 r  adc2/filter2/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.108    adc2/filter2/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.222 r  adc2/filter2/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.222    adc2/filter2/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.535 r  adc2/filter2/avg_binning1/d_acc0_carry__2/O[3]
                         net (fo=1, routed)           0.000    25.535    adc2/filter2/avg_binning1/d_acc0_carry__2_n_4
    SLICE_X32Y35         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.440    23.647    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[15]/C
                         clock pessimism              0.467    24.114    
                         clock uncertainty           -0.039    24.075    
    SLICE_X32Y35         FDRE (Setup_fdre_C_D)        0.062    24.137    adc2/filter2/avg_binning1/d_acc_reg[15]
  -------------------------------------------------------------------
                         required time                         24.137    
                         arrival time                         -25.535    
  -------------------------------------------------------------------
                         slack                                 -1.398    

Slack (VIOLATED) :        -1.324ns  (required time - arrival time)
  Source:                 adc2/filter2/m_filter1/d_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/avg_binning1/d_acc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        16.938ns  (logic 6.537ns (38.594%)  route 10.401ns (61.406%))
  Logic Levels:           22  (CARRY4=12 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.022ns = ( 23.647 - 15.625 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.554     8.523    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X29Y30         FDRE                                         r  adc2/filter2/m_filter1/d_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456     8.979 r  adc2/filter2/m_filter1/d_reg[0][0]/Q
                         net (fo=10, routed)          0.977     9.956    adc2/filter2/m_filter1/s1_0/Q[0]
    SLICE_X31Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.080 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28/O
                         net (fo=1, routed)           0.000    10.080    adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.612 r  adc2/filter2/m_filter1/s1_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.612    adc2/filter2/m_filter1/s1_0/dout_01_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.840 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0/CO[2]
                         net (fo=105, routed)         0.943    11.783    adc2/filter2/m_filter1/s1_0/CO[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I2_O)        0.313    12.096 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_14__21/O
                         net (fo=7, routed)           0.815    12.911    adc2/filter2/m_filter1/s1_0/d_reg[0][5]
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.035 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_2__29/O
                         net (fo=1, routed)           0.190    13.225    adc2/filter2/m_filter1/s2_0/DI[2]
    SLICE_X34Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.629 r  adc2/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.629    adc2/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.858 r  adc2/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         1.074    14.932    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.310    15.242 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_11__21/O
                         net (fo=1, routed)           0.633    15.875    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_9
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_2__32/O
                         net (fo=1, routed)           0.472    16.471    adc2/filter2/m_filter1/s3_0/dout_01_carry__0_i_10__22[1]
    SLICE_X29Y32         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    16.991 r  adc2/filter2/m_filter1/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.848    17.839    adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.313    18.152 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24/O
                         net (fo=6, routed)           0.651    18.803    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.124    18.927 r  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__33/O
                         net (fo=1, routed)           0.704    19.631    adc2/filter2/m_filter1/s4_0/dout_01_carry__0_i_10__22[2]
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    19.987 r  adc2/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.867    20.854    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__34_2[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.313    21.167 f  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_13__22/O
                         net (fo=2, routed)           1.127    22.295    adc2/filter2/m_filter1/s1_1/dout_01_carry_11
    SLICE_X33Y36         LUT6 (Prop_lut6_I4_O)        0.124    22.419 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_1__34/O
                         net (fo=1, routed)           0.515    22.933    adc2/filter2/m_filter1/s5/dout_01_carry__0_0[3]
    SLICE_X33Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.318 r  adc2/filter2/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.318    adc2/filter2/m_filter1/s5/dout_01_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.546 r  adc2/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.584    24.131    adc2/filter2/m_filter1/s1_1/CO[0]
    SLICE_X32Y32         LUT6 (Prop_lut6_I1_O)        0.313    24.444 r  adc2/filter2/m_filter1/s1_1/d_acc0_carry_i_7__2/O
                         net (fo=1, routed)           0.000    24.444    adc2/filter2/avg_binning1/S[1]
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.994 r  adc2/filter2/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.994    adc2/filter2/avg_binning1/d_acc0_carry_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.108 r  adc2/filter2/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.108    adc2/filter2/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.222 r  adc2/filter2/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.222    adc2/filter2/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.461 r  adc2/filter2/avg_binning1/d_acc0_carry__2/O[2]
                         net (fo=1, routed)           0.000    25.461    adc2/filter2/avg_binning1/d_acc0_carry__2_n_5
    SLICE_X32Y35         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.440    23.647    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[14]/C
                         clock pessimism              0.467    24.114    
                         clock uncertainty           -0.039    24.075    
    SLICE_X32Y35         FDRE (Setup_fdre_C_D)        0.062    24.137    adc2/filter2/avg_binning1/d_acc_reg[14]
  -------------------------------------------------------------------
                         required time                         24.137    
                         arrival time                         -25.461    
  -------------------------------------------------------------------
                         slack                                 -1.324    

Slack (VIOLATED) :        -1.308ns  (required time - arrival time)
  Source:                 adc2/filter2/m_filter1/d_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/avg_binning1/d_acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        16.922ns  (logic 6.521ns (38.536%)  route 10.401ns (61.464%))
  Logic Levels:           22  (CARRY4=12 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.022ns = ( 23.647 - 15.625 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.554     8.523    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X29Y30         FDRE                                         r  adc2/filter2/m_filter1/d_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456     8.979 r  adc2/filter2/m_filter1/d_reg[0][0]/Q
                         net (fo=10, routed)          0.977     9.956    adc2/filter2/m_filter1/s1_0/Q[0]
    SLICE_X31Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.080 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28/O
                         net (fo=1, routed)           0.000    10.080    adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.612 r  adc2/filter2/m_filter1/s1_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.612    adc2/filter2/m_filter1/s1_0/dout_01_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.840 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0/CO[2]
                         net (fo=105, routed)         0.943    11.783    adc2/filter2/m_filter1/s1_0/CO[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I2_O)        0.313    12.096 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_14__21/O
                         net (fo=7, routed)           0.815    12.911    adc2/filter2/m_filter1/s1_0/d_reg[0][5]
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.035 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_2__29/O
                         net (fo=1, routed)           0.190    13.225    adc2/filter2/m_filter1/s2_0/DI[2]
    SLICE_X34Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.629 r  adc2/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.629    adc2/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.858 r  adc2/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         1.074    14.932    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.310    15.242 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_11__21/O
                         net (fo=1, routed)           0.633    15.875    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_9
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_2__32/O
                         net (fo=1, routed)           0.472    16.471    adc2/filter2/m_filter1/s3_0/dout_01_carry__0_i_10__22[1]
    SLICE_X29Y32         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    16.991 r  adc2/filter2/m_filter1/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.848    17.839    adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.313    18.152 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24/O
                         net (fo=6, routed)           0.651    18.803    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.124    18.927 r  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__33/O
                         net (fo=1, routed)           0.704    19.631    adc2/filter2/m_filter1/s4_0/dout_01_carry__0_i_10__22[2]
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    19.987 r  adc2/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.867    20.854    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__34_2[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.313    21.167 f  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_13__22/O
                         net (fo=2, routed)           1.127    22.295    adc2/filter2/m_filter1/s1_1/dout_01_carry_11
    SLICE_X33Y36         LUT6 (Prop_lut6_I4_O)        0.124    22.419 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_1__34/O
                         net (fo=1, routed)           0.515    22.933    adc2/filter2/m_filter1/s5/dout_01_carry__0_0[3]
    SLICE_X33Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.318 r  adc2/filter2/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.318    adc2/filter2/m_filter1/s5/dout_01_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.546 r  adc2/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.584    24.131    adc2/filter2/m_filter1/s1_1/CO[0]
    SLICE_X32Y32         LUT6 (Prop_lut6_I1_O)        0.313    24.444 r  adc2/filter2/m_filter1/s1_1/d_acc0_carry_i_7__2/O
                         net (fo=1, routed)           0.000    24.444    adc2/filter2/avg_binning1/S[1]
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.994 r  adc2/filter2/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.994    adc2/filter2/avg_binning1/d_acc0_carry_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.108 r  adc2/filter2/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.108    adc2/filter2/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.222 r  adc2/filter2/avg_binning1/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.222    adc2/filter2/avg_binning1/d_acc0_carry__1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    25.445 r  adc2/filter2/avg_binning1/d_acc0_carry__2/O[0]
                         net (fo=1, routed)           0.000    25.445    adc2/filter2/avg_binning1/d_acc0_carry__2_n_7
    SLICE_X32Y35         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.440    23.647    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[12]/C
                         clock pessimism              0.467    24.114    
                         clock uncertainty           -0.039    24.075    
    SLICE_X32Y35         FDRE (Setup_fdre_C_D)        0.062    24.137    adc2/filter2/avg_binning1/d_acc_reg[12]
  -------------------------------------------------------------------
                         required time                         24.137    
                         arrival time                         -25.445    
  -------------------------------------------------------------------
                         slack                                 -1.308    

Slack (VIOLATED) :        -1.306ns  (required time - arrival time)
  Source:                 adc2/filter2/m_filter1/d_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/avg_binning1/d_acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        16.919ns  (logic 6.518ns (38.525%)  route 10.401ns (61.475%))
  Logic Levels:           21  (CARRY4=11 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.021ns = ( 23.646 - 15.625 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.554     8.523    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X29Y30         FDRE                                         r  adc2/filter2/m_filter1/d_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456     8.979 r  adc2/filter2/m_filter1/d_reg[0][0]/Q
                         net (fo=10, routed)          0.977     9.956    adc2/filter2/m_filter1/s1_0/Q[0]
    SLICE_X31Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.080 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28/O
                         net (fo=1, routed)           0.000    10.080    adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.612 r  adc2/filter2/m_filter1/s1_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.612    adc2/filter2/m_filter1/s1_0/dout_01_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.840 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0/CO[2]
                         net (fo=105, routed)         0.943    11.783    adc2/filter2/m_filter1/s1_0/CO[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I2_O)        0.313    12.096 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_14__21/O
                         net (fo=7, routed)           0.815    12.911    adc2/filter2/m_filter1/s1_0/d_reg[0][5]
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.035 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_2__29/O
                         net (fo=1, routed)           0.190    13.225    adc2/filter2/m_filter1/s2_0/DI[2]
    SLICE_X34Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.629 r  adc2/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.629    adc2/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.858 r  adc2/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         1.074    14.932    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.310    15.242 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_11__21/O
                         net (fo=1, routed)           0.633    15.875    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_9
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_2__32/O
                         net (fo=1, routed)           0.472    16.471    adc2/filter2/m_filter1/s3_0/dout_01_carry__0_i_10__22[1]
    SLICE_X29Y32         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    16.991 r  adc2/filter2/m_filter1/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.848    17.839    adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.313    18.152 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24/O
                         net (fo=6, routed)           0.651    18.803    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.124    18.927 r  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__33/O
                         net (fo=1, routed)           0.704    19.631    adc2/filter2/m_filter1/s4_0/dout_01_carry__0_i_10__22[2]
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    19.987 r  adc2/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.867    20.854    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__34_2[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.313    21.167 f  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_13__22/O
                         net (fo=2, routed)           1.127    22.295    adc2/filter2/m_filter1/s1_1/dout_01_carry_11
    SLICE_X33Y36         LUT6 (Prop_lut6_I4_O)        0.124    22.419 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_1__34/O
                         net (fo=1, routed)           0.515    22.933    adc2/filter2/m_filter1/s5/dout_01_carry__0_0[3]
    SLICE_X33Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.318 r  adc2/filter2/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.318    adc2/filter2/m_filter1/s5/dout_01_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.546 r  adc2/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.584    24.131    adc2/filter2/m_filter1/s1_1/CO[0]
    SLICE_X32Y32         LUT6 (Prop_lut6_I1_O)        0.313    24.444 r  adc2/filter2/m_filter1/s1_1/d_acc0_carry_i_7__2/O
                         net (fo=1, routed)           0.000    24.444    adc2/filter2/avg_binning1/S[1]
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.994 r  adc2/filter2/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.994    adc2/filter2/avg_binning1/d_acc0_carry_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.108 r  adc2/filter2/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.108    adc2/filter2/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.442 r  adc2/filter2/avg_binning1/d_acc0_carry__1/O[1]
                         net (fo=1, routed)           0.000    25.442    adc2/filter2/avg_binning1/d_acc0_carry__1_n_6
    SLICE_X32Y34         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.439    23.646    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[9]/C
                         clock pessimism              0.467    24.113    
                         clock uncertainty           -0.039    24.074    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.062    24.136    adc2/filter2/avg_binning1/d_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         24.136    
                         arrival time                         -25.442    
  -------------------------------------------------------------------
                         slack                                 -1.306    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 adc2/filter2/m_filter1/d_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/avg_binning1/d_acc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        16.898ns  (logic 6.497ns (38.449%)  route 10.401ns (61.551%))
  Logic Levels:           21  (CARRY4=11 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.021ns = ( 23.646 - 15.625 ) 
    Source Clock Delay      (SCD):    8.523ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.554     8.523    adc2/filter2/m_filter1/ifclk_out_OBUF_BUFG
    SLICE_X29Y30         FDRE                                         r  adc2/filter2/m_filter1/d_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456     8.979 r  adc2/filter2/m_filter1/d_reg[0][0]/Q
                         net (fo=10, routed)          0.977     9.956    adc2/filter2/m_filter1/s1_0/Q[0]
    SLICE_X31Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.080 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28/O
                         net (fo=1, routed)           0.000    10.080    adc2/filter2/m_filter1/s1_0/dout_01_carry_i_8__28_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.612 r  adc2/filter2/m_filter1/s1_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    10.612    adc2/filter2/m_filter1/s1_0/dout_01_carry_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.840 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0/CO[2]
                         net (fo=105, routed)         0.943    11.783    adc2/filter2/m_filter1/s1_0/CO[0]
    SLICE_X31Y28         LUT3 (Prop_lut3_I2_O)        0.313    12.096 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_14__21/O
                         net (fo=7, routed)           0.815    12.911    adc2/filter2/m_filter1/s1_0/d_reg[0][5]
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124    13.035 r  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_2__29/O
                         net (fo=1, routed)           0.190    13.225    adc2/filter2/m_filter1/s2_0/DI[2]
    SLICE_X34Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.629 r  adc2/filter2/m_filter1/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    13.629    adc2/filter2/m_filter1/s2_0/dout_01_carry_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.858 r  adc2/filter2/m_filter1/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         1.074    14.932    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__32[0]
    SLICE_X28Y34         LUT5 (Prop_lut5_I4_O)        0.310    15.242 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_11__21/O
                         net (fo=1, routed)           0.633    15.875    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_9
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124    15.999 r  adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_2__32/O
                         net (fo=1, routed)           0.472    16.471    adc2/filter2/m_filter1/s3_0/dout_01_carry__0_i_10__22[1]
    SLICE_X29Y32         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    16.991 r  adc2/filter2/m_filter1/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.848    17.839    adc2/filter2/m_filter1/s1_1/d_acc0_carry__2_i_7__2_7[0]
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.313    18.152 f  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24/O
                         net (fo=6, routed)           0.651    18.803    adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_8__24_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.124    18.927 r  adc2/filter2/m_filter1/s1_1/dout_01_carry__0_i_1__33/O
                         net (fo=1, routed)           0.704    19.631    adc2/filter2/m_filter1/s4_0/dout_01_carry__0_i_10__22[2]
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    19.987 r  adc2/filter2/m_filter1/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.867    20.854    adc2/filter2/m_filter1/s1_0/dout_01_carry__0_i_1__34_2[0]
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.313    21.167 f  adc2/filter2/m_filter1/s1_0/dout_01_carry_i_13__22/O
                         net (fo=2, routed)           1.127    22.295    adc2/filter2/m_filter1/s1_1/dout_01_carry_11
    SLICE_X33Y36         LUT6 (Prop_lut6_I4_O)        0.124    22.419 r  adc2/filter2/m_filter1/s1_1/dout_01_carry_i_1__34/O
                         net (fo=1, routed)           0.515    22.933    adc2/filter2/m_filter1/s5/dout_01_carry__0_0[3]
    SLICE_X33Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.318 r  adc2/filter2/m_filter1/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    23.318    adc2/filter2/m_filter1/s5/dout_01_carry_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.546 r  adc2/filter2/m_filter1/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.584    24.131    adc2/filter2/m_filter1/s1_1/CO[0]
    SLICE_X32Y32         LUT6 (Prop_lut6_I1_O)        0.313    24.444 r  adc2/filter2/m_filter1/s1_1/d_acc0_carry_i_7__2/O
                         net (fo=1, routed)           0.000    24.444    adc2/filter2/avg_binning1/S[1]
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.994 r  adc2/filter2/avg_binning1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    24.994    adc2/filter2/avg_binning1/d_acc0_carry_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.108 r  adc2/filter2/avg_binning1/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.108    adc2/filter2/avg_binning1/d_acc0_carry__0_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.421 r  adc2/filter2/avg_binning1/d_acc0_carry__1/O[3]
                         net (fo=1, routed)           0.000    25.421    adc2/filter2/avg_binning1/d_acc0_carry__1_n_4
    SLICE_X32Y34         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.439    23.646    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[11]/C
                         clock pessimism              0.467    24.113    
                         clock uncertainty           -0.039    24.074    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.062    24.136    adc2/filter2/avg_binning1/d_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         24.136    
                         arrival time                         -25.421    
  -------------------------------------------------------------------
                         slack                                 -1.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 adc2/filter1/avg_binning1/counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter1/avg_binning1/counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.127%)  route 0.226ns (54.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.562     2.583    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  adc2/filter1/avg_binning1/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     2.724 r  adc2/filter1/avg_binning1/counter_q_reg[1]/Q
                         net (fo=7, routed)           0.226     2.951    adc2/filter1/avg_binning1/filter2/avg_binning1/counter_q_reg[1]
    SLICE_X40Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.996 r  adc2/filter1/avg_binning1/counter_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.996    adc2/filter1/avg_binning1/p_0_in__0[5]
    SLICE_X40Y49         FDRE                                         r  adc2/filter1/avg_binning1/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.834     3.419    adc2/filter1/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  adc2/filter1/avg_binning1/counter_q_reg[5]/C
                         clock pessimism             -0.564     2.855    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.092     2.947    adc2/filter1/avg_binning1/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.947    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adc2/filter2/avg_binning1/d_acc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/filter2/avg_binning1/d_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.180%)  route 0.284ns (66.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.558     2.579    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  adc2/filter2/avg_binning1/d_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     2.720 r  adc2/filter2/avg_binning1/d_acc_reg[6]/Q
                         net (fo=2, routed)           0.284     3.004    adc2/filter2/avg_binning1/d_acc_reg_n_0_[6]
    SLICE_X36Y30         FDRE                                         r  adc2/filter2/avg_binning1/d_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.822     3.407    adc2/filter2/avg_binning1/ifclk_out_OBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  adc2/filter2/avg_binning1/d_out_reg[6]/C
                         clock pessimism             -0.569     2.838    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.060     2.898    adc2/filter2/avg_binning1/d_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[6]
                            (rising edge-triggered cell FIFO36E1 clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (33.994%)  route 0.318ns (66.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.559     2.580    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  slave_fifo/rx_buf_dd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     2.744 r  slave_fifo/rx_buf_dd_reg[6]/Q
                         net (fo=1, routed)           0.318     3.063    slave_fifo/rx_buf_dd[6]
    RAMB36_X1Y7          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.873     3.459    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y7          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.661    
    RAMB36_X1Y7          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[6])
                                                      0.296     2.957    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[7]
                            (rising edge-triggered cell FIFO36E1 clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.854%)  route 0.320ns (66.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.559     2.580    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  slave_fifo/rx_buf_dd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     2.744 r  slave_fifo/rx_buf_dd_reg[7]/Q
                         net (fo=1, routed)           0.320     3.065    slave_fifo/rx_buf_dd[7]
    RAMB36_X1Y7          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.873     3.459    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y7          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.661    
    RAMB36_X1Y7          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[7])
                                                      0.296     2.957    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[0]
                            (rising edge-triggered cell FIFO36E1 clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.996%)  route 0.345ns (71.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.562     2.583    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  slave_fifo/rx_buf_dd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     2.724 r  slave_fifo/rx_buf_dd_reg[0]/Q
                         net (fo=1, routed)           0.345     3.070    slave_fifo/rx_buf_dd[0]
    RAMB36_X1Y7          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.873     3.459    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y7          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.661    
    RAMB36_X1Y7          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[0])
                                                      0.296     2.957    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.565     2.586    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141     2.727 r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[8]/Q
                         net (fo=7, routed)           0.066     2.793    poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg_n_0_[8]
    SLICE_X50Y42         LUT6 (Prop_lut6_I4_O)        0.045     2.838 r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state[9]_i_1/O
                         net (fo=1, routed)           0.000     2.838    poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state[9]_i_1_n_0
    SLICE_X50Y42         FDRE                                         r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.836     3.421    poten_i2c/byte_controller/bit_controller/ifclk_out_OBUF_BUFG
    SLICE_X50Y42         FDRE                                         r  poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[9]/C
                         clock pessimism             -0.822     2.599    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.121     2.720    poten_i2c/byte_controller/bit_controller/FSM_onehot_c_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[15]
                            (rising edge-triggered cell FIFO36E1 clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.811%)  route 0.336ns (67.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.559     2.580    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  slave_fifo/rx_buf_dd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     2.744 r  slave_fifo/rx_buf_dd_reg[15]/Q
                         net (fo=1, routed)           0.336     3.080    slave_fifo/rx_buf_dd[15]
    RAMB36_X1Y7          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.873     3.459    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y7          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.661    
    RAMB36_X1Y7          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[15])
                                                      0.296     2.957    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[11]
                            (rising edge-triggered cell FIFO36E1 clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.164ns (32.659%)  route 0.338ns (67.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.559     2.580    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  slave_fifo/rx_buf_dd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164     2.744 r  slave_fifo/rx_buf_dd_reg[11]/Q
                         net (fo=1, routed)           0.338     3.082    slave_fifo/rx_buf_dd[11]
    RAMB36_X1Y7          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.873     3.459    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y7          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.661    
    RAMB36_X1Y7          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[11])
                                                      0.296     2.957    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_dd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/DI[13]
                            (rising edge-triggered cell FIFO36E1 clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.320%)  route 0.375ns (72.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.560     2.581    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X44Y36         FDRE                                         r  slave_fifo/rx_buf_dd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     2.722 r  slave_fifo/rx_buf_dd_reg[13]/Q
                         net (fo=1, routed)           0.375     3.097    slave_fifo/rx_buf_dd[13]
    RAMB36_X1Y7          FIFO36E1                                     r  slave_fifo/fifo_arrival/DI[13]
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.873     3.459    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y7          FIFO36E1                                     r  slave_fifo/fifo_arrival/WRCLK
                         clock pessimism             -0.798     2.661    
    RAMB36_X1Y7          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[13])
                                                      0.296     2.957    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 slave_fifo/rx_buf_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/rx_buf_dd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             ifclk_out_OBUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.684%)  route 0.097ns (34.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.560     2.581    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  slave_fifo/rx_buf_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     2.722 r  slave_fifo/rx_buf_d_reg[8]/Q
                         net (fo=1, routed)           0.097     2.819    slave_fifo/rx_buf_d[8]
    SLICE_X46Y36         LUT4 (Prop_lut4_I2_O)        0.045     2.864 r  slave_fifo/rx_buf_dd[8]_i_1/O
                         net (fo=1, routed)           0.000     2.864    slave_fifo/p_0_in[8]
    SLICE_X46Y36         FDRE                                         r  slave_fifo/rx_buf_dd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.829     3.414    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  slave_fifo/rx_buf_dd_reg[8]/C
                         clock pessimism             -0.818     2.596    
    SLICE_X46Y36         FDRE (Hold_fdre_C_D)         0.121     2.717    slave_fifo/rx_buf_dd_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ifclk_out_OBUF
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y7     slave_fifo/fifo_arrival/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y7     slave_fifo/fifo_arrival/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y5     trigger/FIFO36E1_inst/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X1Y5     trigger/FIFO36E1_inst/WRCLK
Min Period        n/a     FIFO36E1/RDCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y5     slave_fifo/fifo_departure/RDCLK
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.576         15.625      13.049     RAMB36_X0Y5     slave_fifo/fifo_departure/WRCLK
Min Period        n/a     BUFG/I             n/a            2.155         15.625      13.470     BUFGCTRL_X0Y0   ifclk_out_OBUF_BUFG_inst/I
Min Period        n/a     IDDR/C             n/a            1.474         15.625      14.151     ILOGIC_X1Y18    adc1/genblk1[5].adc_data_inst/C
Min Period        n/a     IDDR/C             n/a            1.474         15.625      14.151     ILOGIC_X1Y17    adc1/genblk1[6].adc_data_inst/C
Min Period        n/a     IDDR/C             n/a            1.474         15.625      14.151     ILOGIC_X1Y37    adc1/genblk1[7].adc_data_inst/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X45Y36    slave_fifo/rx_buf_d_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X45Y36    slave_fifo/rx_buf_d_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X45Y36    slave_fifo/rx_buf_d_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X45Y36    slave_fifo/rx_buf_d_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X46Y36    slave_fifo/rx_buf_dd_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X44Y36    slave_fifo/rx_buf_dd_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X46Y36    slave_fifo/rx_buf_dd_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X44Y36    slave_fifo/rx_buf_dd_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X46Y36    slave_fifo/rx_buf_dd_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X44Y36    slave_fifo/rx_buf_dd_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X36Y37    trigger/h_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X37Y37    trigger/h_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X37Y37    trigger/h_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X37Y37    trigger/h_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X37Y37    trigger/h_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X37Y37    trigger/h_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X37Y37    trigger/h_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X43Y37    trigger/rd_en_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X43Y37    trigger/strb_d_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X43Y37    trigger/strb_dd_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       38.462      121.538    PLLE2_ADV_X1Y0  PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ifclk_out_OBUF
  To Clock:  ifclk_out_OBUF

Setup :            0  Failing Endpoints,  Worst Slack        1.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 reset_inst/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/RST
                            (recovery check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.813ns  (ifclk_out_OBUF fall@7.813ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.580ns (15.972%)  route 3.051ns (84.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.057ns = ( 15.869 - 7.813 ) 
    Source Clock Delay      (SCD):    8.605ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.636     8.605    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  reset_inst/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.456     9.061 f  reset_inst/rst_out_reg/Q
                         net (fo=574, routed)         1.562    10.622    trigger/rst
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.746 f  trigger/fifo_departure_i_2/O
                         net (fo=2, routed)           1.490    12.236    slave_fifo/fifo_rst_internal
    RAMB36_X0Y5          FIFO36E1                                     f  slave_fifo/fifo_departure/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    11.073    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.164 f  clock_buf/O
                         net (fo=1, routed)           1.479    12.644    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.727 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    14.303    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.394 f  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.476    15.869    slave_fifo/RDCLK0
    RAMB36_X0Y5          FIFO36E1                                     r  slave_fifo/fifo_departure/RDCLK  (IS_INVERTED)
                         clock pessimism              0.395    16.265    
                         clock uncertainty           -0.039    16.225    
    RAMB36_X0Y5          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    13.857    slave_fifo/fifo_departure
  -------------------------------------------------------------------
                         required time                         13.857    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             10.064ns  (required time - arrival time)
  Source:                 reset_inst/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/FIFO36E1_inst/RST
                            (recovery check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.580ns (18.867%)  route 2.494ns (81.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.058ns = ( 23.683 - 15.625 ) 
    Source Clock Delay      (SCD):    8.605ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.636     8.605    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  reset_inst/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.456     9.061 f  reset_inst/rst_out_reg/Q
                         net (fo=574, routed)         1.486    10.547    trigger/rst
    SLICE_X43Y38         LUT6 (Prop_lut6_I3_O)        0.124    10.671 f  trigger/FIFO36E1_inst_i_2/O
                         net (fo=2, routed)           1.008    11.679    trigger/fifo_rst_internal_0
    RAMB36_X1Y5          FIFO36E1                                     f  trigger/FIFO36E1_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.477    23.683    trigger/ifclk_out_OBUF_BUFG
    RAMB36_X1Y5          FIFO36E1                                     r  trigger/FIFO36E1_inst/RDCLK
                         clock pessimism              0.467    24.150    
                         clock uncertainty           -0.039    24.111    
    RAMB36_X1Y5          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.743    trigger/FIFO36E1_inst
  -------------------------------------------------------------------
                         required time                         21.743    
                         arrival time                         -11.679    
  -------------------------------------------------------------------
                         slack                                 10.064    

Slack (MET) :             10.248ns  (required time - arrival time)
  Source:                 reset_inst/rst_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/RST
                            (recovery check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (ifclk_out_OBUF rise@15.625ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.580ns (20.006%)  route 2.319ns (79.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.067ns = ( 23.692 - 15.625 ) 
    Source Clock Delay      (SCD):    8.605ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.034ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.531 r  clock_buf/O
                         net (fo=1, routed)           1.598     5.129    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.217 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.655     6.872    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.968 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.636     8.605    reset_inst/ifclk_out_OBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  reset_inst/rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.456     9.061 f  reset_inst/rst_out_reg/Q
                         net (fo=574, routed)         1.562    10.622    trigger/rst
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.746 f  trigger/fifo_departure_i_2/O
                         net (fo=2, routed)           0.757    11.504    slave_fifo/fifo_rst_internal
    RAMB36_X1Y7          FIFO36E1                                     f  slave_fifo/fifo_arrival/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    18.886    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.977 r  clock_buf/O
                         net (fo=1, routed)           1.479    20.456    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.539 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.576    22.115    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.206 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         1.486    23.692    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y7          FIFO36E1                                     r  slave_fifo/fifo_arrival/RDCLK
                         clock pessimism              0.467    24.159    
                         clock uncertainty           -0.039    24.120    
    RAMB36_X1Y7          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    21.752    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         21.752    
                         arrival time                         -11.504    
  -------------------------------------------------------------------
                         slack                                 10.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.193ns  (arrival time - required time)
  Source:                 slave_fifo/rst_d_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_arrival/RST
                            (removal check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.185%)  route 0.498ns (72.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.562     2.583    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  slave_fifo/rst_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141     2.724 f  slave_fifo/rst_d_reg/Q
                         net (fo=4, routed)           0.143     2.867    trigger/rst_d
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.045     2.912 f  trigger/fifo_departure_i_2/O
                         net (fo=2, routed)           0.355     3.267    slave_fifo/fifo_rst_internal
    RAMB36_X1Y7          FIFO36E1                                     f  slave_fifo/fifo_arrival/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.876     3.462    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X1Y7          FIFO36E1                                     r  slave_fifo/fifo_arrival/RDCLK
                         clock pessimism             -0.798     2.664    
    RAMB36_X1Y7          FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     2.075    slave_fifo/fifo_arrival
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 slave_fifo/rst_d_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/RST
                            (removal check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.590%)  route 0.763ns (80.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.562     2.583    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  slave_fifo/rst_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141     2.724 f  slave_fifo/rst_d_reg/Q
                         net (fo=4, routed)           0.143     2.867    trigger/rst_d
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.045     2.912 f  trigger/fifo_departure_i_2/O
                         net (fo=2, routed)           0.621     3.533    slave_fifo/fifo_rst_internal
    RAMB36_X0Y5          FIFO36E1                                     f  slave_fifo/fifo_departure/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.863     3.449    slave_fifo/ifclk_out_OBUF_BUFG
    RAMB36_X0Y5          FIFO36E1                                     r  slave_fifo/fifo_departure/WRCLK
                         clock pessimism             -0.569     2.880    
    RAMB36_X0Y5          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     2.291    slave_fifo/fifo_departure
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.285ns  (arrival time - required time)
  Source:                 slave_fifo/rst_3d_reg/C
                            (rising edge-triggered cell FDRE clocked by ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/FIFO36E1_inst/RST
                            (removal check against rising-edge clock ifclk_out_OBUF  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ifclk_out_OBUF rise@0.000ns - ifclk_out_OBUF rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.236%)  route 0.581ns (75.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clock_buf/O
                         net (fo=1, routed)           0.554     1.445    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.495 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.996    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.022 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.561     2.582    slave_fifo/ifclk_out_OBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  slave_fifo/rst_3d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     2.723 f  slave_fifo/rst_3d_reg/Q
                         net (fo=4, routed)           0.122     2.845    trigger/rst_3d
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.045     2.890 f  trigger/FIFO36E1_inst_i_2/O
                         net (fo=2, routed)           0.459     3.350    trigger/fifo_rst_internal_0
    RAMB36_X1Y5          FIFO36E1                                     f  trigger/FIFO36E1_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock ifclk_out_OBUF rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.136 r  clock_buf/O
                         net (fo=1, routed)           0.822     1.958    clk_in_buf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.011 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.557    ifclk_out_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.586 r  ifclk_out_OBUF_BUFG_inst/O
                         net (fo=934, routed)         0.866     3.452    trigger/ifclk_out_OBUF_BUFG
    RAMB36_X1Y5          FIFO36E1                                     r  trigger/FIFO36E1_inst/RDCLK
                         clock pessimism             -0.798     2.654    
    RAMB36_X1Y5          FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     2.065    trigger/FIFO36E1_inst
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  1.285    





