{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577819539345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577819539352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 31 14:12:19 2019 " "Processing started: Tue Dec 31 14:12:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577819539352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577819539352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q_8_39 -c q_8_39 " "Command: quartus_map --read_settings_files=on --write_settings_files=off q_8_39 -c q_8_39" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577819539353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577819540137 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577819540138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_8_39_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file q_8_39_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 q_8_39_pkg (SystemVerilog) " "Found design unit 1: q_8_39_pkg (SystemVerilog)" {  } { { "q_8_39_pkg.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_39_q_8_16_str/q_8_39_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577819553491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577819553491 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \")\" q_8_39.sv(79) " "Verilog HDL syntax error at q_8_39.sv(79) near text: \",\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "q_8_39.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_39_q_8_16_str/q_8_39.sv" 79 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1577819553496 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \")\" q_8_39.sv(85) " "Verilog HDL syntax error at q_8_39.sv(85) near text: \",\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "q_8_39.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_39_q_8_16_str/q_8_39.sv" 85 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1577819553497 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "controller q_8_39.sv(19) " "Ignored design unit \"controller\" at q_8_39.sv(19) due to previous errors" {  } { { "q_8_39.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_39_q_8_16_str/q_8_39.sv" 19 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1577819553497 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "d_ff q_8_39.sv(91) " "Ignored design unit \"d_ff\" at q_8_39.sv(91) due to previous errors" {  } { { "q_8_39.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_39_q_8_16_str/q_8_39.sv" 91 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1577819553497 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "my_mux q_8_39.sv(102) " "Ignored design unit \"my_mux\" at q_8_39.sv(102) due to previous errors" {  } { { "q_8_39.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_39_q_8_16_str/q_8_39.sv" 102 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1577819553497 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dec q_8_39.sv(116) " "Ignored design unit \"dec\" at q_8_39.sv(116) due to previous errors" {  } { { "q_8_39.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_39_q_8_16_str/q_8_39.sv" 116 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1577819553497 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath q_8_39.sv(134) " "Ignored design unit \"datapath\" at q_8_39.sv(134) due to previous errors" {  } { { "q_8_39.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_39_q_8_16_str/q_8_39.sv" 134 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1577819553498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_8_39.sv 0 0 " "Found 0 design units, including 0 entities, in source file q_8_39.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577819553498 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577819553639 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 31 14:12:33 2019 " "Processing ended: Tue Dec 31 14:12:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577819553639 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577819553639 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577819553639 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577819553639 ""}
