//
// Module mopshub_lib.monitor_pp3.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 17:28:43 01/26/22
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module monitor_pp3( 
   // Port Declarations
   input   wire           clk, 
   input   wire           miso, 
   input   wire           reset, 
   input   wire    [7:0]  txdat, 
   output  wire           mosi, 
   output  wire    [7:0]  rxdat, 
   output  wire           sck
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire   ss;


// Instances 
spi_master #(40000000,10000000) spi_master0( 
   .clk        (clk), 
   .reset      (reset), 
   .sck        (sck), 
   .miso       (miso), 
   .mosi       (mosi), 
   .txdat      (txdat), 
   .rxdat      (rxdat), 
   .transceive (), 
   .busy       (ss)
); 


endmodule // monitor_pp3

