Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 18:22:25 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.373       -4.035                     31                 1104        0.066        0.000                      0                 1104        4.500        0.000                       0                   441  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.373       -4.035                     31                 1100        0.066        0.000                      0                 1100        4.500        0.000                       0                   441  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.889        0.000                      0                    4        0.852        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           31  Failing Endpoints,  Worst Slack       -0.373ns,  Total Violation       -4.035ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.251ns  (logic 2.642ns (25.772%)  route 7.609ns (74.228%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y45         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=188, routed)         1.081     6.687    sm/D_states_q_reg[1]_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.811 r  sm/D_accel_timer_q[3]_i_6/O
                         net (fo=8, routed)           1.039     7.850    sm/D_accel_timer_q[3]_i_6_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  sm/out_sig0_carry_i_49/O
                         net (fo=2, routed)           0.794     8.768    sm/out_sig0_carry_i_49_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.892 r  sm/out_sig0_carry_i_35/O
                         net (fo=28, routed)          1.173    10.065    sm/out_sig0_carry_i_35_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.189 f  sm/D_states_q[7]_i_90/O
                         net (fo=1, routed)           0.797    10.985    sm/D_states_q[7]_i_90_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.109 r  sm/D_states_q[7]_i_79/O
                         net (fo=5, routed)           0.866    11.975    sm/D_registers_q_reg[7][3]
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.099 r  sm/D_states_q[3]_i_35/O
                         net (fo=1, routed)           0.000    12.099    L_reg/S[0]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.649 r  L_reg/D_states_q_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.649    L_reg/D_states_q_reg[3]_i_31_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.920 r  L_reg/D_states_q_reg[3]_i_28/CO[0]
                         net (fo=2, routed)           0.448    13.368    sm/CO[0]
    SLICE_X34Y41         LUT6 (Prop_lut6_I4_O)        0.373    13.741 r  sm/D_states_q[2]_i_27/O
                         net (fo=1, routed)           0.446    14.187    sm/D_states_q[2]_i_27_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I2_O)        0.124    14.311 r  sm/D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.629    14.940    sm/D_states_q[2]_i_7_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.124    15.064 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.336    15.401    sm/D_states_d__0[2]
    SLICE_X37Y44         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.445    14.850    sm/clk_IBUF_BUFG
    SLICE_X37Y44         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X37Y44         FDSE (Setup_fdse_C_D)       -0.061    15.028    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -15.401    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.193ns  (logic 2.642ns (25.921%)  route 7.551ns (74.079%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y45         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=188, routed)         1.081     6.687    sm/D_states_q_reg[1]_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.811 r  sm/D_accel_timer_q[3]_i_6/O
                         net (fo=8, routed)           1.039     7.850    sm/D_accel_timer_q[3]_i_6_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  sm/out_sig0_carry_i_49/O
                         net (fo=2, routed)           0.794     8.768    sm/out_sig0_carry_i_49_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.892 r  sm/out_sig0_carry_i_35/O
                         net (fo=28, routed)          1.173    10.065    sm/out_sig0_carry_i_35_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.189 f  sm/D_states_q[7]_i_90/O
                         net (fo=1, routed)           0.797    10.985    sm/D_states_q[7]_i_90_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.109 r  sm/D_states_q[7]_i_79/O
                         net (fo=5, routed)           0.866    11.975    sm/D_registers_q_reg[7][3]
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.124    12.099 r  sm/D_states_q[3]_i_35/O
                         net (fo=1, routed)           0.000    12.099    L_reg/S[0]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.649 r  L_reg/D_states_q_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.649    L_reg/D_states_q_reg[3]_i_31_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.920 r  L_reg/D_states_q_reg[3]_i_28/CO[0]
                         net (fo=2, routed)           0.319    13.239    sm/CO[0]
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.373    13.612 r  sm/D_states_q[3]_i_14/O
                         net (fo=1, routed)           0.161    13.773    sm/D_states_q[3]_i_14_n_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I0_O)        0.124    13.897 r  sm/D_states_q[3]_i_3/O
                         net (fo=1, routed)           0.679    14.576    sm/D_states_q[3]_i_3_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124    14.700 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.642    15.342    sm/D_states_d__0[3]
    SLICE_X39Y45         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.445    14.850    sm/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)       -0.067    15.022    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -15.342    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.294ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 2.470ns (25.460%)  route 7.232ns (74.540%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y44         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[7]/Q
                         net (fo=145, routed)         1.079     6.684    sm/D_states_q_reg[7]_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.808 r  sm/D_registers_d_reg[7]_i_62/O
                         net (fo=3, routed)           0.626     7.434    sm/D_registers_d_reg[7]_i_62_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.558 r  sm/out_sig0_carry_i_55/O
                         net (fo=2, routed)           0.596     8.154    sm/out_sig0_carry_i_55_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.278 r  sm/out_sig0_carry_i_34/O
                         net (fo=29, routed)          0.968     9.246    sm/out_sig0_carry_i_34_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.370 r  sm/out_sig0_carry_i_25/O
                         net (fo=26, routed)          0.903    10.273    L_reg/M_sm_ra1[0]
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.397 f  L_reg/out_sig0_carry_i_11/O
                         net (fo=8, routed)           0.741    11.138    L_reg/out_sig0_carry_i_11_n_0
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.124    11.262 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.339    11.601    alum/ram_reg_i_90[2]
    SLICE_X43Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.986 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.986    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.320 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.521    12.841    alum/data1[5]
    SLICE_X42Y43         LUT3 (Prop_lut3_I2_O)        0.303    13.144 r  alum/ram_reg_i_77/O
                         net (fo=1, routed)           0.308    13.452    sm/ram_reg_6
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.576 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           0.612    14.188    sm/D_states_q_reg[0]_rep_4
    SLICE_X46Y44         LUT5 (Prop_lut5_I4_O)        0.124    14.312 r  sm/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.539    14.851    brams/bram2/ram_reg_0[5]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.557    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                 -0.294    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.652ns  (logic 2.354ns (24.389%)  route 7.298ns (75.611%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y44         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[7]/Q
                         net (fo=145, routed)         1.079     6.684    sm/D_states_q_reg[7]_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.808 r  sm/D_registers_d_reg[7]_i_62/O
                         net (fo=3, routed)           0.626     7.434    sm/D_registers_d_reg[7]_i_62_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.558 r  sm/out_sig0_carry_i_55/O
                         net (fo=2, routed)           0.596     8.154    sm/out_sig0_carry_i_55_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.278 r  sm/out_sig0_carry_i_34/O
                         net (fo=29, routed)          0.968     9.246    sm/out_sig0_carry_i_34_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.370 r  sm/out_sig0_carry_i_25/O
                         net (fo=26, routed)          0.903    10.273    L_reg/M_sm_ra1[0]
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.397 f  L_reg/out_sig0_carry_i_11/O
                         net (fo=8, routed)           0.741    11.138    L_reg/out_sig0_carry_i_11_n_0
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.124    11.262 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.339    11.601    alum/ram_reg_i_90[2]
    SLICE_X43Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.986 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.986    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.208 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.718    12.926    alum/data1[4]
    SLICE_X44Y45         LUT4 (Prop_lut4_I0_O)        0.299    13.225 r  alum/ram_reg_i_78/O
                         net (fo=1, routed)           0.284    13.509    sm/D_registers_q_reg[7][4]_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.633 r  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.609    14.242    sm/ram_reg_i_33_n_0
    SLICE_X49Y42         LUT5 (Prop_lut5_I4_O)        0.124    14.366 r  sm/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.435    14.801    brams/bram2/ram_reg_0[4]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.557    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.801    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.619ns  (logic 2.452ns (25.492%)  route 7.167ns (74.508%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y44         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[7]/Q
                         net (fo=145, routed)         1.079     6.684    sm/D_states_q_reg[7]_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.808 r  sm/D_registers_d_reg[7]_i_62/O
                         net (fo=3, routed)           0.626     7.434    sm/D_registers_d_reg[7]_i_62_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.558 r  sm/out_sig0_carry_i_55/O
                         net (fo=2, routed)           0.596     8.154    sm/out_sig0_carry_i_55_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.278 r  sm/out_sig0_carry_i_34/O
                         net (fo=29, routed)          0.968     9.246    sm/out_sig0_carry_i_34_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.370 r  sm/out_sig0_carry_i_25/O
                         net (fo=26, routed)          0.903    10.273    L_reg/M_sm_ra1[0]
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.397 f  L_reg/out_sig0_carry_i_11/O
                         net (fo=8, routed)           0.607    11.004    L_reg/out_sig0_carry_i_11_n_0
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.124    11.128 r  L_reg/out_sig0_carry_i_1/O
                         net (fo=4, routed)           0.365    11.493    alum/M_alum_a[1]
    SLICE_X41Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.878 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.878    alum/out_sig0_carry_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.191 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.583    12.774    alum/data0[7]
    SLICE_X40Y42         LUT3 (Prop_lut3_I0_O)        0.306    13.080 r  alum/ram_reg_i_73/O
                         net (fo=1, routed)           0.440    13.520    sm/ram_reg_8
    SLICE_X45Y44         LUT6 (Prop_lut6_I4_O)        0.124    13.644 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.325    13.969    display/ram_reg_11
    SLICE_X44Y45         LUT5 (Prop_lut5_I3_O)        0.124    14.093 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.675    14.768    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.768    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.614ns  (logic 2.354ns (24.485%)  route 7.260ns (75.515%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y44         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[7]/Q
                         net (fo=145, routed)         1.079     6.684    sm/D_states_q_reg[7]_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.808 r  sm/D_registers_d_reg[7]_i_62/O
                         net (fo=3, routed)           0.626     7.434    sm/D_registers_d_reg[7]_i_62_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.558 r  sm/out_sig0_carry_i_55/O
                         net (fo=2, routed)           0.596     8.154    sm/out_sig0_carry_i_55_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.278 r  sm/out_sig0_carry_i_34/O
                         net (fo=29, routed)          0.968     9.246    sm/out_sig0_carry_i_34_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.370 r  sm/out_sig0_carry_i_25/O
                         net (fo=26, routed)          0.903    10.273    L_reg/M_sm_ra1[0]
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.397 f  L_reg/out_sig0_carry_i_11/O
                         net (fo=8, routed)           0.741    11.138    L_reg/out_sig0_carry_i_11_n_0
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.124    11.262 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.339    11.601    alum/ram_reg_i_90[2]
    SLICE_X43Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.986 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.986    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.208 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.718    12.926    alum/data1[4]
    SLICE_X44Y45         LUT4 (Prop_lut4_I0_O)        0.299    13.225 r  alum/ram_reg_i_78/O
                         net (fo=1, routed)           0.284    13.509    sm/D_registers_q_reg[7][4]_0
    SLICE_X47Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.633 r  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.417    14.050    sm/ram_reg_i_33_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I2_O)        0.124    14.174 r  sm/ram_reg_i_9/O
                         net (fo=1, routed)           0.589    14.763    brams/bram1/ADDRARDADDR[4]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.763    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.203ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 2.488ns (25.890%)  route 7.122ns (74.110%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y44         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[7]/Q
                         net (fo=145, routed)         1.079     6.684    sm/D_states_q_reg[7]_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.124     6.808 r  sm/D_registers_d_reg[7]_i_62/O
                         net (fo=3, routed)           0.626     7.434    sm/D_registers_d_reg[7]_i_62_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.558 r  sm/out_sig0_carry_i_55/O
                         net (fo=2, routed)           0.596     8.154    sm/out_sig0_carry_i_55_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.278 r  sm/out_sig0_carry_i_34/O
                         net (fo=29, routed)          0.968     9.246    sm/out_sig0_carry_i_34_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.124     9.370 r  sm/out_sig0_carry_i_25/O
                         net (fo=26, routed)          0.903    10.273    L_reg/M_sm_ra1[0]
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    10.397 f  L_reg/out_sig0_carry_i_11/O
                         net (fo=8, routed)           0.741    11.138    L_reg/out_sig0_carry_i_11_n_0
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.124    11.262 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.339    11.601    alum/ram_reg_i_90[2]
    SLICE_X43Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.986 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.986    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.100 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.100    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.339 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.442    12.782    alum/data1[10]
    SLICE_X44Y44         LUT3 (Prop_lut3_I2_O)        0.302    13.084 r  alum/ram_reg_i_66/O
                         net (fo=1, routed)           0.312    13.395    sm/ram_reg_12
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.519 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           0.540    14.059    sm/D_states_q_reg[0]_rep_6
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.124    14.183 r  sm/ram_reg_i_3/O
                         net (fo=1, routed)           0.576    14.759    brams/bram2/ram_reg_0[10]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.557    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.759    
  -------------------------------------------------------------------
                         slack                                 -0.203    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.608ns  (logic 2.825ns (29.402%)  route 6.783ns (70.598%))
  Logic Levels:           12  (CARRY4=2 LUT2=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y45         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=154, routed)         1.301     6.907    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X38Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.031 f  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=10, routed)          0.951     7.982    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.106 r  sm/out_sig0_carry__2_i_11/O
                         net (fo=1, routed)           0.291     8.397    sm/out_sig0_carry__2_i_11_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  sm/out_sig0_carry__2_i_6/O
                         net (fo=1, routed)           0.441     8.962    sm/out_sig0_carry__2_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.086 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=7, routed)           0.631     9.717    sm/M_sm_bsel[2]
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.841 f  sm/out_sig0_carry_i_18/O
                         net (fo=19, routed)          0.674    10.515    L_reg/out_sig0_carry__1
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.149    10.664 r  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=3, routed)           0.596    11.261    L_reg/M_alum_b[0]
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.332    11.593 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.593    alum/ram_reg_i_78_1[3]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.994 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.994    alum/out_sig0_carry__0_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.307 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.597    12.903    alum/data0[11]
    SLICE_X44Y44         LUT3 (Prop_lut3_I0_O)        0.306    13.209 r  alum/ram_reg_i_63/O
                         net (fo=1, routed)           0.294    13.503    sm/ram_reg_15
    SLICE_X45Y44         LUT6 (Prop_lut6_I4_O)        0.124    13.627 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.324    13.952    display/ram_reg_5
    SLICE_X46Y44         LUT5 (Prop_lut5_I3_O)        0.124    14.076 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.682    14.758    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.758    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.192ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.098ns  (logic 1.572ns (15.567%)  route 8.526ns (84.433%))
  Logic Levels:           9  (LUT4=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y45         FDSE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=188, routed)         1.081     6.687    sm/D_states_q_reg[1]_0
    SLICE_X37Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.811 r  sm/D_accel_timer_q[3]_i_6/O
                         net (fo=8, routed)           1.039     7.850    sm/D_accel_timer_q[3]_i_6_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.974 r  sm/out_sig0_carry_i_49/O
                         net (fo=2, routed)           0.794     8.768    sm/out_sig0_carry_i_49_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.892 r  sm/out_sig0_carry_i_35/O
                         net (fo=28, routed)          0.864     9.755    sm/out_sig0_carry_i_35_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.879 r  sm/out_sig0_carry_i_13/O
                         net (fo=1, routed)           0.809    10.688    sm/out_sig0_carry_i_13_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.812 r  sm/out_sig0_carry_i_2/O
                         net (fo=12, routed)          0.705    11.517    L_reg/M_alum_a[0]
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.124    11.641 r  L_reg/D_states_q[1]_i_34/O
                         net (fo=6, routed)           0.852    12.493    sm/D_states_q_reg[1]_6
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.617 r  sm/D_states_q[1]_i_25/O
                         net (fo=1, routed)           0.930    13.547    sm/D_states_q[1]_i_25_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I2_O)        0.124    13.671 r  sm/D_states_q[1]_i_5/O
                         net (fo=1, routed)           0.825    14.496    sm/D_states_q[1]_i_5_n_0
    SLICE_X36Y47         LUT6 (Prop_lut6_I3_O)        0.124    14.620 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.628    15.248    sm/D_states_d__0[1]
    SLICE_X37Y45         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.445    14.850    sm/clk_IBUF_BUFG
    SLICE_X37Y45         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X37Y45         FDSE (Setup_fdse_C_D)       -0.058    15.056    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -15.248    
  -------------------------------------------------------------------
                         slack                                 -0.192    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.593ns  (logic 2.825ns (29.449%)  route 6.768ns (70.551%))
  Logic Levels:           12  (CARRY4=2 LUT2=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y45         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDSE (Prop_fdse_C_Q)         0.456     5.605 f  sm/D_states_q_reg[0]_rep/Q
                         net (fo=154, routed)         1.301     6.907    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X38Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.031 f  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=10, routed)          0.951     7.982    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.106 r  sm/out_sig0_carry__2_i_11/O
                         net (fo=1, routed)           0.291     8.397    sm/out_sig0_carry__2_i_11_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.521 r  sm/out_sig0_carry__2_i_6/O
                         net (fo=1, routed)           0.441     8.962    sm/out_sig0_carry__2_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.086 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=7, routed)           0.631     9.717    sm/M_sm_bsel[2]
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     9.841 f  sm/out_sig0_carry_i_18/O
                         net (fo=19, routed)          0.674    10.515    L_reg/out_sig0_carry__1
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.149    10.664 r  L_reg/out_sig0_carry__0_i_15/O
                         net (fo=3, routed)           0.596    11.261    L_reg/M_alum_b[0]
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.332    11.593 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.593    alum/ram_reg_i_78_1[3]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.994 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.994    alum/out_sig0_carry__0_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.307 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.597    12.903    alum/data0[11]
    SLICE_X44Y44         LUT3 (Prop_lut3_I0_O)        0.306    13.209 r  alum/ram_reg_i_63/O
                         net (fo=1, routed)           0.294    13.503    sm/ram_reg_15
    SLICE_X45Y44         LUT6 (Prop_lut6_I4_O)        0.124    13.627 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.451    14.078    sm/D_states_q_reg[0]_rep_7
    SLICE_X47Y42         LUT5 (Prop_lut5_I4_O)        0.124    14.202 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.540    14.742    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.494    14.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.557    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.742    
  -------------------------------------------------------------------
                         slack                                 -0.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_bram_addr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (43.051%)  route 0.196ns (56.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  display/D_pixel_idx_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.148     1.654 r  display/D_pixel_idx_q_reg[3]/Q
                         net (fo=5, routed)           0.196     1.850    display/p_0_in__0[3]
    SLICE_X42Y49         FDRE                                         r  display/D_bram_addr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.834     2.024    display/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  display/D_bram_addr_q_reg[3]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.006     1.784    display/D_bram_addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.567     1.511    forLoop_idx_0_1581212905[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.957    forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.010 r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.010    forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5_n_7
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    forLoop_idx_0_1581212905[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  cond_butt_next_play/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.830    cond_butt_next_play/D_ctr_q_reg[14]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  cond_butt_next_play/D_ctr_q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.987    cond_butt_next_play/D_ctr_q_reg[12]_i_1__1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.040 r  cond_butt_next_play/D_ctr_q_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.040    cond_butt_next_play/D_ctr_q_reg[16]_i_1__1_n_7
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.864     2.054    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    cond_butt_next_play/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.567     1.511    forLoop_idx_0_1581212905[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.771    forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[7]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.932    forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.986 r  forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.986    forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4_n_7
    SLICE_X49Y50         FDRE                                         r  forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.834     2.024    forLoop_idx_0_1581212905[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1581212905[0].cond_butt_dirs/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1581212905[0].cond_butt_dirs/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.595     1.539    forLoop_idx_0_1581212905[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  forLoop_idx_0_1581212905[0].cond_butt_dirs/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_1581212905[0].cond_butt_dirs/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.800    forLoop_idx_0_1581212905[0].cond_butt_dirs/D_ctr_q_reg[15]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  forLoop_idx_0_1581212905[0].cond_butt_dirs/D_ctr_q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.961    forLoop_idx_0_1581212905[0].cond_butt_dirs/D_ctr_q_reg[12]_i_1__2_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  forLoop_idx_0_1581212905[0].cond_butt_dirs/D_ctr_q_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.015    forLoop_idx_0_1581212905[0].cond_butt_dirs/D_ctr_q_reg[16]_i_1__2_n_7
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_1581212905[0].cond_butt_dirs/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.863     2.052    forLoop_idx_0_1581212905[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_1581212905[0].cond_butt_dirs/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_1581212905[0].cond_butt_dirs/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.567     1.511    forLoop_idx_0_1581212905[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.957    forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.023 r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     2.023    forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5_n_5
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    forLoop_idx_0_1581212905[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sm/D_decrease_timer_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_game_tick_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.648%)  route 0.283ns (60.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  sm/D_decrease_timer_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sm/D_decrease_timer_q_reg/Q
                         net (fo=4, routed)           0.283     1.930    sm/D_decrease_timer_q
    SLICE_X36Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.975 r  sm/D_game_tick_q_i_1/O
                         net (fo=1, routed)           0.000     1.975    sm/D_game_tick_q_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  sm/D_game_tick_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.833     2.023    sm/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  sm/D_game_tick_q_reg/C
                         clock pessimism             -0.251     1.772    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.091     1.863    sm/D_game_tick_q_reg
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.567     1.511    forLoop_idx_0_1581212905[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.771    forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[7]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.932    forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.997 r  forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.997    forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__4_n_5
    SLICE_X49Y50         FDRE                                         r  forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.834     2.024    forLoop_idx_0_1581212905[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    forLoop_idx_0_1581212905[2].cond_butt_dirs/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.567     1.511    forLoop_idx_0_1581212905[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.957    forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.046 r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     2.046    forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5_n_6
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    forLoop_idx_0_1581212905[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.567     1.511    forLoop_idx_0_1581212905[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.801    forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.957    forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.048 r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     2.048    forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5_n_4
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    forLoop_idx_0_1581212905[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    forLoop_idx_0_1581212905[3].cond_butt_dirs/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y17   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y38   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y40   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y38   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y38   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y38   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y38   D_gamecounter_q_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.852ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.580ns (16.087%)  route 3.025ns (83.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y45         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=154, routed)         2.493     8.099    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.223 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532     8.755    fifo_reset_cond/AS[0]
    SLICE_X32Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.446    14.851    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X32Y49         FDPE (Recov_fdpe_C_PRE)     -0.359    14.644    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.580ns (16.087%)  route 3.025ns (83.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y45         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=154, routed)         2.493     8.099    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.223 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532     8.755    fifo_reset_cond/AS[0]
    SLICE_X32Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.446    14.851    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X32Y49         FDPE (Recov_fdpe_C_PRE)     -0.359    14.644    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.580ns (16.087%)  route 3.025ns (83.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y45         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=154, routed)         2.493     8.099    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.223 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532     8.755    fifo_reset_cond/AS[0]
    SLICE_X32Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.446    14.851    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X32Y49         FDPE (Recov_fdpe_C_PRE)     -0.359    14.644    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.580ns (16.087%)  route 3.025ns (83.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y45         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=154, routed)         2.493     8.099    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.223 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532     8.755    fifo_reset_cond/AS[0]
    SLICE_X32Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.446    14.851    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X32Y49         FDPE (Recov_fdpe_C_PRE)     -0.359    14.644    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  5.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.209ns (20.451%)  route 0.813ns (79.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_ddr_q_reg/Q
                         net (fo=75, routed)          0.636     2.307    sm/M_brams_ro
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.352 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.177     2.529    fifo_reset_cond/AS[0]
    SLICE_X32Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X32Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.209ns (20.451%)  route 0.813ns (79.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_ddr_q_reg/Q
                         net (fo=75, routed)          0.636     2.307    sm/M_brams_ro
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.352 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.177     2.529    fifo_reset_cond/AS[0]
    SLICE_X32Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X32Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.209ns (20.451%)  route 0.813ns (79.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_ddr_q_reg/Q
                         net (fo=75, routed)          0.636     2.307    sm/M_brams_ro
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.352 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.177     2.529    fifo_reset_cond/AS[0]
    SLICE_X32Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X32Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.209ns (20.451%)  route 0.813ns (79.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_ddr_q_reg/Q
                         net (fo=75, routed)          0.636     2.307    sm/M_brams_ro
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.352 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.177     2.529    fifo_reset_cond/AS[0]
    SLICE_X32Y49         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y49         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X32Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.852    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.528ns  (logic 10.425ns (30.192%)  route 24.104ns (69.808%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=2 LUT4=5 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  L_reg/D_registers_q_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  L_reg/D_registers_q_reg[4][5]/Q
                         net (fo=19, routed)          2.008     7.673    L_reg/D_registers_q_reg[4][9]_0[5]
    SLICE_X41Y33         LUT5 (Prop_lut5_I4_O)        0.150     7.823 r  L_reg/L_4d65a473_remainder0__0_carry_i_19__1/O
                         net (fo=2, routed)           0.448     8.271    L_reg/L_4d65a473_remainder0__0_carry_i_19__1_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I3_O)        0.326     8.597 f  L_reg/L_4d65a473_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           1.218     9.815    L_reg/L_4d65a473_remainder0__0_carry_i_12__1_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     9.939 f  L_reg/L_4d65a473_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.532    10.471    L_reg/L_4d65a473_remainder0__0_carry_i_13__1_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.148    10.619 r  L_reg/L_4d65a473_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.583    11.201    L_reg/L_4d65a473_remainder0__0_carry_i_8__1_n_0
    SLICE_X40Y32         LUT4 (Prop_lut4_I2_O)        0.328    11.530 r  L_reg/L_4d65a473_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.530    timerseg_driver/decimal_renderer/i__carry_i_28__1_0[2]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.927 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.927    timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.042 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.042    timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__0_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.281 f  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.966    13.247    L_reg/L_4d65a473_remainder0_3[10]
    SLICE_X42Y34         LUT5 (Prop_lut5_I4_O)        0.302    13.549 f  L_reg/i__carry_i_19__3/O
                         net (fo=10, routed)          1.020    14.568    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I3_O)        0.124    14.692 r  L_reg/i__carry_i_20__3/O
                         net (fo=7, routed)           0.895    15.587    L_reg/i__carry_i_20__3_n_0
    SLICE_X46Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.711 r  L_reg/i__carry__0_i_16__4/O
                         net (fo=3, routed)           0.413    16.124    L_reg/i__carry__0_i_16__4_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I0_O)        0.124    16.248 f  L_reg/i__carry_i_25__2/O
                         net (fo=4, routed)           0.952    17.200    L_reg/i__carry_i_25__2_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.124    17.324 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           1.097    18.421    L_reg/i__carry_i_11__4_n_0
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124    18.545 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.527    19.072    timerseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X42Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.592 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.592    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.907 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=9, routed)           1.134    21.042    timerseg_driver/decimal_renderer/O[3]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.335    21.377 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.955    22.332    L_reg/timerseg_OBUF[10]_inst_i_3
    SLICE_X41Y28         LUT6 (Prop_lut6_I1_O)        0.326    22.658 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=1, routed)           0.778    23.436    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124    23.560 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=6, routed)           1.012    24.572    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.124    24.696 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.843    25.539    L_reg/i__carry_i_13__3_n_0
    SLICE_X42Y28         LUT2 (Prop_lut2_I1_O)        0.124    25.663 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.330    25.994    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X40Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.520 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.520    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.742 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.801    27.542    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.299    27.841 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.445    28.286    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I4_O)        0.124    28.410 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.977    29.387    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I0_O)        0.124    29.511 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.109    30.621    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X39Y32         LUT6 (Prop_lut6_I0_O)        0.124    30.745 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.826    31.571    L_reg/timerseg[1]
    SLICE_X40Y36         LUT4 (Prop_lut4_I3_O)        0.119    31.690 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.234    35.924    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.752    39.676 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.676    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.392ns  (logic 10.482ns (30.478%)  route 23.910ns (69.522%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=2 LUT4=5 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  L_reg/D_registers_q_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  L_reg/D_registers_q_reg[4][5]/Q
                         net (fo=19, routed)          2.008     7.673    L_reg/D_registers_q_reg[4][9]_0[5]
    SLICE_X41Y33         LUT5 (Prop_lut5_I4_O)        0.150     7.823 r  L_reg/L_4d65a473_remainder0__0_carry_i_19__1/O
                         net (fo=2, routed)           0.448     8.271    L_reg/L_4d65a473_remainder0__0_carry_i_19__1_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I3_O)        0.326     8.597 f  L_reg/L_4d65a473_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           1.218     9.815    L_reg/L_4d65a473_remainder0__0_carry_i_12__1_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     9.939 f  L_reg/L_4d65a473_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.532    10.471    L_reg/L_4d65a473_remainder0__0_carry_i_13__1_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.148    10.619 r  L_reg/L_4d65a473_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.583    11.201    L_reg/L_4d65a473_remainder0__0_carry_i_8__1_n_0
    SLICE_X40Y32         LUT4 (Prop_lut4_I2_O)        0.328    11.530 r  L_reg/L_4d65a473_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.530    timerseg_driver/decimal_renderer/i__carry_i_28__1_0[2]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.927 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.927    timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.042 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.042    timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__0_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.281 f  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.966    13.247    L_reg/L_4d65a473_remainder0_3[10]
    SLICE_X42Y34         LUT5 (Prop_lut5_I4_O)        0.302    13.549 f  L_reg/i__carry_i_19__3/O
                         net (fo=10, routed)          1.020    14.568    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I3_O)        0.124    14.692 r  L_reg/i__carry_i_20__3/O
                         net (fo=7, routed)           0.895    15.587    L_reg/i__carry_i_20__3_n_0
    SLICE_X46Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.711 r  L_reg/i__carry__0_i_16__4/O
                         net (fo=3, routed)           0.413    16.124    L_reg/i__carry__0_i_16__4_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I0_O)        0.124    16.248 f  L_reg/i__carry_i_25__2/O
                         net (fo=4, routed)           0.952    17.200    L_reg/i__carry_i_25__2_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.124    17.324 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           1.097    18.421    L_reg/i__carry_i_11__4_n_0
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124    18.545 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.527    19.072    timerseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X42Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.592 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.592    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.907 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=9, routed)           1.134    21.042    timerseg_driver/decimal_renderer/O[3]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.335    21.377 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.955    22.332    L_reg/timerseg_OBUF[10]_inst_i_3
    SLICE_X41Y28         LUT6 (Prop_lut6_I1_O)        0.326    22.658 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=1, routed)           0.778    23.436    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124    23.560 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=6, routed)           1.012    24.572    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.124    24.696 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.843    25.539    L_reg/i__carry_i_13__3_n_0
    SLICE_X42Y28         LUT2 (Prop_lut2_I1_O)        0.124    25.663 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.330    25.994    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X40Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.520 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.520    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.742 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.801    27.542    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.299    27.841 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.445    28.286    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I4_O)        0.124    28.410 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.977    29.387    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I0_O)        0.124    29.511 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.109    30.621    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X39Y32         LUT6 (Prop_lut6_I0_O)        0.124    30.745 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.202    31.947    L_reg/timerseg[1]
    SLICE_X40Y36         LUT4 (Prop_lut4_I1_O)        0.152    32.099 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.665    35.764    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.776    39.539 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.539    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.323ns  (logic 10.587ns (30.847%)  route 23.735ns (69.153%))
  Logic Levels:           28  (CARRY4=6 LUT2=1 LUT3=2 LUT4=10 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  L_reg/D_registers_q_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[1][8]/Q
                         net (fo=17, routed)          2.170     7.774    L_reg/D_registers_q_reg[1][9]_0[6]
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.898 f  L_reg/L_4d65a473_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           1.065     8.963    L_reg/L_4d65a473_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     9.087 r  L_reg/L_4d65a473_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           1.018    10.105    L_reg/L_4d65a473_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.229 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.823    11.052    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I2_O)        0.152    11.204 r  L_reg/L_4d65a473_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.837    12.041    L_reg/L_4d65a473_remainder0__0_carry_i_9__0_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I1_O)        0.348    12.389 r  L_reg/L_4d65a473_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    12.389    bseg_driver/decimal_renderer/i__carry__0_i_16__2_0[2]
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.787 r  bseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.787    bseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.100 f  bseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.227    14.328    L_reg/L_4d65a473_remainder0_1[7]
    SLICE_X49Y35         LUT5 (Prop_lut5_I1_O)        0.306    14.634 f  L_reg/i__carry__0_i_31/O
                         net (fo=9, routed)           0.965    15.599    L_reg/i__carry__0_i_31_n_0
    SLICE_X52Y35         LUT4 (Prop_lut4_I3_O)        0.124    15.723 f  L_reg/i__carry__0_i_23/O
                         net (fo=4, routed)           0.984    16.707    L_reg/i__carry__0_i_23_n_0
    SLICE_X52Y36         LUT5 (Prop_lut5_I0_O)        0.124    16.831 f  L_reg/i__carry__0_i_24/O
                         net (fo=2, routed)           0.668    17.499    L_reg/i__carry__0_i_24_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I2_O)        0.124    17.623 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=5, routed)           0.952    18.575    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X49Y34         LUT3 (Prop_lut3_I1_O)        0.150    18.725 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.850    19.575    L_reg/i__carry_i_12__3_n_0
    SLICE_X51Y33         LUT2 (Prop_lut2_I1_O)        0.326    19.901 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.330    20.231    bseg_driver/decimal_renderer/i__carry__0_i_12__2[0]
    SLICE_X50Y34         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    20.873 f  bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.224    22.098    bseg_driver/decimal_renderer/O[3]
    SLICE_X50Y32         LUT4 (Prop_lut4_I3_O)        0.329    22.427 f  bseg_driver/decimal_renderer/i__carry_i_24__1/O
                         net (fo=3, routed)           0.677    23.103    L_reg/i__carry_i_9__1_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I2_O)        0.328    23.431 r  L_reg/i__carry_i_15__1/O
                         net (fo=6, routed)           0.919    24.350    L_reg/i__carry_i_15__1_n_0
    SLICE_X50Y31         LUT4 (Prop_lut4_I0_O)        0.124    24.474 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.809    25.283    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.124    25.407 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.838    26.245    L_reg/i__carry_i_12__0_n_0
    SLICE_X53Y32         LUT4 (Prop_lut4_I0_O)        0.124    26.369 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.369    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.919 r  bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.919    bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.033 r  bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.033    bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.255 r  bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.863    28.118    bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.299    28.417 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           1.018    29.435    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I4_O)        0.124    29.559 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           1.030    30.589    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_0
    SLICE_X52Y32         LUT4 (Prop_lut4_I2_O)        0.152    30.741 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.954    31.694    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.348    32.042 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.029    33.071    L_reg/bseg[9]
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.152    33.223 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.486    35.709    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.762    39.471 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.471    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.149ns  (logic 10.563ns (30.934%)  route 23.585ns (69.066%))
  Logic Levels:           28  (CARRY4=6 LUT2=1 LUT3=2 LUT4=10 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  L_reg/D_registers_q_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[1][8]/Q
                         net (fo=17, routed)          2.170     7.774    L_reg/D_registers_q_reg[1][9]_0[6]
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.898 f  L_reg/L_4d65a473_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           1.065     8.963    L_reg/L_4d65a473_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     9.087 r  L_reg/L_4d65a473_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           1.018    10.105    L_reg/L_4d65a473_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.229 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.823    11.052    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I2_O)        0.152    11.204 r  L_reg/L_4d65a473_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.837    12.041    L_reg/L_4d65a473_remainder0__0_carry_i_9__0_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I1_O)        0.348    12.389 r  L_reg/L_4d65a473_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    12.389    bseg_driver/decimal_renderer/i__carry__0_i_16__2_0[2]
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.787 r  bseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.787    bseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.100 f  bseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.227    14.328    L_reg/L_4d65a473_remainder0_1[7]
    SLICE_X49Y35         LUT5 (Prop_lut5_I1_O)        0.306    14.634 f  L_reg/i__carry__0_i_31/O
                         net (fo=9, routed)           0.965    15.599    L_reg/i__carry__0_i_31_n_0
    SLICE_X52Y35         LUT4 (Prop_lut4_I3_O)        0.124    15.723 f  L_reg/i__carry__0_i_23/O
                         net (fo=4, routed)           0.984    16.707    L_reg/i__carry__0_i_23_n_0
    SLICE_X52Y36         LUT5 (Prop_lut5_I0_O)        0.124    16.831 f  L_reg/i__carry__0_i_24/O
                         net (fo=2, routed)           0.668    17.499    L_reg/i__carry__0_i_24_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I2_O)        0.124    17.623 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=5, routed)           0.952    18.575    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X49Y34         LUT3 (Prop_lut3_I1_O)        0.150    18.725 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.850    19.575    L_reg/i__carry_i_12__3_n_0
    SLICE_X51Y33         LUT2 (Prop_lut2_I1_O)        0.326    19.901 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.330    20.231    bseg_driver/decimal_renderer/i__carry__0_i_12__2[0]
    SLICE_X50Y34         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    20.873 f  bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.224    22.098    bseg_driver/decimal_renderer/O[3]
    SLICE_X50Y32         LUT4 (Prop_lut4_I3_O)        0.329    22.427 f  bseg_driver/decimal_renderer/i__carry_i_24__1/O
                         net (fo=3, routed)           0.677    23.103    L_reg/i__carry_i_9__1_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I2_O)        0.328    23.431 r  L_reg/i__carry_i_15__1/O
                         net (fo=6, routed)           0.919    24.350    L_reg/i__carry_i_15__1_n_0
    SLICE_X50Y31         LUT4 (Prop_lut4_I0_O)        0.124    24.474 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.809    25.283    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.124    25.407 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.838    26.245    L_reg/i__carry_i_12__0_n_0
    SLICE_X53Y32         LUT4 (Prop_lut4_I0_O)        0.124    26.369 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.369    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.919 r  bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.919    bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.033 r  bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.033    bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.255 r  bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.863    28.118    bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.299    28.417 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           1.018    29.435    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I4_O)        0.124    29.559 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           1.030    30.589    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_0
    SLICE_X52Y32         LUT4 (Prop_lut4_I2_O)        0.152    30.741 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.954    31.694    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.348    32.042 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.039    33.081    L_reg/bseg[9]
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.150    33.231 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.325    35.557    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.740    39.297 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.297    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.972ns  (logic 10.204ns (30.036%)  route 23.768ns (69.964%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=2 LUT4=5 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  L_reg/D_registers_q_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  L_reg/D_registers_q_reg[4][5]/Q
                         net (fo=19, routed)          2.008     7.673    L_reg/D_registers_q_reg[4][9]_0[5]
    SLICE_X41Y33         LUT5 (Prop_lut5_I4_O)        0.150     7.823 r  L_reg/L_4d65a473_remainder0__0_carry_i_19__1/O
                         net (fo=2, routed)           0.448     8.271    L_reg/L_4d65a473_remainder0__0_carry_i_19__1_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I3_O)        0.326     8.597 f  L_reg/L_4d65a473_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           1.218     9.815    L_reg/L_4d65a473_remainder0__0_carry_i_12__1_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     9.939 f  L_reg/L_4d65a473_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.532    10.471    L_reg/L_4d65a473_remainder0__0_carry_i_13__1_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.148    10.619 r  L_reg/L_4d65a473_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.583    11.201    L_reg/L_4d65a473_remainder0__0_carry_i_8__1_n_0
    SLICE_X40Y32         LUT4 (Prop_lut4_I2_O)        0.328    11.530 r  L_reg/L_4d65a473_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.530    timerseg_driver/decimal_renderer/i__carry_i_28__1_0[2]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.927 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.927    timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.042 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.042    timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__0_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.281 f  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.966    13.247    L_reg/L_4d65a473_remainder0_3[10]
    SLICE_X42Y34         LUT5 (Prop_lut5_I4_O)        0.302    13.549 f  L_reg/i__carry_i_19__3/O
                         net (fo=10, routed)          1.020    14.568    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I3_O)        0.124    14.692 r  L_reg/i__carry_i_20__3/O
                         net (fo=7, routed)           0.895    15.587    L_reg/i__carry_i_20__3_n_0
    SLICE_X46Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.711 r  L_reg/i__carry__0_i_16__4/O
                         net (fo=3, routed)           0.413    16.124    L_reg/i__carry__0_i_16__4_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I0_O)        0.124    16.248 f  L_reg/i__carry_i_25__2/O
                         net (fo=4, routed)           0.952    17.200    L_reg/i__carry_i_25__2_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.124    17.324 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           1.097    18.421    L_reg/i__carry_i_11__4_n_0
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124    18.545 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.527    19.072    timerseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X42Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.592 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.592    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.907 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=9, routed)           1.134    21.042    timerseg_driver/decimal_renderer/O[3]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.335    21.377 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.955    22.332    L_reg/timerseg_OBUF[10]_inst_i_3
    SLICE_X41Y28         LUT6 (Prop_lut6_I1_O)        0.326    22.658 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=1, routed)           0.778    23.436    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124    23.560 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=6, routed)           1.012    24.572    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.124    24.696 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.843    25.539    L_reg/i__carry_i_13__3_n_0
    SLICE_X42Y28         LUT2 (Prop_lut2_I1_O)        0.124    25.663 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.330    25.994    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X40Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.520 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.520    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.742 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.801    27.542    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.299    27.841 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.445    28.286    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I4_O)        0.124    28.410 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.977    29.387    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I0_O)        0.124    29.511 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.109    30.621    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X39Y32         LUT6 (Prop_lut6_I0_O)        0.124    30.745 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.826    31.571    L_reg/timerseg[1]
    SLICE_X40Y36         LUT4 (Prop_lut4_I3_O)        0.124    31.695 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.899    35.594    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    39.119 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.119    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.936ns  (logic 10.329ns (30.437%)  route 23.607ns (69.563%))
  Logic Levels:           28  (CARRY4=6 LUT2=1 LUT3=2 LUT4=10 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  L_reg/D_registers_q_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[1][8]/Q
                         net (fo=17, routed)          2.170     7.774    L_reg/D_registers_q_reg[1][9]_0[6]
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.898 f  L_reg/L_4d65a473_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           1.065     8.963    L_reg/L_4d65a473_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     9.087 r  L_reg/L_4d65a473_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           1.018    10.105    L_reg/L_4d65a473_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.229 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.823    11.052    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I2_O)        0.152    11.204 r  L_reg/L_4d65a473_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.837    12.041    L_reg/L_4d65a473_remainder0__0_carry_i_9__0_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I1_O)        0.348    12.389 r  L_reg/L_4d65a473_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    12.389    bseg_driver/decimal_renderer/i__carry__0_i_16__2_0[2]
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.787 r  bseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.787    bseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.100 f  bseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.227    14.328    L_reg/L_4d65a473_remainder0_1[7]
    SLICE_X49Y35         LUT5 (Prop_lut5_I1_O)        0.306    14.634 f  L_reg/i__carry__0_i_31/O
                         net (fo=9, routed)           0.965    15.599    L_reg/i__carry__0_i_31_n_0
    SLICE_X52Y35         LUT4 (Prop_lut4_I3_O)        0.124    15.723 f  L_reg/i__carry__0_i_23/O
                         net (fo=4, routed)           0.984    16.707    L_reg/i__carry__0_i_23_n_0
    SLICE_X52Y36         LUT5 (Prop_lut5_I0_O)        0.124    16.831 f  L_reg/i__carry__0_i_24/O
                         net (fo=2, routed)           0.668    17.499    L_reg/i__carry__0_i_24_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I2_O)        0.124    17.623 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=5, routed)           0.952    18.575    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X49Y34         LUT3 (Prop_lut3_I1_O)        0.150    18.725 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.850    19.575    L_reg/i__carry_i_12__3_n_0
    SLICE_X51Y33         LUT2 (Prop_lut2_I1_O)        0.326    19.901 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.330    20.231    bseg_driver/decimal_renderer/i__carry__0_i_12__2[0]
    SLICE_X50Y34         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    20.873 f  bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.224    22.098    bseg_driver/decimal_renderer/O[3]
    SLICE_X50Y32         LUT4 (Prop_lut4_I3_O)        0.329    22.427 f  bseg_driver/decimal_renderer/i__carry_i_24__1/O
                         net (fo=3, routed)           0.677    23.103    L_reg/i__carry_i_9__1_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I2_O)        0.328    23.431 r  L_reg/i__carry_i_15__1/O
                         net (fo=6, routed)           0.919    24.350    L_reg/i__carry_i_15__1_n_0
    SLICE_X50Y31         LUT4 (Prop_lut4_I0_O)        0.124    24.474 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.809    25.283    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.124    25.407 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.838    26.245    L_reg/i__carry_i_12__0_n_0
    SLICE_X53Y32         LUT4 (Prop_lut4_I0_O)        0.124    26.369 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.369    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.919 r  bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.919    bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.033 r  bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.033    bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.255 r  bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.863    28.118    bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.299    28.417 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           1.018    29.435    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I4_O)        0.124    29.559 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           1.030    30.589    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_0
    SLICE_X52Y32         LUT4 (Prop_lut4_I2_O)        0.152    30.741 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.954    31.694    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.348    32.042 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.039    33.081    L_reg/bseg[9]
    SLICE_X56Y31         LUT4 (Prop_lut4_I1_O)        0.124    33.205 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.347    35.553    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    39.085 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.085    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.847ns  (logic 10.567ns (31.219%)  route 23.280ns (68.781%))
  Logic Levels:           28  (CARRY4=6 LUT2=1 LUT3=2 LUT4=10 LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  L_reg/D_registers_q_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[1][8]/Q
                         net (fo=17, routed)          2.170     7.774    L_reg/D_registers_q_reg[1][9]_0[6]
    SLICE_X48Y35         LUT3 (Prop_lut3_I2_O)        0.124     7.898 f  L_reg/L_4d65a473_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           1.065     8.963    L_reg/L_4d65a473_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124     9.087 r  L_reg/L_4d65a473_remainder0__0_carry__1_i_7__0/O
                         net (fo=6, routed)           1.018    10.105    L_reg/L_4d65a473_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.229 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.823    11.052    L_reg/D_registers_q_reg[1][6]_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I2_O)        0.152    11.204 r  L_reg/L_4d65a473_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.837    12.041    L_reg/L_4d65a473_remainder0__0_carry_i_9__0_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I1_O)        0.348    12.389 r  L_reg/L_4d65a473_remainder0__0_carry_i_5__1/O
                         net (fo=1, routed)           0.000    12.389    bseg_driver/decimal_renderer/i__carry__0_i_16__2_0[2]
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.787 r  bseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.787    bseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.100 f  bseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.227    14.328    L_reg/L_4d65a473_remainder0_1[7]
    SLICE_X49Y35         LUT5 (Prop_lut5_I1_O)        0.306    14.634 f  L_reg/i__carry__0_i_31/O
                         net (fo=9, routed)           0.965    15.599    L_reg/i__carry__0_i_31_n_0
    SLICE_X52Y35         LUT4 (Prop_lut4_I3_O)        0.124    15.723 f  L_reg/i__carry__0_i_23/O
                         net (fo=4, routed)           0.984    16.707    L_reg/i__carry__0_i_23_n_0
    SLICE_X52Y36         LUT5 (Prop_lut5_I0_O)        0.124    16.831 f  L_reg/i__carry__0_i_24/O
                         net (fo=2, routed)           0.668    17.499    L_reg/i__carry__0_i_24_n_0
    SLICE_X53Y36         LUT4 (Prop_lut4_I2_O)        0.124    17.623 r  L_reg/i__carry__0_i_11__2/O
                         net (fo=5, routed)           0.952    18.575    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X49Y34         LUT3 (Prop_lut3_I1_O)        0.150    18.725 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.850    19.575    L_reg/i__carry_i_12__3_n_0
    SLICE_X51Y33         LUT2 (Prop_lut2_I1_O)        0.326    19.901 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.330    20.231    bseg_driver/decimal_renderer/i__carry__0_i_12__2[0]
    SLICE_X50Y34         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    20.873 f  bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.224    22.098    bseg_driver/decimal_renderer/O[3]
    SLICE_X50Y32         LUT4 (Prop_lut4_I3_O)        0.329    22.427 f  bseg_driver/decimal_renderer/i__carry_i_24__1/O
                         net (fo=3, routed)           0.677    23.103    L_reg/i__carry_i_9__1_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I2_O)        0.328    23.431 r  L_reg/i__carry_i_15__1/O
                         net (fo=6, routed)           0.919    24.350    L_reg/i__carry_i_15__1_n_0
    SLICE_X50Y31         LUT4 (Prop_lut4_I0_O)        0.124    24.474 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.809    25.283    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I3_O)        0.124    25.407 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.838    26.245    L_reg/i__carry_i_12__0_n_0
    SLICE_X53Y32         LUT4 (Prop_lut4_I0_O)        0.124    26.369 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    26.369    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.919 r  bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.919    bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.033 r  bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.033    bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.255 r  bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.863    28.118    bseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.299    28.417 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           1.018    29.435    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I4_O)        0.124    29.559 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           1.030    30.589    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_0
    SLICE_X52Y32         LUT4 (Prop_lut4_I2_O)        0.152    30.741 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.954    31.694    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.348    32.042 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.876    32.918    L_reg/bseg[9]
    SLICE_X56Y31         LUT4 (Prop_lut4_I0_O)        0.153    33.071 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.184    35.255    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    38.996 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.996    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.814ns  (logic 10.225ns (30.239%)  route 23.589ns (69.761%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=3 LUT4=4 LUT5=7 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  L_reg/D_registers_q_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  L_reg/D_registers_q_reg[4][5]/Q
                         net (fo=19, routed)          2.008     7.673    L_reg/D_registers_q_reg[4][9]_0[5]
    SLICE_X41Y33         LUT5 (Prop_lut5_I4_O)        0.150     7.823 r  L_reg/L_4d65a473_remainder0__0_carry_i_19__1/O
                         net (fo=2, routed)           0.448     8.271    L_reg/L_4d65a473_remainder0__0_carry_i_19__1_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I3_O)        0.326     8.597 f  L_reg/L_4d65a473_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           1.218     9.815    L_reg/L_4d65a473_remainder0__0_carry_i_12__1_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     9.939 f  L_reg/L_4d65a473_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.532    10.471    L_reg/L_4d65a473_remainder0__0_carry_i_13__1_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.148    10.619 r  L_reg/L_4d65a473_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.583    11.201    L_reg/L_4d65a473_remainder0__0_carry_i_8__1_n_0
    SLICE_X40Y32         LUT4 (Prop_lut4_I2_O)        0.328    11.530 r  L_reg/L_4d65a473_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.530    timerseg_driver/decimal_renderer/i__carry_i_28__1_0[2]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.927 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.927    timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.042 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.042    timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__0_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.281 f  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.966    13.247    L_reg/L_4d65a473_remainder0_3[10]
    SLICE_X42Y34         LUT5 (Prop_lut5_I4_O)        0.302    13.549 f  L_reg/i__carry_i_19__3/O
                         net (fo=10, routed)          1.020    14.568    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I3_O)        0.124    14.692 r  L_reg/i__carry_i_20__3/O
                         net (fo=7, routed)           0.895    15.587    L_reg/i__carry_i_20__3_n_0
    SLICE_X46Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.711 r  L_reg/i__carry__0_i_16__4/O
                         net (fo=3, routed)           0.413    16.124    L_reg/i__carry__0_i_16__4_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I0_O)        0.124    16.248 f  L_reg/i__carry_i_25__2/O
                         net (fo=4, routed)           0.952    17.200    L_reg/i__carry_i_25__2_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.124    17.324 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           1.097    18.421    L_reg/i__carry_i_11__4_n_0
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124    18.545 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.527    19.072    timerseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X42Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.592 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.592    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.907 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=9, routed)           1.134    21.042    timerseg_driver/decimal_renderer/O[3]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.335    21.377 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.955    22.332    L_reg/timerseg_OBUF[10]_inst_i_3
    SLICE_X41Y28         LUT6 (Prop_lut6_I1_O)        0.326    22.658 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=1, routed)           0.778    23.436    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124    23.560 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=6, routed)           1.012    24.572    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.124    24.696 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.843    25.539    L_reg/i__carry_i_13__3_n_0
    SLICE_X42Y28         LUT2 (Prop_lut2_I1_O)        0.124    25.663 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.330    25.994    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X40Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.520 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.520    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.742 f  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.801    27.542    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.299    27.841 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.445    28.286    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I4_O)        0.124    28.410 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.977    29.387    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I0_O)        0.124    29.511 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.660    30.171    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.124    30.295 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.809    31.104    L_reg/timerseg[0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.124    31.228 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.186    35.414    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    38.961 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.961    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.728ns  (logic 10.257ns (30.412%)  route 23.471ns (69.588%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=2 LUT4=5 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  L_reg/D_registers_q_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  L_reg/D_registers_q_reg[4][5]/Q
                         net (fo=19, routed)          2.008     7.673    L_reg/D_registers_q_reg[4][9]_0[5]
    SLICE_X41Y33         LUT5 (Prop_lut5_I4_O)        0.150     7.823 r  L_reg/L_4d65a473_remainder0__0_carry_i_19__1/O
                         net (fo=2, routed)           0.448     8.271    L_reg/L_4d65a473_remainder0__0_carry_i_19__1_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I3_O)        0.326     8.597 f  L_reg/L_4d65a473_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           1.218     9.815    L_reg/L_4d65a473_remainder0__0_carry_i_12__1_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     9.939 f  L_reg/L_4d65a473_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.532    10.471    L_reg/L_4d65a473_remainder0__0_carry_i_13__1_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.148    10.619 r  L_reg/L_4d65a473_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.583    11.201    L_reg/L_4d65a473_remainder0__0_carry_i_8__1_n_0
    SLICE_X40Y32         LUT4 (Prop_lut4_I2_O)        0.328    11.530 r  L_reg/L_4d65a473_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.530    timerseg_driver/decimal_renderer/i__carry_i_28__1_0[2]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.927 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.927    timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.042 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.042    timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__0_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.281 f  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.966    13.247    L_reg/L_4d65a473_remainder0_3[10]
    SLICE_X42Y34         LUT5 (Prop_lut5_I4_O)        0.302    13.549 f  L_reg/i__carry_i_19__3/O
                         net (fo=10, routed)          1.020    14.568    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I3_O)        0.124    14.692 r  L_reg/i__carry_i_20__3/O
                         net (fo=7, routed)           0.895    15.587    L_reg/i__carry_i_20__3_n_0
    SLICE_X46Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.711 r  L_reg/i__carry__0_i_16__4/O
                         net (fo=3, routed)           0.413    16.124    L_reg/i__carry__0_i_16__4_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I0_O)        0.124    16.248 f  L_reg/i__carry_i_25__2/O
                         net (fo=4, routed)           0.952    17.200    L_reg/i__carry_i_25__2_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.124    17.324 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           1.097    18.421    L_reg/i__carry_i_11__4_n_0
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124    18.545 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.527    19.072    timerseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X42Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.592 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.592    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.907 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=9, routed)           1.134    21.042    timerseg_driver/decimal_renderer/O[3]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.335    21.377 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.955    22.332    L_reg/timerseg_OBUF[10]_inst_i_3
    SLICE_X41Y28         LUT6 (Prop_lut6_I1_O)        0.326    22.658 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=1, routed)           0.778    23.436    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124    23.560 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=6, routed)           1.012    24.572    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.124    24.696 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.843    25.539    L_reg/i__carry_i_13__3_n_0
    SLICE_X42Y28         LUT2 (Prop_lut2_I1_O)        0.124    25.663 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.330    25.994    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X40Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.520 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.520    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.742 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.801    27.542    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.299    27.841 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.445    28.286    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I4_O)        0.124    28.410 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.977    29.387    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I0_O)        0.124    29.511 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.109    30.621    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X39Y32         LUT6 (Prop_lut6_I0_O)        0.124    30.745 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.778    31.523    timerseg_driver/ctr/D_ctr_q_reg[16]_0
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.124    31.647 r  timerseg_driver/ctr/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.649    35.296    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    38.876 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.876    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.677ns  (logic 10.433ns (30.979%)  route 23.244ns (69.021%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=2 LUT4=5 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.563     5.147    L_reg/clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  L_reg/D_registers_q_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  L_reg/D_registers_q_reg[4][5]/Q
                         net (fo=19, routed)          2.008     7.673    L_reg/D_registers_q_reg[4][9]_0[5]
    SLICE_X41Y33         LUT5 (Prop_lut5_I4_O)        0.150     7.823 r  L_reg/L_4d65a473_remainder0__0_carry_i_19__1/O
                         net (fo=2, routed)           0.448     8.271    L_reg/L_4d65a473_remainder0__0_carry_i_19__1_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I3_O)        0.326     8.597 f  L_reg/L_4d65a473_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           1.218     9.815    L_reg/L_4d65a473_remainder0__0_carry_i_12__1_n_0
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.124     9.939 f  L_reg/L_4d65a473_remainder0__0_carry_i_13__1/O
                         net (fo=2, routed)           0.532    10.471    L_reg/L_4d65a473_remainder0__0_carry_i_13__1_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.148    10.619 r  L_reg/L_4d65a473_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.583    11.201    L_reg/L_4d65a473_remainder0__0_carry_i_8__1_n_0
    SLICE_X40Y32         LUT4 (Prop_lut4_I2_O)        0.328    11.530 r  L_reg/L_4d65a473_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.530    timerseg_driver/decimal_renderer/i__carry_i_28__1_0[2]
    SLICE_X40Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.927 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.927    timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.042 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.042    timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__0_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.281 f  timerseg_driver/decimal_renderer/L_4d65a473_remainder0__0_carry__1/O[2]
                         net (fo=2, routed)           0.966    13.247    L_reg/L_4d65a473_remainder0_3[10]
    SLICE_X42Y34         LUT5 (Prop_lut5_I4_O)        0.302    13.549 f  L_reg/i__carry_i_19__3/O
                         net (fo=10, routed)          1.020    14.568    L_reg/i__carry_i_19__3_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I3_O)        0.124    14.692 r  L_reg/i__carry_i_20__3/O
                         net (fo=7, routed)           0.895    15.587    L_reg/i__carry_i_20__3_n_0
    SLICE_X46Y32         LUT5 (Prop_lut5_I0_O)        0.124    15.711 r  L_reg/i__carry__0_i_16__4/O
                         net (fo=3, routed)           0.413    16.124    L_reg/i__carry__0_i_16__4_n_0
    SLICE_X47Y32         LUT5 (Prop_lut5_I0_O)        0.124    16.248 f  L_reg/i__carry_i_25__2/O
                         net (fo=4, routed)           0.952    17.200    L_reg/i__carry_i_25__2_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.124    17.324 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           1.097    18.421    L_reg/i__carry_i_11__4_n_0
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.124    18.545 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.527    19.072    timerseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X42Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.592 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.592    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.907 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=9, routed)           1.134    21.042    timerseg_driver/decimal_renderer/O[3]
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.335    21.377 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           0.955    22.332    L_reg/timerseg_OBUF[10]_inst_i_3
    SLICE_X41Y28         LUT6 (Prop_lut6_I1_O)        0.326    22.658 r  L_reg/i__carry__0_i_16__3/O
                         net (fo=1, routed)           0.778    23.436    L_reg/i__carry__0_i_16__3_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.124    23.560 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=6, routed)           1.012    24.572    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.124    24.696 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.843    25.539    L_reg/i__carry_i_13__3_n_0
    SLICE_X42Y28         LUT2 (Prop_lut2_I1_O)        0.124    25.663 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.330    25.994    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[0]
    SLICE_X40Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.520 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.520    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.742 r  timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.801    27.542    timerseg_driver/decimal_renderer/L_4d65a473_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.299    27.841 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.445    28.286    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I4_O)        0.124    28.410 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.977    29.387    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_31_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I0_O)        0.124    29.511 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.109    30.621    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X39Y32         LUT6 (Prop_lut6_I0_O)        0.124    30.745 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.783    31.527    timerseg_driver/ctr/D_ctr_q_reg[16]_0
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.153    31.680 r  timerseg_driver/ctr/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.419    35.099    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    38.824 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.824    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.414ns (77.840%)  route 0.403ns (22.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDPE (Prop_fdpe_C_Q)         0.128     1.665 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.403     2.067    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.354 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.354    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1861933502[0].cond_butt_sel_desel/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.421ns (70.662%)  route 0.590ns (29.338%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.592     1.536    forLoop_idx_0_1861933502[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  forLoop_idx_0_1861933502[0].cond_butt_sel_desel/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1861933502[0].cond_butt_sel_desel/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.186     1.862    forLoop_idx_0_1861933502[0].cond_butt_sel_desel/D_ctr_q_reg[12]
    SLICE_X60Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.907 r  forLoop_idx_0_1861933502[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.404     2.312    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.546 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.546    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1861933502[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.460ns (70.867%)  route 0.600ns (29.133%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.593     1.537    forLoop_idx_0_1861933502[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  forLoop_idx_0_1861933502[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1861933502[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.125     1.802    forLoop_idx_0_1861933502[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X62Y53         LUT4 (Prop_lut4_I3_O)        0.045     1.847 f  forLoop_idx_0_1861933502[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.059     1.906    forLoop_idx_0_1861933502[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_4_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.951 r  forLoop_idx_0_1861933502[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.417     2.368    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.598 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.598    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.484ns (71.739%)  route 0.585ns (28.261%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.596     1.540    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  cond_butt_next_play/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.063     1.766    cond_butt_next_play/D_ctr_q_reg[5]
    SLICE_X65Y47         LUT4 (Prop_lut4_I2_O)        0.045     1.811 f  cond_butt_next_play/io_led_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.051     1.863    cond_butt_next_play/io_led_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.908 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.471     2.378    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.608 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.608    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.406ns (63.259%)  route 0.817ns (36.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.817     2.486    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.729 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.729    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.409ns (63.232%)  route 0.819ns (36.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.819     2.489    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.733 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.733    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.251ns  (logic 1.628ns (38.290%)  route 2.623ns (61.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.916     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.707     4.251    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.251ns  (logic 1.628ns (38.290%)  route 2.623ns (61.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.916     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.707     4.251    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.251ns  (logic 1.628ns (38.290%)  route 2.623ns (61.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.916     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.707     4.251    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.251ns  (logic 1.628ns (38.290%)  route 2.623ns (61.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.916     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.707     4.251    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.251ns  (logic 1.628ns (38.290%)  route 2.623ns (61.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.916     3.420    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.544 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.707     4.251    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1581212905[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.619ns (38.776%)  route 2.556ns (61.224%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.556     4.050    forLoop_idx_0_1581212905[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y51         LUT1 (Prop_lut1_I0_O)        0.124     4.174 r  forLoop_idx_0_1581212905[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.174    forLoop_idx_0_1581212905[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_1581212905[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.443     4.847    forLoop_idx_0_1581212905[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_1581212905[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1581212905[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.169ns  (logic 1.625ns (38.972%)  route 2.544ns (61.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.544     4.045    forLoop_idx_0_1581212905[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y57         LUT1 (Prop_lut1_I0_O)        0.124     4.169 r  forLoop_idx_0_1581212905[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.169    forLoop_idx_0_1581212905[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y57         FDRE                                         r  forLoop_idx_0_1581212905[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.507     4.911    forLoop_idx_0_1581212905[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  forLoop_idx_0_1581212905[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1581212905[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.168ns  (logic 1.615ns (38.748%)  route 2.553ns (61.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.553     4.044    forLoop_idx_0_1581212905[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.168 r  forLoop_idx_0_1581212905[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.168    forLoop_idx_0_1581212905[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X54Y47         FDRE                                         r  forLoop_idx_0_1581212905[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.453     4.858    forLoop_idx_0_1581212905[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y47         FDRE                                         r  forLoop_idx_0_1581212905[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1581212905[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.652ns  (logic 1.617ns (44.282%)  route 2.035ns (55.718%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.035     3.528    forLoop_idx_0_1581212905[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y51         LUT1 (Prop_lut1_I0_O)        0.124     3.652 r  forLoop_idx_0_1581212905[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.652    forLoop_idx_0_1581212905[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_1581212905[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.443     4.847    forLoop_idx_0_1581212905[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_1581212905[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.508ns  (logic 1.622ns (46.252%)  route 1.885ns (53.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.885     3.384    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.508 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.508    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.505     4.909    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1861933502[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.300ns (30.245%)  route 0.691ns (69.755%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.691     0.946    forLoop_idx_0_1861933502[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X60Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.991 r  forLoop_idx_0_1861933502[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.991    forLoop_idx_0_1861933502[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y57         FDRE                                         r  forLoop_idx_0_1861933502[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.860     2.050    forLoop_idx_0_1861933502[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  forLoop_idx_0_1861933502[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1861933502[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.307ns (30.257%)  route 0.708ns (69.743%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.708     0.970    forLoop_idx_0_1861933502[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.015 r  forLoop_idx_0_1861933502[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.015    forLoop_idx_0_1861933502[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y52         FDRE                                         r  forLoop_idx_0_1861933502[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.864     2.054    forLoop_idx_0_1861933502[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  forLoop_idx_0_1861933502[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.311ns (29.173%)  route 0.755ns (70.827%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.755     1.022    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.067 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.067    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.859     2.049    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1581212905[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.306ns (26.752%)  route 0.838ns (73.248%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.838     1.099    forLoop_idx_0_1581212905[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.144 r  forLoop_idx_0_1581212905[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.144    forLoop_idx_0_1581212905[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_1581212905[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.835     2.025    forLoop_idx_0_1581212905[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  forLoop_idx_0_1581212905[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1581212905[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.304ns (22.721%)  route 1.033ns (77.279%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.033     1.292    forLoop_idx_0_1581212905[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.337 r  forLoop_idx_0_1581212905[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.337    forLoop_idx_0_1581212905[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X54Y47         FDRE                                         r  forLoop_idx_0_1581212905[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.838     2.028    forLoop_idx_0_1581212905[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y47         FDRE                                         r  forLoop_idx_0_1581212905[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1581212905[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.313ns (23.306%)  route 1.031ns (76.694%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.031     1.300    forLoop_idx_0_1581212905[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.345 r  forLoop_idx_0_1581212905[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.345    forLoop_idx_0_1581212905[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y57         FDRE                                         r  forLoop_idx_0_1581212905[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.860     2.050    forLoop_idx_0_1581212905[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  forLoop_idx_0_1581212905[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.316ns (23.337%)  route 1.039ns (76.663%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.039    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.084 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.272     1.356    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.316ns (23.337%)  route 1.039ns (76.663%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.039    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.084 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.272     1.356    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.316ns (23.337%)  route 1.039ns (76.663%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.039    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.084 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.272     1.356    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.316ns (23.337%)  route 1.039ns (76.663%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.767     1.039    reset_cond/butt_reset_IBUF
    SLICE_X64Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.084 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.272     1.356    reset_cond/M_reset_cond_in
    SLICE_X62Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





