// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Gemv_Test_Bias_Merger (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rows_dout,
        rows_empty_n,
        rows_read,
        rows_num_data_valid,
        rows_fifo_cap,
        dequantized_output_0_dout,
        dequantized_output_0_empty_n,
        dequantized_output_0_read,
        dequantized_output_0_num_data_valid,
        dequantized_output_0_fifo_cap,
        dequantized_output_1_dout,
        dequantized_output_1_empty_n,
        dequantized_output_1_read,
        dequantized_output_1_num_data_valid,
        dequantized_output_1_fifo_cap,
        dequantized_output_2_dout,
        dequantized_output_2_empty_n,
        dequantized_output_2_read,
        dequantized_output_2_num_data_valid,
        dequantized_output_2_fifo_cap,
        dequantized_output_3_dout,
        dequantized_output_3_empty_n,
        dequantized_output_3_read,
        dequantized_output_3_num_data_valid,
        dequantized_output_3_fifo_cap,
        out_stream_din,
        out_stream_full_n,
        out_stream_write,
        bias_buffer_dout,
        bias_buffer_empty_n,
        bias_buffer_read,
        bias_buffer_num_data_valid,
        bias_buffer_fifo_cap
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] rows_dout;
input   rows_empty_n;
output   rows_read;
input  [2:0] rows_num_data_valid;
input  [2:0] rows_fifo_cap;
input  [15:0] dequantized_output_0_dout;
input   dequantized_output_0_empty_n;
output   dequantized_output_0_read;
input  [2:0] dequantized_output_0_num_data_valid;
input  [2:0] dequantized_output_0_fifo_cap;
input  [15:0] dequantized_output_1_dout;
input   dequantized_output_1_empty_n;
output   dequantized_output_1_read;
input  [2:0] dequantized_output_1_num_data_valid;
input  [2:0] dequantized_output_1_fifo_cap;
input  [15:0] dequantized_output_2_dout;
input   dequantized_output_2_empty_n;
output   dequantized_output_2_read;
input  [2:0] dequantized_output_2_num_data_valid;
input  [2:0] dequantized_output_2_fifo_cap;
input  [15:0] dequantized_output_3_dout;
input   dequantized_output_3_empty_n;
output   dequantized_output_3_read;
input  [2:0] dequantized_output_3_num_data_valid;
input  [2:0] dequantized_output_3_fifo_cap;
output  [63:0] out_stream_din;
input   out_stream_full_n;
output   out_stream_write;
input  [15:0] bias_buffer_dout;
input   bias_buffer_empty_n;
output   bias_buffer_read;
input  [3:0] bias_buffer_num_data_valid;
input  [3:0] bias_buffer_fifo_cap;

reg ap_done;
reg ap_idle;
reg ap_ready;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    rows_blk_n;
reg    bias_buffer_blk_n;
reg   [15:0] bias_buffer_read_reg_140;
reg    ap_block_state1;
wire   [29:0] rows_2_fu_128_p3;
reg   [29:0] rows_2_reg_145;
wire   [15:0] bias_fu_136_p1;
reg   [15:0] bias_reg_150;
wire    ap_CS_fsm_state2;
wire    grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_start;
wire    grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_done;
wire    grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_idle;
wire    grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_ready;
wire    grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_dequantized_output_0_read;
wire    grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_dequantized_output_1_read;
wire    grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_dequantized_output_2_read;
wire    grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_dequantized_output_3_read;
wire   [63:0] grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_out_stream_din;
wire    grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_out_stream_write;
reg    grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    rows_read_local;
reg    bias_buffer_read_local;
wire   [31:0] sub_ln73_fu_96_p2;
wire   [29:0] tmp_fu_102_p4;
wire   [0:0] tmp_583_fu_88_p3;
wire   [29:0] sub_ln73_4_fu_112_p2;
wire   [29:0] tmp_s_fu_118_p4;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_start_reg = 1'b0;
end

Gemv_Test_Bias_Merger_Pipeline_VITIS_LOOP_14_1 grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_start),
    .ap_done(grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_done),
    .ap_idle(grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_idle),
    .ap_ready(grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_ready),
    .dequantized_output_0_dout(dequantized_output_0_dout),
    .dequantized_output_0_empty_n(dequantized_output_0_empty_n),
    .dequantized_output_0_read(grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_dequantized_output_0_read),
    .dequantized_output_0_num_data_valid(3'd0),
    .dequantized_output_0_fifo_cap(3'd0),
    .dequantized_output_1_dout(dequantized_output_1_dout),
    .dequantized_output_1_empty_n(dequantized_output_1_empty_n),
    .dequantized_output_1_read(grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_dequantized_output_1_read),
    .dequantized_output_1_num_data_valid(3'd0),
    .dequantized_output_1_fifo_cap(3'd0),
    .dequantized_output_2_dout(dequantized_output_2_dout),
    .dequantized_output_2_empty_n(dequantized_output_2_empty_n),
    .dequantized_output_2_read(grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_dequantized_output_2_read),
    .dequantized_output_2_num_data_valid(3'd0),
    .dequantized_output_2_fifo_cap(3'd0),
    .dequantized_output_3_dout(dequantized_output_3_dout),
    .dequantized_output_3_empty_n(dequantized_output_3_empty_n),
    .dequantized_output_3_read(grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_dequantized_output_3_read),
    .dequantized_output_3_num_data_valid(3'd0),
    .dequantized_output_3_fifo_cap(3'd0),
    .out_stream_din(grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_out_stream_din),
    .out_stream_full_n(out_stream_full_n),
    .out_stream_write(grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_out_stream_write),
    .rows_2(rows_2_reg_145),
    .bias(bias_reg_150)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_start_reg <= 1'b1;
        end else if ((grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_ready == 1'b1)) begin
            grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        bias_buffer_read_reg_140 <= bias_buffer_dout;
        rows_2_reg_145 <= rows_2_fu_128_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bias_reg_150 <= bias_fu_136_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        bias_buffer_blk_n = bias_buffer_empty_n;
    end else begin
        bias_buffer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        bias_buffer_read_local = 1'b1;
    end else begin
        bias_buffer_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_blk_n = rows_empty_n;
    end else begin
        rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        rows_read_local = 1'b1;
    end else begin
        rows_read_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (bias_buffer_empty_n == 1'b0) | (rows_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign bias_buffer_read = bias_buffer_read_local;

assign bias_fu_136_p1 = bias_buffer_read_reg_140;

assign dequantized_output_0_read = grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_dequantized_output_0_read;

assign dequantized_output_1_read = grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_dequantized_output_1_read;

assign dequantized_output_2_read = grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_dequantized_output_2_read;

assign dequantized_output_3_read = grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_dequantized_output_3_read;

assign grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_start = grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_ap_start_reg;

assign out_stream_din = grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_out_stream_din;

assign out_stream_write = grp_Bias_Merger_Pipeline_VITIS_LOOP_14_1_fu_68_out_stream_write;

assign rows_2_fu_128_p3 = ((tmp_583_fu_88_p3[0:0] == 1'b1) ? sub_ln73_4_fu_112_p2 : tmp_s_fu_118_p4);

assign rows_read = rows_read_local;

assign sub_ln73_4_fu_112_p2 = (30'd0 - tmp_fu_102_p4);

assign sub_ln73_fu_96_p2 = (32'd0 - rows_dout);

assign tmp_583_fu_88_p3 = rows_dout[32'd31];

assign tmp_fu_102_p4 = {{sub_ln73_fu_96_p2[31:2]}};

assign tmp_s_fu_118_p4 = {{rows_dout[31:2]}};

endmodule //Gemv_Test_Bias_Merger
