/home/xyz123479/verilog/DATE24_SC_ECC/2_Hardware_overheads/IP-DAEC/Decoder/sim/..//rtl/IP_DAEC_8LC_decoder.sv
/home/xyz123479/verilog/DATE24_SC_ECC/2_Hardware_overheads/IP-DAEC/Decoder/sim/..//sim/tb/TB_testbench.sv
