--------------------------------------------------------------------------------
Release 10.1 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/group/csg/tools/tools_lx86/xilinx/10.1/ISE/bin/lin64/unwrapped/trce
-ise
/afs/csail.mit.edu/u/k/kfleming/fpgaTXStripped/usrp2/top/u2_rev3/build/u2_rev3.ise
-intstyle ise -e 10 -s 5 -xml u2_rev3 u2_rev3.ncd -o u2_rev3.twr u2_rev3.pcf
-ucf
/afs/csail.mit.edu/u/k/kfleming/fpgaTXStripped/usrp2/top/u2_rev3/u2_rev3.ucf

Design file:              u2_rev3.ncd
Physical constraint file: u2_rev3.pcf
Device,package,speed:     xc3s2000,fg456,-5 (PRODUCTION 1.39 2008-01-09)
Report level:             error report, limited to 10 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more 
   information see the TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_to_mac = PERIOD TIMEGRP "clk_to_mac" 8 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_p = PERIOD TIMEGRP "clk_fpga_p" 10 ns HIGH 50%;

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   2.138ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpld_clk = PERIOD TIMEGRP "cpld_clk" 40 ns HIGH 50%;

 573 paths analyzed, 109 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.461ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 8 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ser_rx_clk = PERIOD TIMEGRP "ser_rx_clk" 10 ns HIGH 50%;

 1062 paths analyzed, 223 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   8.335ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_div_to_dsp_clk = MAXDELAY FROM TIMEGRP "clk_div" TO 
TIMEGRP "dcm_out"         10 ns;

 14914 paths analyzed, 7065 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.609ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_out = PERIOD TIMEGRP "dcm_out" TS_clk_fpga_p HIGH 
50%;

 449421 paths analyzed, 38465 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   9.978ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_div = PERIOD TIMEGRP "clk_div" TS_clk_fpga_p * 2 HIGH 
50%;

 2268736 paths analyzed, 15772 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  19.747ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_fpga_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_p                  |     10.000ns|      2.138ns|      9.978ns|            0|            0|            6|      2718157|
| TS_dcm_out                    |     10.000ns|      9.978ns|          N/A|            0|            0|       449421|            0|
| TS_clk_div                    |     20.000ns|     19.747ns|          N/A|            0|            0|      2268736|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_fpga_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_fpga_n     |   19.747|    3.094|    4.259|         |
clk_fpga_p     |   19.747|    3.094|    4.259|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_fpga_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_fpga_n     |   19.747|    3.094|    4.259|         |
clk_fpga_p     |   19.747|    3.094|    4.259|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cpld_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cpld_clk       |    7.461|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ser_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ser_rx_clk     |    8.335|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 2734712 paths, 0 nets, and 84040 connections

Design statistics:
   Minimum period:  19.747ns   (Maximum frequency:  50.641MHz)
   Maximum path delay from/to any node:   9.609ns


Analysis completed Mon Mar 21 20:55:33 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 720 MB



