<!-- =========================== -->
<!--     SURESH GADI README       -->
<!-- =========================== -->

<h1 align="center">üëã Hi, I'm <span style="color:#00bcd4;">Suresh Gadi</span></h1>

<h3 align="center">üöÄ VLSI Design & Verification Engineer | B.Tech ECE (9.12 CGPA) | Aditya University</h3>
<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Orbitron&size=22&duration=3000&pause=1000&color=00F5FF&center=true&vCenter=true&width=700&lines=B.Tech+ECE+%7C+Aditya+University;VLSI+Design+%26+Verification;RTL+Design+%7C+UVM+%7C+SystemVerilog;AXI%2FAPB+Protocols+%26+Testbenches;Cadence+Xcelium%2FGenus%2FInnovus" alt="Typing SVG" />
</p>

## üß† About Me
üéì Final-year **B.Tech ECE** student at **Aditya University** (CGPA: 9.12).  
üí° Passionate about **RTL Design, Functional Verification, and ASIC flows** with hands-on experience in power/area/timing optimization.  
üõ†Ô∏è Proficient in **SystemVerilog/UVM testbenches**, **Cadence tools (Xcelium, Genus, Innovus)**, and **AMBA protocols (AXI, APB)**.  
üå± Actively building verification portfolios with self-checking testbenches and coverage-driven flows.[web:6]

> "Verify today, tapeout tomorrow ‚Äî building reliable chips at scale."

## ‚öôÔ∏è Tech Stack

### üíª Languages & HDLs
![Verilog](https://img.shields.io/badge/Verilog-FF6F00?style=for-the-badge&logo=verilog&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-FFC107?style=for-the-badge&logo=systemverilog&logoColor=black)
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)

### üß∞ EDA Tools & Frameworks
![Cadence](https://img.shields.io/badge/Cadence-CC0000?style=for-the-badge&logo=cadence&logoColor=white)
![Xilinx Vivado](https://img.shields.io/badge/Vivado-00A1E4?style=for-the-badge&logo=xilinx&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white)

## üíº Experience
### VLSI Design & Verification Intern ‚Äî **Technical Hub Pvt. Ltd.**  
üìÖ *May 2025 ‚Äì June 2025*  
- Implemented **Verilog RTL** for digital circuits and **SystemVerilog testbenches** for functional verification.  
- Mastered **AMBA protocols (AXI, APB, UART, I2C, SPI)** with handshaking and timing verification.  
- Optimized designs using **Cadence Xcelium (simulation)**, **Genus (synthesis)**, and **Innovus (PnR)** for timing/area/power.[web:6]

## üöÄ Featured Projects
Check my repos for **complete RTL + testbenches + reports** (waveforms, coverage, synthesis results).

| Project | Description | Key Achievements | Repo |
|---------|-------------|------------------|------|
| **AXI to APB Bridge** | SystemVerilog bridge with handshaking, data transfer verification | 100% functional coverage, timing clean | [View Repo](https://github.com/suresh2327/suresh2327) |
| **APB Protocol Master-Slave** | Read/write transactions with setup/hold verification | Self-checking testbench, SVA assertions | [View Repo](https://github.com/suresh2327/suresh2327) |
| **Frequency Dividers** | Divide-by-2/N clock dividers (Verilog RTL) | Synthesizable, glitch-free, Vivado timing reports | [Repo](https://github.com/suresh2327/Frequency-Dividers-using-verilog) [page:2] |
| **100 Days Verilog** | Daily progress: gates ‚Üí FSMs ‚Üí testbenches | 100+ circuits, self-checking sims | [Repo](https://github.com/suresh2327/VERILOG-CODING-IN-100-DAYS) [page:2] |
| **SystemVerilog OOPs** | Classes, inheritance, polymorphism in SV | Learning repo with verification examples | [Repo](https://github.com/suresh2327/System-Verilog-with-OOPs) [page:2] |

**Pro Tip:** Each repo follows VLSI structure: `src/` (RTL), `testbench/` (SV/UVM), `reports/` (coverage, waveforms).[web:6]

## üìà GitHub Stats
<p align="center">
  <img height="180em" src="https://github-readme-stats.vercel.app/api?username=suresh2327&show_icons=true&theme=tokyonight&hide_border=true&count_private=true" />
  <img height="180em" src="https://github-readme-streak-stats.herokuapp.com/?user=suresh2327&theme=tokyonight&hide_border=true" />
</p>
<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=suresh2327&layout=compact&theme=tokyonight&hide_border=true" />
</p>

**898 contributions in 2025** ‚Äî Consistent RTL/verification practice![page:1]

## üèÖ Certifications
- **Cadence**: Semiconductor 101, Digital IC Design, Verilog, SystemVerilog  
- **Cisco**: C Programming, IT Specialist (HTML/CSS)  
- **IIT Bombay**: Python, C++  
- **GeeksforGeeks**: Embedded Systems  [Repo](https://github.com/suresh2327/CERTIFICATIONS)[page:2]

## üåç Connect
<p align="center">
  <a href="mailto:ggsuresh61@gmail.com">
    <img src="https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" />
  </a>
  <a href="https://www.linkedin.com/in/suresh-gadi-6201a0293/">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
  <a href="https://github.com/suresh2327">
    <img src="https://img.shields.io/badge/GitHub-171515?style=for-the-badge&logo=github&logoColor=white" />
  </a>
</p>

<h3 align="center">‚≠ê Turning RTL into production silicon. Let's connect on verification challenges! ‚≠ê</h3>

