INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/new/2-1mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/new/ShiftCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/load_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/new/multiplier_toplevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_toplevel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module ADDER4
INFO: [VRFC 10-311] analyzing module ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/select_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sel_adder_section
INFO: [VRFC 10-311] analyzing module select_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/sync_debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'q' is not allowed [/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/sync_debounce.sv:20]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/new/two_comp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_comp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sim_1/imports/sim_sources/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-3248] data object 'Xval' is already declared [/home/ece385user/Documents/ece385/lab4/lab3.srcs/sim_1/imports/sim_sources/testbench.sv:21]
WARNING: [VRFC 10-9364] second declaration of 'Xval' is ignored [/home/ece385user/Documents/ece385/lab4/lab3.srcs/sim_1/imports/sim_sources/testbench.sv:21]
