\subsection{arch Architecture Reference}
\label{classp2d__wr__fsm_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=193pt]{d7/d19/classp2d__wr__fsm_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+542}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+543}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+544}{\bfseries  ( {\bfseries {\bfseries {\bf pct\+\_\+buff\+\_\+rdy}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf current\+\_\+buff\+\_\+sel\+\_\+cnt}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+545}{\bfseries  ( {\bfseries {\bfseries {\bf pct\+\_\+buff\+\_\+rdy}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf next\+\_\+buff\+\_\+sel\+\_\+cnt}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+546}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf fsm\+\_\+f}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf fsm}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf pct\+\_\+hdr\+\_\+1\+\_\+valid\+\_\+reg}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf wr\+\_\+cnt\+\_\+end}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf current\+\_\+buff\+\_\+rdy}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf next\+\_\+buff\+\_\+rdy}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf in\+\_\+pct\+\_\+wrreq}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf wr\+\_\+cnt}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf in\+\_\+reg\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf pct\+\_\+count\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf hdr0\+\_\+reg}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf hdr1\+\_\+reg}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+547}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+548}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+549}{\bfseries  ( {\bfseries {\bfseries {\bf pct\+\_\+data\+\_\+wrreq\+\_\+int}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf current\+\_\+buff\+\_\+sel\+\_\+cnt}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+550}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf proc\+\_\+name}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf state\+\_\+type}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+hdr\+\_\+1}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+pct\+\_\+end}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+rdy}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{switch\+\_\+buff}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf in\+\_\+pct\+\_\+data\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf in\+\_\+pct\+\_\+data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wr\+\_\+cnt\+\_\+end} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+0\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+0\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+1\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+1\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+data\+\_\+wrreq\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf buff\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf next\+\_\+buff\+\_\+sel\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ceil}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{log2}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+buff\+\_\+sel\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ceil}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{log2}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf next\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf buff\+\_\+check\+\_\+limit} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+size\+\_\+limit} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf in\+\_\+pct\+\_\+wrfull\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+data\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+data\+\_\+wrreq\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+data\+\_\+wrreq\+\_\+comb} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} 
\item 
{\bf next\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 57} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.



\subsubsection{Member Function Documentation}
\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!fsm@{fsm}}
\index{fsm@{fsm}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{fsmcurrent\+\_\+state,pct\+\_\+hdr\+\_\+1\+\_\+valid\+\_\+reg,wr\+\_\+cnt\+\_\+end,current\+\_\+buff\+\_\+rdy,next\+\_\+buff\+\_\+rdy,in\+\_\+pct\+\_\+wrreq,wr\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} fsm(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf pct\+\_\+hdr\+\_\+1\+\_\+valid\+\_\+reg}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf wr\+\_\+cnt\+\_\+end}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+buff\+\_\+rdy}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf next\+\_\+buff\+\_\+rdy}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf in\+\_\+pct\+\_\+wrreq}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf wr\+\_\+cnt}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm_1_1arch_acd8555e8a9d0ad07dfb44381a5f54740}


Definition at line {\bf 172} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!fsm\+\_\+f@{fsm\+\_\+f}}
\index{fsm\+\_\+f@{fsm\+\_\+f}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{fsm\+\_\+fclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} fsm\+\_\+f(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm_1_1arch_a856d95a9c7e9538caf6d13ffdaa470a3}


Definition at line {\bf 161} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!hdr0\+\_\+reg@{hdr0\+\_\+reg}}
\index{hdr0\+\_\+reg@{hdr0\+\_\+reg}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{hdr0\+\_\+regclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} hdr0\+\_\+reg(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm_1_1arch_aab4b2e4b3a2c42f6dad1feb021c3f6d8}


Definition at line {\bf 265} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!hdr1\+\_\+reg@{hdr1\+\_\+reg}}
\index{hdr1\+\_\+reg@{hdr1\+\_\+reg}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{hdr1\+\_\+regclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} hdr1\+\_\+reg(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm_1_1arch_a4427529aa6516ee2986415b77b1b1e16}


Definition at line {\bf 284} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!in\+\_\+reg\+\_\+proc@{in\+\_\+reg\+\_\+proc}}
\index{in\+\_\+reg\+\_\+proc@{in\+\_\+reg\+\_\+proc}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{in\+\_\+reg\+\_\+procclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} in\+\_\+reg\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm_1_1arch_a73b72245db5a112a9b18c6106b38f86f}


Definition at line {\bf 221} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!pct\+\_\+count\+\_\+proc@{pct\+\_\+count\+\_\+proc}}
\index{pct\+\_\+count\+\_\+proc@{pct\+\_\+count\+\_\+proc}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{pct\+\_\+count\+\_\+procclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} pct\+\_\+count\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm_1_1arch_ad043e439ff190819edcf5aa264121339}


Definition at line {\bf 237} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!proc\+\_\+name@{proc\+\_\+name}}
\index{proc\+\_\+name@{proc\+\_\+name}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{proc\+\_\+nameclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} proc\+\_\+name(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm_1_1arch_a306cd42104883a45283dd99e21bb43bd}


Definition at line {\bf 372} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+542@{P\+R\+O\+C\+E\+S\+S\+\_\+542}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+542@{P\+R\+O\+C\+E\+S\+S\+\_\+542}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+542clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+542(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm_1_1arch_a368da657e13b114a3629c57562334733}


Definition at line {\bf 99} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+543@{P\+R\+O\+C\+E\+S\+S\+\_\+543}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+543@{P\+R\+O\+C\+E\+S\+S\+\_\+543}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+543clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+543(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm_1_1arch_a4ed872664c20dabc5d625f5b332f064a}


Definition at line {\bf 113} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+544@{P\+R\+O\+C\+E\+S\+S\+\_\+544}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+544@{P\+R\+O\+C\+E\+S\+S\+\_\+544}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+544pct\+\_\+buff\+\_\+rdy,current\+\_\+buff\+\_\+sel\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+544(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf pct\+\_\+buff\+\_\+rdy}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+buff\+\_\+sel\+\_\+cnt}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm_1_1arch_aa0048db3a1b9fcfb9b71a079ebc95c0c}


Definition at line {\bf 137} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+545@{P\+R\+O\+C\+E\+S\+S\+\_\+545}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+545@{P\+R\+O\+C\+E\+S\+S\+\_\+545}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+545pct\+\_\+buff\+\_\+rdy,next\+\_\+buff\+\_\+sel\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+545(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf pct\+\_\+buff\+\_\+rdy}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf next\+\_\+buff\+\_\+sel\+\_\+cnt}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm_1_1arch_afd313ed9bedfb2bd9b18a9dad103a65c}


Definition at line {\bf 142} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+546@{P\+R\+O\+C\+E\+S\+S\+\_\+546}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+546@{P\+R\+O\+C\+E\+S\+S\+\_\+546}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+546current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+546(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm_1_1arch_a453b00b8764471b42a57675b6aab9944}


Definition at line {\bf 149} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+547@{P\+R\+O\+C\+E\+S\+S\+\_\+547}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+547@{P\+R\+O\+C\+E\+S\+S\+\_\+547}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+547clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+547(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm_1_1arch_adc40e80dcc8defde7c6c6d72b7b6854d}


Definition at line {\bf 304} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+548@{P\+R\+O\+C\+E\+S\+S\+\_\+548}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+548@{P\+R\+O\+C\+E\+S\+S\+\_\+548}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+548clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+548(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm_1_1arch_a0c02fa2629ca0ccfae09887ecb0ec5d2}


Definition at line {\bf 321} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+549@{P\+R\+O\+C\+E\+S\+S\+\_\+549}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+549@{P\+R\+O\+C\+E\+S\+S\+\_\+549}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+549pct\+\_\+data\+\_\+wrreq\+\_\+int,current\+\_\+buff\+\_\+sel\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+549(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf pct\+\_\+data\+\_\+wrreq\+\_\+int}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+buff\+\_\+sel\+\_\+cnt}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm_1_1arch_ab8d459d27e27e4359d8a053e37f86e9e}


Definition at line {\bf 343} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+550@{P\+R\+O\+C\+E\+S\+S\+\_\+550}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+550@{P\+R\+O\+C\+E\+S\+S\+\_\+550}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+550clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+550(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classp2d__wr__fsm_1_1arch_a470c5250d3aee54b4127c31f85997838}


Definition at line {\bf 357} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.



\subsubsection{Member Data Documentation}
\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!buff\+\_\+check\+\_\+limit@{buff\+\_\+check\+\_\+limit}}
\index{buff\+\_\+check\+\_\+limit@{buff\+\_\+check\+\_\+limit}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{buff\+\_\+check\+\_\+limit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf buff\+\_\+check\+\_\+limit} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_abbd548774d50da557084e4a471fbe1e4}


Definition at line {\bf 79} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!buff\+\_\+sel@{buff\+\_\+sel}}
\index{buff\+\_\+sel@{buff\+\_\+sel}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{buff\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf buff\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_aceb95c970dc374df07fad669bc92694f}


Definition at line {\bf 74} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!current\+\_\+buff\+\_\+rdy@{current\+\_\+buff\+\_\+rdy}}
\index{current\+\_\+buff\+\_\+rdy@{current\+\_\+buff\+\_\+rdy}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{current\+\_\+buff\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_aae382916beb737817025e55ef7c02a83}


Definition at line {\bf 77} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!current\+\_\+buff\+\_\+sel\+\_\+cnt@{current\+\_\+buff\+\_\+sel\+\_\+cnt}}
\index{current\+\_\+buff\+\_\+sel\+\_\+cnt@{current\+\_\+buff\+\_\+sel\+\_\+cnt}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{current\+\_\+buff\+\_\+sel\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+buff\+\_\+sel\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ceil}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{log2}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_a678cbb53893a5bea7bf803f7ec739185}


Definition at line {\bf 76} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!current\+\_\+state@{current\+\_\+state}}
\index{current\+\_\+state@{current\+\_\+state}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_a7ede5b91aac1f3d1b2a884a5e191d554}


Definition at line {\bf 89} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!in\+\_\+pct\+\_\+data\+\_\+reg@{in\+\_\+pct\+\_\+data\+\_\+reg}}
\index{in\+\_\+pct\+\_\+data\+\_\+reg@{in\+\_\+pct\+\_\+data\+\_\+reg}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{in\+\_\+pct\+\_\+data\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf in\+\_\+pct\+\_\+data\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf in\+\_\+pct\+\_\+data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_a14b34be5f36e5d8785bc94d93db3dd38}


Definition at line {\bf 60} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!in\+\_\+pct\+\_\+wrfull\+\_\+int@{in\+\_\+pct\+\_\+wrfull\+\_\+int}}
\index{in\+\_\+pct\+\_\+wrfull\+\_\+int@{in\+\_\+pct\+\_\+wrfull\+\_\+int}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{in\+\_\+pct\+\_\+wrfull\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf in\+\_\+pct\+\_\+wrfull\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_af03103b20e36524dd671a024777070d0}


Definition at line {\bf 81} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!next\+\_\+buff\+\_\+rdy@{next\+\_\+buff\+\_\+rdy}}
\index{next\+\_\+buff\+\_\+rdy@{next\+\_\+buff\+\_\+rdy}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{next\+\_\+buff\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf next\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_a20e9090da7c5ab4017d0b031b087dfb5}


Definition at line {\bf 78} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!next\+\_\+buff\+\_\+sel\+\_\+cnt@{next\+\_\+buff\+\_\+sel\+\_\+cnt}}
\index{next\+\_\+buff\+\_\+sel\+\_\+cnt@{next\+\_\+buff\+\_\+sel\+\_\+cnt}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{next\+\_\+buff\+\_\+sel\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf next\+\_\+buff\+\_\+sel\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ceil}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{log2}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{comment}{real}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_ad5f23d96389b51f258ae472402344060}


Definition at line {\bf 75} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!next\+\_\+state@{next\+\_\+state}}
\index{next\+\_\+state@{next\+\_\+state}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{next\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf next\+\_\+state} {\bfseries {\bfseries {\bf state\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_a7b92f98d060e763f3dd6fa727ddb03d8}


Definition at line {\bf 89} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!pct\+\_\+data\+\_\+reg@{pct\+\_\+data\+\_\+reg}}
\index{pct\+\_\+data\+\_\+reg@{pct\+\_\+data\+\_\+reg}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{pct\+\_\+data\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+data\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_a21f80bfd681806e4fa21f5d480e22573}


Definition at line {\bf 83} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!pct\+\_\+data\+\_\+wrreq\+\_\+comb@{pct\+\_\+data\+\_\+wrreq\+\_\+comb}}
\index{pct\+\_\+data\+\_\+wrreq\+\_\+comb@{pct\+\_\+data\+\_\+wrreq\+\_\+comb}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{pct\+\_\+data\+\_\+wrreq\+\_\+comb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+data\+\_\+wrreq\+\_\+comb} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_a1e351daaab54effa9771948dcebb4b6d}


Definition at line {\bf 85} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!pct\+\_\+data\+\_\+wrreq\+\_\+int@{pct\+\_\+data\+\_\+wrreq\+\_\+int}}
\index{pct\+\_\+data\+\_\+wrreq\+\_\+int@{pct\+\_\+data\+\_\+wrreq\+\_\+int}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{pct\+\_\+data\+\_\+wrreq\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+data\+\_\+wrreq\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_a3d545de7672e8f80940c444d14829e27}


Definition at line {\bf 72} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!pct\+\_\+data\+\_\+wrreq\+\_\+reg@{pct\+\_\+data\+\_\+wrreq\+\_\+reg}}
\index{pct\+\_\+data\+\_\+wrreq\+\_\+reg@{pct\+\_\+data\+\_\+wrreq\+\_\+reg}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{pct\+\_\+data\+\_\+wrreq\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+data\+\_\+wrreq\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_a03dacce6879336d9ff29400f2db52528}


Definition at line {\bf 84} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!pct\+\_\+hdr\+\_\+0\+\_\+reg@{pct\+\_\+hdr\+\_\+0\+\_\+reg}}
\index{pct\+\_\+hdr\+\_\+0\+\_\+reg@{pct\+\_\+hdr\+\_\+0\+\_\+reg}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{pct\+\_\+hdr\+\_\+0\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+0\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_af703bae32774834db128523a98824dca}


Definition at line {\bf 66} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!pct\+\_\+hdr\+\_\+0\+\_\+valid\+\_\+reg@{pct\+\_\+hdr\+\_\+0\+\_\+valid\+\_\+reg}}
\index{pct\+\_\+hdr\+\_\+0\+\_\+valid\+\_\+reg@{pct\+\_\+hdr\+\_\+0\+\_\+valid\+\_\+reg}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{pct\+\_\+hdr\+\_\+0\+\_\+valid\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+0\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_a3c69386be0b68ae5515a0de6746afeea}


Definition at line {\bf 67} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!pct\+\_\+hdr\+\_\+1\+\_\+reg@{pct\+\_\+hdr\+\_\+1\+\_\+reg}}
\index{pct\+\_\+hdr\+\_\+1\+\_\+reg@{pct\+\_\+hdr\+\_\+1\+\_\+reg}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{pct\+\_\+hdr\+\_\+1\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+1\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_ae425994f00137f9b83e42751aa2cd83b}


Definition at line {\bf 69} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!pct\+\_\+hdr\+\_\+1\+\_\+valid\+\_\+reg@{pct\+\_\+hdr\+\_\+1\+\_\+valid\+\_\+reg}}
\index{pct\+\_\+hdr\+\_\+1\+\_\+valid\+\_\+reg@{pct\+\_\+hdr\+\_\+1\+\_\+valid\+\_\+reg}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{pct\+\_\+hdr\+\_\+1\+\_\+valid\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+1\+\_\+valid\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_affbbdf294a5281a1acc2b631c51ef60b}


Definition at line {\bf 70} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!pct\+\_\+size\+\_\+limit@{pct\+\_\+size\+\_\+limit}}
\index{pct\+\_\+size\+\_\+limit@{pct\+\_\+size\+\_\+limit}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{pct\+\_\+size\+\_\+limit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+size\+\_\+limit} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_a40761902c8bdd2dcf9b06cb5100d4fa2}


Definition at line {\bf 80} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!state\+\_\+type@{state\+\_\+type}}
\index{state\+\_\+type@{state\+\_\+type}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{state\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf state\+\_\+type} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+hdr\+\_\+1}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+pct\+\_\+end}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+rdy}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{switch\+\_\+buff}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classp2d__wr__fsm_1_1arch_a24c92828ea1d5c72ff88a1d328f806ce}


Definition at line {\bf 88} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!wr\+\_\+cnt@{wr\+\_\+cnt}}
\index{wr\+\_\+cnt@{wr\+\_\+cnt}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{wr\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_a401f4b5428c8def7541529eaec78677b}


Definition at line {\bf 62} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.

\index{p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}!wr\+\_\+cnt\+\_\+end@{wr\+\_\+cnt\+\_\+end}}
\index{wr\+\_\+cnt\+\_\+end@{wr\+\_\+cnt\+\_\+end}!p2d\+\_\+wr\+\_\+fsm\+::arch@{p2d\+\_\+wr\+\_\+fsm\+::arch}}
\paragraph[{wr\+\_\+cnt\+\_\+end}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wr\+\_\+cnt\+\_\+end} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classp2d__wr__fsm_1_1arch_abc7147147601e68e6902bf8e996b0fde}


Definition at line {\bf 63} of file {\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/packets2data/synth/{\bf p2d\+\_\+wr\+\_\+fsm.\+vhd}\end{DoxyCompactItemize}
