
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-6AKHTM4

Implementation : synthesis

# Written on Mon Nov  4 21:05:09 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "E:\Verilog_1st_year\SPI\designer\sp\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                 Requested     Requested     Clock        Clock          Clock
Level     Clock                                 Frequency     Period        Type         Group          Load 
-------------------------------------------------------------------------------------------------------------
0 -       spi_master|spi_clk_inferred_clock     100.0 MHz     10.000        inferred     (multiple)     4    
                                                                                                             
0 -       sp|clock_in                           100.0 MHz     10.000        inferred     (multiple)     1    
=============================================================================================================


Clock Load Summary
******************

                                      Clock     Source                               Clock Pin                            Non-clock Pin     Non-clock Pin
Clock                                 Load      Pin                                  Seq Example                          Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------------------------
spi_master|spi_clk_inferred_clock     4         spi_master_0.spi_clk.Q[0](sdffr)     spi_master_0.mosi_counter[3:0].C     -                 -            
                                                                                                                                                         
sp|clock_in                           1         clock_in(port)                       spi_master_0.spi_clk.C               -                 -            
=========================================================================================================================================================
