

================================================================
== Vitis HLS Report for 'Axi2Mat'
================================================================
* Date:           Thu Mar 25 14:57:21 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 5.113 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+----------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max    | min |   max   |   Type   |
    +---------+---------+----------+-----------+-----+---------+----------+
    |       78|  2073677| 0.520 us | 13.825 ms |    8|  2073607| dataflow |
    +---------+---------+----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |                               |                            |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |            Instance           |           Module           |   min   |   max   |    min    |    max    | min |   max   |   Type  |
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |AxiStream2MatStream_U0         |AxiStream2MatStream         |        7|  2073606| 46.669 ns | 13.825 ms |    7|  2073606|   none  |
        |Axi2AxiStream_U0               |Axi2AxiStream               |        1|   518473|  6.667 ns |  3.457 ms |    1|   518473|   none  |
        |addrbound_U0                   |addrbound                   |        3|        3| 20.001 ns | 20.001 ns |    3|        3|   none  |
        |Axi2Mat_entry3_U0              |Axi2Mat_entry3              |        0|        0|    0 ns   |    0 ns   |    0|        0|   none  |
        |Axi2Mat_entry44_U0             |Axi2Mat_entry44             |        0|        0|    0 ns   |    0 ns   |    0|        0|   none  |
        |last_blk_pxl_width_U0          |last_blk_pxl_width          |        0|        0|    0 ns   |    0 ns   |    0|        0|   none  |
        |Axi2Mat_Block_split15_proc_U0  |Axi2Mat_Block_split15_proc  |        0|        0|    0 ns   |    0 ns   |    0|        0|   none  |
        +-------------------------------+----------------------------+---------+---------+-----------+-----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      43|    -|
|FIFO             |        -|     -|    1188|     805|    -|
|Instance         |        -|     2|     603|    2417|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|    1800|    3319|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  ~0  |   ~0   |       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |Axi2AxiStream_U0               |Axi2AxiStream               |        0|   0|  195|   480|    0|
    |Axi2Mat_Block_split15_proc_U0  |Axi2Mat_Block_split15_proc  |        0|   0|   22|    20|    0|
    |Axi2Mat_entry3_U0              |Axi2Mat_entry3              |        0|   0|    3|    47|    0|
    |Axi2Mat_entry44_U0             |Axi2Mat_entry44             |        0|   0|    3|    74|    0|
    |AxiStream2MatStream_U0         |AxiStream2MatStream         |        0|   1|  352|  1652|    0|
    |addrbound_U0                   |addrbound                   |        0|   1|   25|   115|    0|
    |last_blk_pxl_width_U0          |last_blk_pxl_width          |        0|   0|    3|    29|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |Total                          |                            |        0|   2|  603|  2417|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |axibound_V_U        |        0|  99|   0|    -|     2|   20|       40|
    |cols_c14_U          |        0|  99|   0|    -|     4|   11|       44|
    |cols_c3_U           |        0|  99|   0|    -|     2|   11|       22|
    |cols_c_U            |        0|  99|   0|    -|     2|   11|       22|
    |din_c1_U            |        0|  99|   0|    -|     2|   64|      128|
    |din_c_U             |        0|  99|   0|    -|     4|   64|      256|
    |last_blk_width_c_U  |        0|  99|   0|    -|     6|    4|       24|
    |ldata_U             |        0|  99|   0|    -|     2|   32|       64|
    |p_channel_U         |        0|  99|   0|    -|     2|   20|       40|
    |rows_c13_U          |        0|  99|   0|    -|     4|   11|       44|
    |rows_c2_U           |        0|  99|   0|    -|     2|   11|       22|
    |rows_c_U            |        0|  99|   0|    -|     2|   11|       22|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |Total               |        0|1188|   0|    0|    34|  270|      728|
    +--------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Axi2AxiStream_U0_ap_ready_count         |     +    |   0|  0|   9|           2|           1|
    |Axi2Mat_entry3_U0_ap_ready_count        |     +    |   0|  0|   9|           2|           1|
    |last_blk_pxl_width_U0_ap_ready_count    |     +    |   0|  0|   9|           2|           1|
    |Axi2AxiStream_U0_ap_start               |    and   |   0|  0|   2|           1|           1|
    |Axi2Mat_entry3_U0_ap_start              |    and   |   0|  0|   2|           1|           1|
    |ap_idle                                 |    and   |   0|  0|   2|           1|           1|
    |ap_sync_ready                           |    and   |   0|  0|   2|           1|           1|
    |last_blk_pxl_width_U0_ap_start          |    and   |   0|  0|   2|           1|           1|
    |ap_sync_Axi2AxiStream_U0_ap_ready       |    or    |   0|  0|   2|           1|           1|
    |ap_sync_Axi2Mat_entry3_U0_ap_ready      |    or    |   0|  0|   2|           1|           1|
    |ap_sync_last_blk_pxl_width_U0_ap_ready  |    or    |   0|  0|   2|           1|           1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0|  43|          14|          11|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Axi2AxiStream_U0_ap_ready_count             |   9|          2|    2|          4|
    |Axi2Mat_entry3_U0_ap_ready_count            |   9|          2|    2|          4|
    |ap_sync_reg_Axi2AxiStream_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_Axi2Mat_entry3_U0_ap_ready      |   9|          2|    1|          2|
    |ap_sync_reg_last_blk_pxl_width_U0_ap_ready  |   9|          2|    1|          2|
    |last_blk_pxl_width_U0_ap_ready_count        |   9|          2|    2|          4|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  54|         12|    9|         18|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |Axi2AxiStream_U0_ap_ready_count             |  2|   0|    2|          0|
    |Axi2Mat_entry3_U0_ap_ready_count            |  2|   0|    2|          0|
    |ap_sync_reg_Axi2AxiStream_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_Axi2Mat_entry3_U0_ap_ready      |  1|   0|    1|          0|
    |ap_sync_reg_last_blk_pxl_width_U0_ap_ready  |  1|   0|    1|          0|
    |last_blk_pxl_width_U0_ap_ready_count        |  2|   0|    2|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |  9|   0|    9|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|m_axi_gmem1_AWVALID       | out |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_AWREADY       |  in |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_AWADDR        | out |   64|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_AWID          | out |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_AWLEN         | out |   32|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_AWSIZE        | out |    3|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_AWBURST       | out |    2|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_AWLOCK        | out |    2|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_AWCACHE       | out |    4|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_AWPROT        | out |    3|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_AWQOS         | out |    4|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_AWREGION      | out |    4|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_AWUSER        | out |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_WVALID        | out |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_WREADY        |  in |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_WDATA         | out |   32|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_WSTRB         | out |    4|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_WLAST         | out |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_WID           | out |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_WUSER         | out |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_ARVALID       | out |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_ARREADY       |  in |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_ARADDR        | out |   64|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_ARID          | out |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_ARLEN         | out |   32|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_ARSIZE        | out |    3|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_ARBURST       | out |    2|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_ARLOCK        | out |    2|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_ARCACHE       | out |    4|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_ARPROT        | out |    3|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_ARQOS         | out |    4|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_ARREGION      | out |    4|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_ARUSER        | out |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_RVALID        |  in |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_RREADY        | out |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_RDATA         |  in |   32|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_RLAST         |  in |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_RID           |  in |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_RUSER         |  in |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_RRESP         |  in |    2|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_BVALID        |  in |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_BREADY        | out |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_BRESP         |  in |    2|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_BID           |  in |    1|    m_axi   |       gmem1       |    pointer   |
|m_axi_gmem1_BUSER         |  in |    1|    m_axi   |       gmem1       |    pointer   |
|in_harris_mat_419_din     | out |    8|   ap_fifo  | in_harris_mat_419 |    pointer   |
|in_harris_mat_419_full_n  |  in |    1|   ap_fifo  | in_harris_mat_419 |    pointer   |
|in_harris_mat_419_write   | out |    1|   ap_fifo  | in_harris_mat_419 |    pointer   |
|din                       |  in |   64|   ap_none  |        din        |    scalar    |
|din_ap_vld                |  in |    1|   ap_none  |        din        |    scalar    |
|rows                      |  in |   11|   ap_none  |        rows       |    scalar    |
|rows_ap_vld               |  in |    1|   ap_none  |        rows       |    scalar    |
|cols                      |  in |   11|   ap_none  |        cols       |    scalar    |
|cols_ap_vld               |  in |    1|   ap_none  |        cols       |    scalar    |
|ap_clk                    |  in |    1| ap_ctrl_hs |      Axi2Mat      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      Axi2Mat      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      Axi2Mat      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      Axi2Mat      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      Axi2Mat      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      Axi2Mat      | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |      Axi2Mat      | return value |
+--------------------------+-----+-----+------------+-------------------+--------------+

