

================================================================
== Vivado HLS Report for 'down'
================================================================
* Date:           Tue May 13 16:18:58 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        tiler
* Solution:       solution1
* Product family: spartan3e spartan3e_fpv5 
* Target device:  xc3s500efg320-4


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  20.00|     15.33|        2.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   15|  65040|   15|  65040|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |    0|  65025|         1|          -|          -| 0 ~ 65025 |    no    |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+------+----------+
|       Name      | BRAM_18K|  FF |  LUT | MULT18x18|
+-----------------+---------+-----+------+----------+
|Expression       |        -|    0|   341|         1|
|FIFO             |        -|    -|     -|         -|
|Instance         |        -|  176|   208|         -|
|Memory           |        -|    -|     -|         -|
|Multiplexer      |        -|    -|    72|         -|
|Register         |        -|  162|     -|         -|
|ShiftMemory      |        -|    -|     -|         -|
+-----------------+---------+-----+------+----------+
|Total            |        0|  338|   621|         1|
+-----------------+---------+-----+------+----------+
|Available        |       20|    -|  9312|        20|
+-----------------+---------+-----+------+----------+
|Utilization (%)  |        0|    -|     6|         5|
+-----------------+---------+-----+------+----------+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+-------+----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------------+----------------------------+---------+-------+----+-----+
    |toplevel_sdiv_9s_9ns_9_12_U1   |toplevel_sdiv_9s_9ns_9_12   |        0|      0|  88|  104|
    |toplevel_udiv_8ns_8ns_8_11_U2  |toplevel_udiv_8ns_8ns_8_11  |        0|      0|  88|  104|
    +-------------------------------+----------------------------+---------+-------+----+-----+
    |Total                          |                            |        0|      0| 176|  208|
    +-------------------------------+----------------------------+---------+-------+----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_363_p2            |     *    |      0|  0|   0|           8|           8|
    |cp_V_assign_fu_191_p2    |     +    |      0|  0|   8|           8|           1|
    |r_V_s_fu_264_p2          |     +    |      0|  0|   2|           2|           1|
    |t_fu_380_p2              |     +    |      0|  0|  16|          16|           1|
    |up_V_fu_207_p2           |     -    |      0|  0|   8|           8|           8|
    |p_5_i_fu_321_p3          |  Select  |      0|  0|   5|           1|           2|
    |p_i_fu_306_p3            |  Select  |      0|  0|   5|           1|           2|
    |possible_V_1_fu_346_p3   |  Select  |      0|  0|  36|           1|           2|
    |possible_V_2_fu_353_p3   |  Select  |      0|  0|  36|           1|           2|
    |this_assign_i_fu_229_p3  |  Select  |      0|  0|   8|           1|           8|
    |r_V_4_fu_401_p2          |    and   |      0|  0|  36|          36|          36|
    |tmp3_fu_396_p2           |    and   |      0|  0|  36|          36|          36|
    |tmp_1_fu_428_p2          |    and   |      0|  0|  36|          36|          36|
    |tmp_fu_369_p2            |    and   |      0|  0|  36|          36|          36|
    |tmp_61_i_fu_223_p2       |   icmp   |      0|  0|   6|           9|           9|
    |tmp_6_fu_406_p2          |   icmp   |      0|  0|  19|          36|           1|
    |tmp_8_fu_375_p2          |   icmp   |      0|  0|   9|          16|          16|
    |p_2_fu_422_p2            |    xor   |      0|  0|  36|          36|           2|
    |r_V_1_fu_283_p2          |    xor   |      0|  0|   3|           2|           3|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 341|         290|         210|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |avail_V_o           |  36|          2|   36|         72|
    |cp_V_o              |   8|          2|    8|         16|
    |op2_assign_reg_157  |  16|          2|   16|         32|
    |pp_rot_V_address0   |   6|          3|    6|         18|
    |pp_tile_V_address0  |   6|          3|    6|         18|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  72|         12|   72|        156|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+-----+-----------+
    |         Name         | FF | Bits| Const Bits|
    +----------------------+----+-----+-----------+
    |ap_CS_fsm             |   4|    4|          0|
    |cp_V_assign_reg_462   |   8|    8|          0|
    |op2_assign_reg_157    |  16|   16|          0|
    |possible_V_2_reg_526  |  36|   36|          0|
    |possible_V_reg_521    |  36|   36|          0|
    |r_V_reg_531           |  16|   16|          0|
    |t_V_reg_439           |   8|    8|          0|
    |tmp_31_reg_469        |   1|    1|          0|
    |tmp_32_reg_485        |   1|    1|          0|
    |tmp_reg_536           |  36|   36|          0|
    +----------------------+----+-----+-----------+
    |Total                 | 162|  162|          0|
    +----------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     down     | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     down     | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     down     | return value |
|ap_done             | out |    1| ap_ctrl_hs |     down     | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     down     | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     down     | return value |
|avail_V_i           |  in |   36|   ap_ovld  |    avail_V   |    pointer   |
|avail_V_o           | out |   36|   ap_ovld  |    avail_V   |    pointer   |
|avail_V_o_ap_vld    | out |    1|   ap_ovld  |    avail_V   |    pointer   |
|cp_V_i              |  in |    8|   ap_ovld  |     cp_V     |    pointer   |
|cp_V_o              | out |    8|   ap_ovld  |     cp_V     |    pointer   |
|cp_V_o_ap_vld       | out |    1|   ap_ovld  |     cp_V     |    pointer   |
|side_V              |  in |    8|   ap_none  |    side_V    |    pointer   |
|pp_tile_V_address0  | out |    6|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_ce0       | out |    1|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_we0       | out |    1|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_d0        | out |    8|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_q0        |  in |    8|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_address1  | out |    6|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_ce1       | out |    1|  ap_memory |   pp_tile_V  |     array    |
|pp_tile_V_q1        |  in |    8|  ap_memory |   pp_tile_V  |     array    |
|pp_rot_V_address0   | out |    6|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_ce0        | out |    1|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_we0        | out |    1|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_d0         | out |    2|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_q0         |  in |    2|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_address1   | out |    6|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_ce1        | out |    1|  ap_memory |   pp_rot_V   |     array    |
|pp_rot_V_q1         |  in |    2|  ap_memory |   pp_rot_V   |     array    |
|tiles_V_address0    | out |    8|  ap_memory |    tiles_V   |     array    |
|tiles_V_ce0         | out |    1|  ap_memory |    tiles_V   |     array    |
|tiles_V_q0          |  in |    4|  ap_memory |    tiles_V   |     array    |
|tiles_V_address1    | out |    8|  ap_memory |    tiles_V   |     array    |
|tiles_V_ce1         | out |    1|  ap_memory |    tiles_V   |     array    |
|tiles_V_q1          |  in |    4|  ap_memory |    tiles_V   |     array    |
|colours_V_address0  | out |    4|  ap_memory |   colours_V  |     array    |
|colours_V_ce0       | out |    1|  ap_memory |   colours_V  |     array    |
|colours_V_q0        |  in |   36|  ap_memory |   colours_V  |     array    |
|colours_V_address1  | out |    4|  ap_memory |   colours_V  |     array    |
|colours_V_ce1       | out |    1|  ap_memory |   colours_V  |     array    |
|colours_V_q1        |  in |   36|  ap_memory |   colours_V  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	16  / (tmp_8 & tmp_6)
* FSM state operations: 

 <State 1>: 7.54ns
ST_1: t_V [1/1] 0.00ns
_ifconv1:1  %t_V = load i8* @cp_V, align 1

ST_1: side_V_load_4 [1/1] 0.00ns
_ifconv1:4  %side_V_load_4 = load i8* @side_V, align 1

ST_1: tmp_tr_i [1/1] 0.00ns
_ifconv1:6  %tmp_tr_i = sext i8 %t_V to i9

ST_1: tmp_tr_i_19 [1/1] 0.00ns
_ifconv1:7  %tmp_tr_i_19 = zext i8 %side_V_load_4 to i9

ST_1: tmp_i [12/12] 7.54ns
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19


 <State 2>: 10.90ns
ST_2: cp_V_assign [1/1] 3.50ns
_ifconv1:2  %cp_V_assign = add i8 %t_V, 1

ST_2: stg_23 [1/1] 0.00ns
_ifconv1:3  store i8 %cp_V_assign, i8* @cp_V, align 1

ST_2: tmp_i [11/12] 7.54ns
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

ST_2: r_V_9 [11/11] 7.40ns
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4


 <State 3>: 7.54ns
ST_3: tmp_i [10/12] 7.54ns
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

ST_3: r_V_9 [10/11] 7.40ns
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4


 <State 4>: 7.54ns
ST_4: tmp_i [9/12] 7.54ns
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

ST_4: r_V_9 [9/11] 7.40ns
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4


 <State 5>: 7.54ns
ST_5: tmp_i [8/12] 7.54ns
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

ST_5: r_V_9 [8/11] 7.40ns
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4


 <State 6>: 7.54ns
ST_6: tmp_i [7/12] 7.54ns
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

ST_6: r_V_9 [7/11] 7.40ns
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4


 <State 7>: 7.54ns
ST_7: tmp_i [6/12] 7.54ns
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

ST_7: r_V_9 [6/11] 7.40ns
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4


 <State 8>: 7.54ns
ST_8: tmp_i [5/12] 7.54ns
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

ST_8: r_V_9 [5/11] 7.40ns
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4


 <State 9>: 7.54ns
ST_9: tmp_i [4/12] 7.54ns
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

ST_9: r_V_9 [4/11] 7.40ns
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4


 <State 10>: 7.54ns
ST_10: tmp_i [3/12] 7.54ns
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

ST_10: r_V_9 [3/11] 7.40ns
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4


 <State 11>: 7.54ns
ST_11: tmp_i [2/12] 7.54ns
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

ST_11: r_V_9 [2/11] 7.40ns
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4


 <State 12>: 15.33ns
ST_12: up_V [1/1] 3.50ns
_ifconv1:5  %up_V = sub i8 %cp_V_assign, %side_V_load_4

ST_12: tmp_i [1/12] 7.54ns
_ifconv1:8  %tmp_i = sdiv i9 %tmp_tr_i, %tmp_tr_i_19

ST_12: r_V_11 [1/1] 0.00ns
_ifconv1:9  %r_V_11 = trunc i9 %tmp_i to i8

ST_12: r_V_9 [1/11] 7.40ns
_ifconv1:10  %r_V_9 = udiv i8 %cp_V_assign, %side_V_load_4

ST_12: tmp_i_cast [1/1] 0.00ns
_ifconv1:11  %tmp_i_cast = sext i8 %r_V_11 to i9

ST_12: tmp_60_i_cast [1/1] 0.00ns
_ifconv1:12  %tmp_60_i_cast = zext i8 %r_V_9 to i9

ST_12: tmp_61_i [1/1] 3.40ns
_ifconv1:13  %tmp_61_i = icmp eq i9 %tmp_i_cast, %tmp_60_i_cast

ST_12: this_assign_i [1/1] 2.00ns
_ifconv1:14  %this_assign_i = select i1 %tmp_61_i, i8 %t_V, i8 -1

ST_12: tmp_31 [1/1] 0.00ns
_ifconv1:15  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %this_assign_i, i32 7)

ST_12: tmp_i_i [1/1] 0.00ns
_ifconv1:16  %tmp_i_i = zext i8 %this_assign_i to i64

ST_12: pp_tile_V_addr_1 [1/1] 0.00ns
_ifconv1:17  %pp_tile_V_addr_1 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i

ST_12: tile_V [2/2] 2.39ns
_ifconv1:18  %tile_V = load i8* %pp_tile_V_addr_1, align 2

ST_12: pp_rot_V_addr_1 [1/1] 0.00ns
_ifconv1:19  %pp_rot_V_addr_1 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i_i

ST_12: rot_V [2/2] 2.39ns
_ifconv1:20  %rot_V = load i2* %pp_rot_V_addr_1, align 1

ST_12: tmp_32 [1/1] 0.00ns
_ifconv1:29  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %up_V, i32 7)

ST_12: tmp_i23_i [1/1] 0.00ns
_ifconv1:30  %tmp_i23_i = zext i8 %up_V to i64

ST_12: pp_tile_V_addr_2 [1/1] 0.00ns
_ifconv1:31  %pp_tile_V_addr_2 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i23_i

ST_12: tile_V_6 [2/2] 2.39ns
_ifconv1:32  %tile_V_6 = load i8* %pp_tile_V_addr_2, align 2

ST_12: pp_rot_V_addr_2 [1/1] 0.00ns
_ifconv1:33  %pp_rot_V_addr_2 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i23_i

ST_12: rot_V_6 [2/2] 2.39ns
_ifconv1:34  %rot_V_6 = load i2* %pp_rot_V_addr_2, align 1


 <State 13>: 6.78ns
ST_13: tile_V [1/2] 2.39ns
_ifconv1:18  %tile_V = load i8* %pp_tile_V_addr_1, align 2

ST_13: rot_V [1/2] 2.39ns
_ifconv1:20  %rot_V = load i2* %pp_rot_V_addr_1, align 1

ST_13: r_V_s [1/1] 1.28ns
_ifconv1:21  %r_V_s = add i2 %rot_V, 1

ST_13: tmp_19 [1/1] 0.00ns
_ifconv1:22  %tmp_19 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V, i2 %r_V_s)

ST_13: tmp_20 [1/1] 0.00ns
_ifconv1:23  %tmp_20 = zext i10 %tmp_19 to i64

ST_13: tiles_V_addr [1/1] 0.00ns
_ifconv1:24  %tiles_V_addr = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_20

ST_13: tiles_V_load [2/2] 2.39ns
_ifconv1:25  %tiles_V_load = load i4* %tiles_V_addr, align 1

ST_13: tile_V_6 [1/2] 2.39ns
_ifconv1:32  %tile_V_6 = load i8* %pp_tile_V_addr_2, align 2

ST_13: rot_V_6 [1/2] 2.39ns
_ifconv1:34  %rot_V_6 = load i2* %pp_rot_V_addr_2, align 1

ST_13: r_V_1 [1/1] 2.00ns
_ifconv1:35  %r_V_1 = xor i2 %rot_V_6, -2

ST_13: tmp_21 [1/1] 0.00ns
_ifconv1:36  %tmp_21 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_6, i2 %r_V_1)

ST_13: tmp_22 [1/1] 0.00ns
_ifconv1:37  %tmp_22 = zext i10 %tmp_21 to i64

ST_13: tiles_V_addr_3 [1/1] 0.00ns
_ifconv1:38  %tiles_V_addr_3 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_22

ST_13: tiles_V_load_2 [2/2] 2.39ns
_ifconv1:39  %tiles_V_load_2 = load i4* %tiles_V_addr_3, align 1


 <State 14>: 6.78ns
ST_14: tiles_V_load [1/2] 2.39ns
_ifconv1:25  %tiles_V_load = load i4* %tiles_V_addr, align 1

ST_14: tmp_63_i_cast [1/1] 0.00ns
_ifconv1:26  %tmp_63_i_cast = zext i4 %tiles_V_load to i5

ST_14: p_i [1/1] 2.00ns
_ifconv1:27  %p_i = select i1 %tmp_31, i5 -1, i5 %tmp_63_i_cast

ST_14: p_i_cast [1/1] 0.00ns
_ifconv1:28  %p_i_cast = sext i5 %p_i to i8

ST_14: tiles_V_load_2 [1/2] 2.39ns
_ifconv1:39  %tiles_V_load_2 = load i4* %tiles_V_addr_3, align 1

ST_14: tmp_65_i_cast [1/1] 0.00ns
_ifconv1:40  %tmp_65_i_cast = zext i4 %tiles_V_load_2 to i5

ST_14: p_5_i [1/1] 2.00ns
_ifconv1:41  %p_5_i = select i1 %tmp_32, i5 -1, i5 %tmp_65_i_cast

ST_14: p_5_i_cast [1/1] 0.00ns
_ifconv1:42  %p_5_i_cast = sext i5 %p_5_i to i8

ST_14: tmp_3 [1/1] 0.00ns
_ifconv1:43  %tmp_3 = zext i8 %p_i_cast to i64

ST_14: colours_V_addr [1/1] 0.00ns
_ifconv1:44  %colours_V_addr = getelementptr [10 x i36]* @colours_V, i64 0, i64 %tmp_3

ST_14: colours_V_load [2/2] 2.39ns
_ifconv1:45  %colours_V_load = load i36* %colours_V_addr, align 8

ST_14: tmp_5 [1/1] 0.00ns
_ifconv1:47  %tmp_5 = zext i8 %p_5_i_cast to i64

ST_14: colours_V_addr_1 [1/1] 0.00ns
_ifconv1:48  %colours_V_addr_1 = getelementptr [10 x i36]* @colours_V, i64 0, i64 %tmp_5

ST_14: colours_V_load_1 [2/2] 2.39ns
_ifconv1:49  %colours_V_load_1 = load i36* %colours_V_addr_1, align 8


 <State 15>: 6.39ns
ST_15: possible_V [1/1] 0.00ns
_ifconv1:0  %possible_V = load i36* @avail_V, align 8

ST_15: colours_V_load [1/2] 2.39ns
_ifconv1:45  %colours_V_load = load i36* %colours_V_addr, align 8

ST_15: possible_V_1 [1/1] 2.00ns
_ifconv1:46  %possible_V_1 = select i1 %tmp_31, i36 -1, i36 %colours_V_load

ST_15: colours_V_load_1 [1/2] 2.39ns
_ifconv1:49  %colours_V_load_1 = load i36* %colours_V_addr_1, align 8

ST_15: possible_V_2 [1/1] 2.00ns
_ifconv1:50  %possible_V_2 = select i1 %tmp_32, i36 -1, i36 %colours_V_load_1

ST_15: lhs_V [1/1] 0.00ns
_ifconv1:51  %lhs_V = zext i8 %side_V_load_4 to i16

ST_15: r_V [1/1] 5.08ns
_ifconv1:52  %r_V = mul i16 %lhs_V, %lhs_V

ST_15: tmp [1/1] 2.00ns
_ifconv1:53  %tmp = and i36 %possible_V, %possible_V_1

ST_15: stg_100 [1/1] 2.38ns
_ifconv1:54  br label %0


 <State 16>: 11.23ns
ST_16: op2_assign [1/1] 0.00ns
:0  %op2_assign = phi i16 [ 0, %_ifconv1 ], [ %t, %_ifconv ]

ST_16: tmp_8 [1/1] 3.38ns
:1  %tmp_8 = icmp ult i16 %op2_assign, %r_V

ST_16: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65025, i64 0) nounwind

ST_16: t [1/1] 3.74ns
:3  %t = add i16 %op2_assign, 1

ST_16: stg_105 [1/1] 0.00ns
:4  br i1 %tmp_8, label %_ifconv, label %.loopexit

ST_16: tmp_s [1/1] 0.00ns
_ifconv:0  %tmp_s = zext i16 %op2_assign to i36

ST_16: r_V_12 [1/1] 3.24ns
_ifconv:1  %r_V_12 = shl i36 1, %tmp_s

ST_16: tmp3 [1/1] 2.00ns
_ifconv:2  %tmp3 = and i36 %possible_V_2, %r_V_12

ST_16: r_V_4 [1/1] 2.00ns
_ifconv:3  %r_V_4 = and i36 %tmp3, %tmp

ST_16: tmp_6 [1/1] 3.99ns
_ifconv:4  %tmp_6 = icmp eq i36 %r_V_4, 0

ST_16: stg_111 [1/1] 0.00ns
_ifconv:5  br i1 %tmp_6, label %0, label %_ifconv2

ST_16: tmp_7 [1/1] 0.00ns
_ifconv2:0  %tmp_7 = zext i8 %cp_V_assign to i64

ST_16: tmp_33 [1/1] 0.00ns
_ifconv2:1  %tmp_33 = trunc i16 %op2_assign to i8

ST_16: pp_tile_V_addr [1/1] 0.00ns
_ifconv2:2  %pp_tile_V_addr = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_7

ST_16: stg_115 [1/1] 2.39ns
_ifconv2:3  store i8 %tmp_33, i8* %pp_tile_V_addr, align 2

ST_16: pp_rot_V_addr [1/1] 0.00ns
_ifconv2:4  %pp_rot_V_addr = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_7

ST_16: stg_117 [1/1] 2.39ns
_ifconv2:5  store i2 0, i2* %pp_rot_V_addr, align 1

ST_16: p_2 [1/1] 2.00ns
_ifconv2:6  %p_2 = xor i36 %r_V_12, -1

ST_16: tmp_1 [1/1] 2.00ns
_ifconv2:7  %tmp_1 = and i36 %possible_V, %p_2

ST_16: stg_120 [1/1] 0.00ns
_ifconv2:8  store i36 %tmp_1, i36* @avail_V, align 8

ST_16: stg_121 [1/1] 0.00ns
_ifconv2:9  br label %.loopexit

ST_16: stg_122 [1/1] 0.00ns
.loopexit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ avail_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x409dcb0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cp_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x39984f0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ side_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; mode=0x3748960; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ pp_tile_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x4601650; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ pp_rot_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x401ba60; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ tiles_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x405f6c0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ colours_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x42d4a60; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_V              (load             ) [ 00111111111110000]
side_V_load_4    (load             ) [ 00111111111111110]
tmp_tr_i         (sext             ) [ 00111111111110000]
tmp_tr_i_19      (zext             ) [ 00111111111110000]
cp_V_assign      (add              ) [ 00011111111111111]
stg_23           (store            ) [ 00000000000000000]
up_V             (sub              ) [ 00000000000000000]
tmp_i            (sdiv             ) [ 00000000000000000]
r_V_11           (trunc            ) [ 00000000000000000]
r_V_9            (udiv             ) [ 00000000000000000]
tmp_i_cast       (sext             ) [ 00000000000000000]
tmp_60_i_cast    (zext             ) [ 00000000000000000]
tmp_61_i         (icmp             ) [ 00000000000000000]
this_assign_i    (select           ) [ 00000000000000000]
tmp_31           (bitselect        ) [ 00000000000001110]
tmp_i_i          (zext             ) [ 00000000000000000]
pp_tile_V_addr_1 (getelementptr    ) [ 00000000000001000]
pp_rot_V_addr_1  (getelementptr    ) [ 00000000000001000]
tmp_32           (bitselect        ) [ 00000000000001110]
tmp_i23_i        (zext             ) [ 00000000000000000]
pp_tile_V_addr_2 (getelementptr    ) [ 00000000000001000]
pp_rot_V_addr_2  (getelementptr    ) [ 00000000000001000]
tile_V           (load             ) [ 00000000000000000]
rot_V            (load             ) [ 00000000000000000]
r_V_s            (add              ) [ 00000000000000000]
tmp_19           (bitconcatenate   ) [ 00000000000000000]
tmp_20           (zext             ) [ 00000000000000000]
tiles_V_addr     (getelementptr    ) [ 00000000000000100]
tile_V_6         (load             ) [ 00000000000000000]
rot_V_6          (load             ) [ 00000000000000000]
r_V_1            (xor              ) [ 00000000000000000]
tmp_21           (bitconcatenate   ) [ 00000000000000000]
tmp_22           (zext             ) [ 00000000000000000]
tiles_V_addr_3   (getelementptr    ) [ 00000000000000100]
tiles_V_load     (load             ) [ 00000000000000000]
tmp_63_i_cast    (zext             ) [ 00000000000000000]
p_i              (select           ) [ 00000000000000000]
p_i_cast         (sext             ) [ 00000000000000000]
tiles_V_load_2   (load             ) [ 00000000000000000]
tmp_65_i_cast    (zext             ) [ 00000000000000000]
p_5_i            (select           ) [ 00000000000000000]
p_5_i_cast       (sext             ) [ 00000000000000000]
tmp_3            (zext             ) [ 00000000000000000]
colours_V_addr   (getelementptr    ) [ 00000000000000010]
tmp_5            (zext             ) [ 00000000000000000]
colours_V_addr_1 (getelementptr    ) [ 00000000000000010]
possible_V       (load             ) [ 00000000000000001]
colours_V_load   (load             ) [ 00000000000000000]
possible_V_1     (select           ) [ 00000000000000000]
colours_V_load_1 (load             ) [ 00000000000000000]
possible_V_2     (select           ) [ 00000000000000001]
lhs_V            (zext             ) [ 00000000000000000]
r_V              (mul              ) [ 00000000000000001]
tmp              (and              ) [ 00000000000000001]
stg_100          (br               ) [ 00000000000000011]
op2_assign       (phi              ) [ 00000000000000001]
tmp_8            (icmp             ) [ 00000000000000001]
empty            (speclooptripcount) [ 00000000000000000]
t                (add              ) [ 00000000000000011]
stg_105          (br               ) [ 00000000000000000]
tmp_s            (zext             ) [ 00000000000000000]
r_V_12           (shl              ) [ 00000000000000000]
tmp3             (and              ) [ 00000000000000000]
r_V_4            (and              ) [ 00000000000000000]
tmp_6            (icmp             ) [ 00000000000000001]
stg_111          (br               ) [ 00000000000000011]
tmp_7            (zext             ) [ 00000000000000000]
tmp_33           (trunc            ) [ 00000000000000000]
pp_tile_V_addr   (getelementptr    ) [ 00000000000000000]
stg_115          (store            ) [ 00000000000000000]
pp_rot_V_addr    (getelementptr    ) [ 00000000000000000]
stg_117          (store            ) [ 00000000000000000]
p_2              (xor              ) [ 00000000000000000]
tmp_1            (and              ) [ 00000000000000000]
stg_120          (store            ) [ 00000000000000000]
stg_121          (br               ) [ 00000000000000000]
stg_122          (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="avail_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avail_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cp_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cp_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="side_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="side_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pp_tile_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pp_tile_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pp_rot_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pp_rot_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tiles_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tiles_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="colours_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colours_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="pp_tile_V_addr_1_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="8" slack="0"/>
<pin id="52" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_tile_V_addr_1/12 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="6" slack="0"/>
<pin id="57" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="3" bw="6" slack="0"/>
<pin id="80" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="8" slack="0"/>
<pin id="81" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tile_V/12 tile_V_6/12 stg_115/16 "/>
</bind>
</comp>

<comp id="60" class="1004" name="pp_rot_V_addr_1_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="2" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="8" slack="0"/>
<pin id="64" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_rot_V_addr_1/12 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="0"/>
<pin id="69" dir="0" index="1" bw="2" slack="0"/>
<pin id="90" dir="0" index="3" bw="6" slack="0"/>
<pin id="91" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="70" dir="1" index="2" bw="2" slack="0"/>
<pin id="92" dir="1" index="5" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="rot_V/12 rot_V_6/12 stg_117/16 "/>
</bind>
</comp>

<comp id="72" class="1004" name="pp_tile_V_addr_2_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_tile_V_addr_2/12 "/>
</bind>
</comp>

<comp id="83" class="1004" name="pp_rot_V_addr_2_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="2" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="8" slack="0"/>
<pin id="87" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_rot_V_addr_2/12 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tiles_V_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="10" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tiles_V_addr/13 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="113" dir="0" index="3" bw="8" slack="0"/>
<pin id="114" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="104" dir="1" index="2" bw="4" slack="0"/>
<pin id="115" dir="1" index="5" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tiles_V_load/13 tiles_V_load_2/13 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tiles_V_addr_3_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tiles_V_addr_3/13 "/>
</bind>
</comp>

<comp id="117" class="1004" name="colours_V_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="36" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="colours_V_addr/14 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="36" slack="2147483647"/>
<pin id="136" dir="0" index="3" bw="4" slack="0"/>
<pin id="137" dir="0" index="4" bw="36" slack="2147483647"/>
<pin id="127" dir="1" index="2" bw="36" slack="0"/>
<pin id="138" dir="1" index="5" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="colours_V_load/14 colours_V_load_1/14 "/>
</bind>
</comp>

<comp id="129" class="1004" name="colours_V_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="36" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="colours_V_addr_1/14 "/>
</bind>
</comp>

<comp id="140" class="1004" name="pp_tile_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_tile_V_addr/16 "/>
</bind>
</comp>

<comp id="148" class="1004" name="pp_rot_V_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pp_rot_V_addr/16 "/>
</bind>
</comp>

<comp id="157" class="1005" name="op2_assign_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="1"/>
<pin id="159" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="op2_assign_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="16" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/16 "/>
</bind>
</comp>

<comp id="169" class="1004" name="t_V_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="side_V_load_4_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="side_V_load_4/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_tr_i_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_tr_i/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_tr_i_19_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_tr_i_19/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="cp_V_assign_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="1"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cp_V_assign/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="stg_23_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_23/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="1"/>
<pin id="205" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="r_V_9/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="up_V_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="10"/>
<pin id="209" dir="0" index="1" bw="8" slack="11"/>
<pin id="210" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="up_V/12 "/>
</bind>
</comp>

<comp id="211" class="1004" name="r_V_11_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="r_V_11/12 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_i_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_cast/12 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_60_i_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60_i_cast/12 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_61_i_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_61_i/12 "/>
</bind>
</comp>

<comp id="229" class="1004" name="this_assign_i_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="11"/>
<pin id="232" dir="0" index="2" bw="8" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="this_assign_i/12 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_31_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/12 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_i_i_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/12 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_32_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/12 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_i23_i_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i23_i/12 "/>
</bind>
</comp>

<comp id="264" class="1004" name="r_V_s_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_s/13 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_19_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="0" index="2" bw="2" slack="0"/>
<pin id="274" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/13 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_20_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/13 "/>
</bind>
</comp>

<comp id="283" class="1004" name="r_V_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="0" index="1" bw="2" slack="0"/>
<pin id="286" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_1/13 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_21_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="0" index="2" bw="2" slack="0"/>
<pin id="293" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/13 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_22_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/13 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_63_i_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_i_cast/14 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_i_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="2"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="0" index="2" bw="5" slack="0"/>
<pin id="310" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/14 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_i_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_i_cast/14 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_65_i_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65_i_cast/14 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_5_i_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="2"/>
<pin id="323" dir="0" index="1" bw="5" slack="0"/>
<pin id="324" dir="0" index="2" bw="5" slack="0"/>
<pin id="325" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_5_i/14 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_5_i_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_5_i_cast/14 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/14 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_5_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="342" class="1004" name="possible_V_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="36" slack="0"/>
<pin id="344" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="possible_V/15 "/>
</bind>
</comp>

<comp id="346" class="1004" name="possible_V_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="3"/>
<pin id="348" dir="0" index="1" bw="36" slack="0"/>
<pin id="349" dir="0" index="2" bw="36" slack="0"/>
<pin id="350" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="possible_V_1/15 "/>
</bind>
</comp>

<comp id="353" class="1004" name="possible_V_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="3"/>
<pin id="355" dir="0" index="1" bw="36" slack="0"/>
<pin id="356" dir="0" index="2" bw="36" slack="0"/>
<pin id="357" dir="1" index="3" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="possible_V_2/15 "/>
</bind>
</comp>

<comp id="360" class="1004" name="lhs_V_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="14"/>
<pin id="362" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/15 "/>
</bind>
</comp>

<comp id="363" class="1004" name="r_V_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/15 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="36" slack="0"/>
<pin id="371" dir="0" index="1" bw="36" slack="0"/>
<pin id="372" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_8_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="1"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/16 "/>
</bind>
</comp>

<comp id="380" class="1004" name="t_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/16 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_s_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/16 "/>
</bind>
</comp>

<comp id="390" class="1004" name="r_V_12_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_12/16 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp3_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="36" slack="1"/>
<pin id="398" dir="0" index="1" bw="36" slack="0"/>
<pin id="399" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp3/16 "/>
</bind>
</comp>

<comp id="401" class="1004" name="r_V_4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="36" slack="0"/>
<pin id="403" dir="0" index="1" bw="36" slack="1"/>
<pin id="404" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_V_4/16 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_6_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="36" slack="0"/>
<pin id="408" dir="0" index="1" bw="36" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/16 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_7_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="14"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/16 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_33_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/16 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="36" slack="0"/>
<pin id="424" dir="0" index="1" bw="36" slack="0"/>
<pin id="425" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_2/16 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="36" slack="1"/>
<pin id="430" dir="0" index="1" bw="36" slack="0"/>
<pin id="431" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_1/16 "/>
</bind>
</comp>

<comp id="433" class="1004" name="stg_120_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="36" slack="0"/>
<pin id="435" dir="0" index="1" bw="36" slack="0"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_120/16 "/>
</bind>
</comp>

<comp id="439" class="1005" name="t_V_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="1"/>
<pin id="441" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="445" class="1005" name="side_V_load_4_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="1"/>
<pin id="447" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="side_V_load_4 "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_tr_i_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="9" slack="1"/>
<pin id="454" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_tr_i "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_tr_i_19_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="9" slack="1"/>
<pin id="459" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_tr_i_19 "/>
</bind>
</comp>

<comp id="462" class="1005" name="cp_V_assign_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="1"/>
<pin id="464" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cp_V_assign "/>
</bind>
</comp>

<comp id="469" class="1005" name="tmp_31_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="475" class="1005" name="pp_tile_V_addr_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="1"/>
<pin id="477" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_tile_V_addr_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="pp_rot_V_addr_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="1"/>
<pin id="482" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_rot_V_addr_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_32_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="491" class="1005" name="pp_tile_V_addr_2_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="1"/>
<pin id="493" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_tile_V_addr_2 "/>
</bind>
</comp>

<comp id="496" class="1005" name="pp_rot_V_addr_2_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="1"/>
<pin id="498" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pp_rot_V_addr_2 "/>
</bind>
</comp>

<comp id="501" class="1005" name="tiles_V_addr_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="1"/>
<pin id="503" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tiles_V_addr "/>
</bind>
</comp>

<comp id="506" class="1005" name="tiles_V_addr_3_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="1"/>
<pin id="508" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tiles_V_addr_3 "/>
</bind>
</comp>

<comp id="511" class="1005" name="colours_V_addr_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="1"/>
<pin id="513" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="colours_V_addr "/>
</bind>
</comp>

<comp id="516" class="1005" name="colours_V_addr_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="1"/>
<pin id="518" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="colours_V_addr_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="possible_V_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="36" slack="1"/>
<pin id="523" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="possible_V "/>
</bind>
</comp>

<comp id="526" class="1005" name="possible_V_2_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="36" slack="1"/>
<pin id="528" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="possible_V_2 "/>
</bind>
</comp>

<comp id="531" class="1005" name="r_V_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="1"/>
<pin id="533" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="36" slack="1"/>
<pin id="538" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="544" class="1005" name="t_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="0"/>
<pin id="546" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="22" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="72" pin="3"/><net_sink comp="55" pin=3"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="83" pin="3"/><net_sink comp="67" pin=3"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="3"/><net_sink comp="101" pin=3"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="129" pin="3"/><net_sink comp="124" pin=3"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="156"><net_src comp="148" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="169" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="173" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="177" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="181" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="191" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="185" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="202" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="215" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="229" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="229" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="207" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="207" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="268"><net_src comp="67" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="55" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="264" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="287"><net_src comp="67" pin="5"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="55" pin="5"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="283" pin="2"/><net_sink comp="289" pin=2"/></net>

<net id="300"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="305"><net_src comp="101" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="30" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="316"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="101" pin="5"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="30" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="331"><net_src comp="321" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="313" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="340"><net_src comp="328" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="345"><net_src comp="0" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="32" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="124" pin="2"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="32" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="124" pin="5"/><net_sink comp="353" pin=2"/></net>

<net id="367"><net_src comp="360" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="342" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="346" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="161" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="161" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="40" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="161" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="42" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="390" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="44" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="412" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="420"><net_src comp="161" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="426"><net_src comp="390" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="32" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="428" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="0" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="169" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="448"><net_src comp="173" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="451"><net_src comp="445" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="455"><net_src comp="177" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="460"><net_src comp="181" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="465"><net_src comp="191" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="472"><net_src comp="236" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="478"><net_src comp="48" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="483"><net_src comp="60" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="488"><net_src comp="250" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="494"><net_src comp="72" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="55" pin=3"/></net>

<net id="499"><net_src comp="83" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="67" pin=3"/></net>

<net id="504"><net_src comp="94" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="509"><net_src comp="106" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="101" pin=3"/></net>

<net id="514"><net_src comp="117" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="519"><net_src comp="129" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="124" pin=3"/></net>

<net id="524"><net_src comp="342" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="529"><net_src comp="353" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="534"><net_src comp="363" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="539"><net_src comp="369" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="547"><net_src comp="380" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="161" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: avail_V | {}
	Port: cp_V | {}
	Port: side_V | {}
	Port: pp_tile_V | {}
	Port: pp_rot_V | {}
	Port: tiles_V | {}
	Port: colours_V | {}
  - Chain level:
	State 1
		tmp_tr_i : 1
		tmp_tr_i_19 : 1
		tmp_i : 2
	State 2
		stg_23 : 1
		r_V_9 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		r_V_11 : 1
		tmp_i_cast : 2
		tmp_60_i_cast : 1
		tmp_61_i : 3
		this_assign_i : 4
		tmp_31 : 5
		tmp_i_i : 5
		pp_tile_V_addr_1 : 6
		tile_V : 7
		pp_rot_V_addr_1 : 6
		rot_V : 7
		tmp_32 : 1
		tmp_i23_i : 1
		pp_tile_V_addr_2 : 2
		tile_V_6 : 3
		pp_rot_V_addr_2 : 2
		rot_V_6 : 3
	State 13
		r_V_s : 1
		tmp_19 : 2
		tmp_20 : 3
		tiles_V_addr : 4
		tiles_V_load : 5
		r_V_1 : 1
		tmp_21 : 1
		tmp_22 : 2
		tiles_V_addr_3 : 3
		tiles_V_load_2 : 4
	State 14
		tmp_63_i_cast : 1
		p_i : 2
		p_i_cast : 3
		tmp_65_i_cast : 1
		p_5_i : 2
		p_5_i_cast : 3
		tmp_3 : 4
		colours_V_addr : 5
		colours_V_load : 6
		tmp_5 : 4
		colours_V_addr_1 : 5
		colours_V_load_1 : 6
	State 15
		possible_V_1 : 1
		possible_V_2 : 1
		r_V : 1
		tmp : 2
	State 16
		tmp_8 : 1
		t : 1
		stg_105 : 2
		tmp_s : 1
		r_V_12 : 2
		tmp3 : 3
		r_V_4 : 3
		tmp_6 : 3
		stg_111 : 4
		tmp_33 : 1
		pp_tile_V_addr : 1
		stg_115 : 2
		pp_rot_V_addr : 1
		stg_117 : 2
		p_2 : 3
		tmp_1 : 3
		stg_120 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |MULT18x18|
|----------|----------------------|---------|---------|---------|
|   sdiv   |      grp_fu_185      |    88   |   104   |    0    |
|----------|----------------------|---------|---------|---------|
|   udiv   |      grp_fu_202      |    88   |   104   |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_369      |    0    |    36   |    0    |
|    and   |      tmp3_fu_396     |    0    |    36   |    0    |
|          |     r_V_4_fu_401     |    0    |    36   |    0    |
|          |     tmp_1_fu_428     |    0    |    36   |    0    |
|----------|----------------------|---------|---------|---------|
|          | this_assign_i_fu_229 |    0    |    8    |    0    |
|          |      p_i_fu_306      |    0    |    5    |    0    |
|  select  |     p_5_i_fu_321     |    0    |    5    |    0    |
|          |  possible_V_1_fu_346 |    0    |    36   |    0    |
|          |  possible_V_2_fu_353 |    0    |    36   |    0    |
|----------|----------------------|---------|---------|---------|
|    shl   |     r_V_12_fu_390    |    0    |    57   |    0    |
|----------|----------------------|---------|---------|---------|
|    xor   |     r_V_1_fu_283     |    0    |    2    |    0    |
|          |      p_2_fu_422      |    0    |    36   |    0    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_61_i_fu_223   |    0    |    5    |    0    |
|   icmp   |     tmp_8_fu_375     |    0    |    9    |    0    |
|          |     tmp_6_fu_406     |    0    |    19   |    0    |
|----------|----------------------|---------|---------|---------|
|          |  cp_V_assign_fu_191  |    0    |    8    |    0    |
|    add   |     r_V_s_fu_264     |    0    |    2    |    0    |
|          |       t_fu_380       |    0    |    16   |    0    |
|----------|----------------------|---------|---------|---------|
|    sub   |      up_V_fu_207     |    0    |    8    |    0    |
|----------|----------------------|---------|---------|---------|
|    mul   |      r_V_fu_363      |    0    |    0    |    1    |
|----------|----------------------|---------|---------|---------|
|          |    tmp_tr_i_fu_177   |    0    |    0    |    0    |
|   sext   |   tmp_i_cast_fu_215  |    0    |    0    |    0    |
|          |    p_i_cast_fu_313   |    0    |    0    |    0    |
|          |   p_5_i_cast_fu_328  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  tmp_tr_i_19_fu_181  |    0    |    0    |    0    |
|          | tmp_60_i_cast_fu_219 |    0    |    0    |    0    |
|          |    tmp_i_i_fu_244    |    0    |    0    |    0    |
|          |   tmp_i23_i_fu_258   |    0    |    0    |    0    |
|          |     tmp_20_fu_278    |    0    |    0    |    0    |
|          |     tmp_22_fu_297    |    0    |    0    |    0    |
|   zext   | tmp_63_i_cast_fu_302 |    0    |    0    |    0    |
|          | tmp_65_i_cast_fu_317 |    0    |    0    |    0    |
|          |     tmp_3_fu_332     |    0    |    0    |    0    |
|          |     tmp_5_fu_337     |    0    |    0    |    0    |
|          |     lhs_V_fu_360     |    0    |    0    |    0    |
|          |     tmp_s_fu_386     |    0    |    0    |    0    |
|          |     tmp_7_fu_412     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |     r_V_11_fu_211    |    0    |    0    |    0    |
|          |     tmp_33_fu_417    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|     tmp_31_fu_236    |    0    |    0    |    0    |
|          |     tmp_32_fu_250    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_19_fu_270    |    0    |    0    |    0    |
|          |     tmp_21_fu_289    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |   176   |   604   |    1    |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|colours_V_addr_1_reg_516|    4   |
| colours_V_addr_reg_511 |    4   |
|   cp_V_assign_reg_462  |    8   |
|   op2_assign_reg_157   |   16   |
|  possible_V_2_reg_526  |   36   |
|   possible_V_reg_521   |   36   |
| pp_rot_V_addr_1_reg_480|    6   |
| pp_rot_V_addr_2_reg_496|    6   |
|pp_tile_V_addr_1_reg_475|    6   |
|pp_tile_V_addr_2_reg_491|    6   |
|       r_V_reg_531      |   16   |
|  side_V_load_4_reg_445 |    8   |
|       t_V_reg_439      |    8   |
|        t_reg_544       |   16   |
| tiles_V_addr_3_reg_506 |    8   |
|  tiles_V_addr_reg_501  |    8   |
|     tmp_31_reg_469     |    1   |
|     tmp_32_reg_485     |    1   |
|       tmp_reg_536      |   36   |
|   tmp_tr_i_19_reg_457  |    9   |
|    tmp_tr_i_reg_452    |    9   |
+------------------------+--------+
|          Total         |   248  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_55 |  p0  |   3  |   6  |   18   ||    6    |
|  grp_access_fu_55 |  p3  |   2  |   6  |   12   ||    6    |
|  grp_access_fu_67 |  p0  |   3  |   6  |   18   ||    6    |
|  grp_access_fu_67 |  p3  |   2  |   6  |   12   ||    6    |
| grp_access_fu_101 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_101 |  p3  |   2  |   8  |   16   ||    8    |
| grp_access_fu_124 |  p0  |   2  |   4  |    8   ||    4    |
| grp_access_fu_124 |  p3  |   2  |   4  |    8   ||    4    |
|     grp_fu_185    |  p0  |   2  |   8  |   16   ||    8    |
|     grp_fu_185    |  p1  |   2  |   8  |   16   ||    8    |
|     grp_fu_202    |  p0  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   156  ||  23.86  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+-----------+
|           |  Delay |   FF   |   LUT  | MULT18x18 |
+-----------+--------+--------+--------+-----------+
|  Function |    -   |   176  |   604  |     1     |
|   Memory  |    -   |    -   |    -   |     -     |
|Multiplexer|   23   |    -   |   72   |     -     |
|  Register |    -   |   248  |    -   |     -     |
+-----------+--------+--------+--------+-----------+
|   Total   |   23   |   424  |   676  |     1     |
+-----------+--------+--------+--------+-----------+
