`Projects container for RTL projects.`

## Projects: 
### FIFO
- **Project Key Words:** SystemVerilog, RTL design.
- **Project Status:** On-Going...