*********************************************************************************
Commit: 86b0dea6528c19a29e9ad67b2a32ad6f27bc3935 
*********************************************************************************

[SiliconPkg]

  [ADL-S] Responsiveness cold boot delay due to PreMemSaOnPolicy Module
  
  Moved the CpuPcieCheckforLinkActive() call to post-mem for all Root ports.
  
  Hsd-es-id: 22011571914
  Change-Id: I3a0248da103bb984538eaf7ea55cc527db312ca9
  Original commit hash: d82e0fa67e2c7e3807d1a8d3277fb344abaf40d4
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: e00fcb1bf3d2e7e63ed1b8d838e634e1c217698a 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][14012871621][ADL-S | DDR5] ECT updates from ADL-P CTE
  
  1. MrcIssueMpc: no need to go to 1N mode
  2. Roundtrip Match should be called after DDR5 ECT, because we only do partial JEDEC Reset before ECT.
  Move MrcRoundTripMatch to a separate task in the MRC call table, invoked right after ReadLeveling.
  This way it will be called at the right spot in silicon and CTE as well, in gate and training steps cases.
  3. Added more Device ID values for ADL-P
  4. Add MrcChannelExist check in ProgramDeswizzleRegisters where we dump DESWIZZLE registers.
  5. DDR5 ECT: FindCsTrainingLimits: shift CS PI to 0 after the sweep, and before CADB stop.
  This is to avoid DRAM latching a wrong command because CS PI is shifted to the right and CA pins will change value during CADB stop.
  
  Hsd-es-id: 14012871621
  Change-Id: Ic45e1b8aaa86043a32bbfe9245220b3d425d3dbb
  Original commit hash: 3f5c288c09d088b37bad708d7fefc3a35c424113
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: e1c4dade9bd5cba7bd9b3ac7f6fdb31bed022abe 
*********************************************************************************

[BoardPkg]

  [ADL] When we click on Httpv4 boot option for downloading , it returns back to BIOS page.
  
  Merging 44f85cfcf63b2af6d004c7151aee0da73453fcbf from TGL to ADL.
  
  Hsd-es-id: 16011934468
  Change-Id: I3229e9c7536acaf7fe35ef7866f2e6f26e167032
  Original commit hash: 1200492a8093c5822175099b18f45cf23da35f3e
  
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 24e0328a1fec751a1af1695413d400e19ef91d1a 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][16011991617] [ADL-P | DDR4 DDR5 LP4 LP5] PhyInit delta updates from B0 to J0.
  
  Changes:
  J0: DATA_CR_DDRCRDATACONTROL0.internalclockson = !Lpddr
  CCC_CR_MDLLCTL1.mdll_cmn_picapsel = 3 (for all steppings)
  J0: DDRVCCDLL_CR_AFE_CTRL1_NEW.iolvrtop_cmn_lvroffsetcal = 0x10
  CCC_CR_DDRCRPINSUSED.CCCMuxSelect = 0 for LP5 Descending
  CCC_CR_DDRCRPINSUSED.AltMuxLp5DEn = 1 for LP5 Descending
  
  Other Changes:
  - CtlGrpPi Hash update for LP5 per CCC ascending/descending config.
  - Use CccIndexToFub[] on ADL-S only
  
  Hsd-es-id: 16011991617
  Change-Id: I170ba92c29b1547d3d464e6a7975284faf656a1e
  Original commit hash: 77f6f8c44e49d43b5312db95bae33d91d70489c5
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 552576dbedde343d704473f7d97ccd38700a5ea8 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][1308107060][ADL-S][A0][DDR5] Windows hang w SAGV on 2R dimms
  
  Issue:
  Windows hangs w\ SAGV enabled on 2R dimms
  
  Root cause:
  Generic MRS FSM sends ACT instead of NOP on non refreshing ranks
  
  Solution:
  Clear TC_RFP.HPRefOnMRS as a permanent WA, on LP5/DDR5 which use Generic MRS FSM
  
  Hsd-es-id: 1308107060
  Change-Id: Iad7797e82e6dfc62505eab4937057f3edda4e8c5
  Original commit hash: 2e86efc2fd45f173f3c5eee46ae583c9eac83eba
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: HP

*********************************************************************************
Commit: 2df41c475879fa2bda06215fc3ba8539297ac97e 
*********************************************************************************

[SiliconPkg], [PCH]

  Revert "ClientOneSiliconPkg: PsfLib refactor: remove wrappers for SOC functions"
  
  This reverts commit 516246eab4496372a47f39be74925c71d1d545e3.
  
  Hsd-es-id: 18011980290
  Change-Id: I42094ca6020a4bd254fb237dd5feff74da3c6f13
  Original commit hash: d9e45232dc6317405847e88443ee4c319e99955e
  
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
  ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: c56d1561dd186d3d8ac1a9574a54037efc107330 
*********************************************************************************

[BoardPkg]

  AlderLakeBoardPkg: Revert override when building process finish
  
  This issue was introduced in 888c5aed3c66f38b88acb73bbd22b051ba1f97e5.
  The microcode_padding.py script will re-generation MicrocodeVersion.data
  binary file when doing building process. If this file is changed, will
  affects code submission with CR process. So we should revert this file
  when building process finish.
  
  For the new payload in MicrocodeFv, we should not need MicrocodeArray.data
  any more, remove it.
  
  Hsd-es-id: N/A
  Change-Id: I1814e2a7b50789c625ce4f00612fc7257634a297
  Original commit hash: 8f2250b3fe475967d5a3d8dc407c8bb3a5c7738f
  
  AlderLakeBoardPkg/microcode_padding.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 15c220bb8fbc0d56123cd314f42f3c21140f0d40 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg], [CPU]

  Revert "[C1S][ADL][MTL]Lean SMM POC:Remove DigitalThermalSensor SMI handlers or refactor not to use SMI"
  
  This reverts commit ef20e905371b9efcbb245d86ea0ec36a670aeb12.
  
  Hsd-es-id: 22010434906
  Change-Id: I277cf0bec008e81eda98092cd674d8a3b0954295
  Original commit hash: 071b9e370cd78f23159f4923405a808269ba0a06
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
  AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
  AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
  AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformNvs.asl
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
  AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
  ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
  ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
  ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDtsLib.h
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
  ClientOneSiliconPkg/Product/AlderLake/SiPkgDxe.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 3183e0e2f45acc44e82cb805a71cfae5d472f745 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][14012832751][ADL-S | DDR4 DDR5] [Add special flow for unpopulated MC]
  
  MRC needs to program the following registers on the empty MC when going to Normal mode, from B-step and on:
  mc_init_state.rank_occupancy = 0
  mcdecs_second_cbit.mock_insr = 1
  mcdecs_second_cbit.mock_insr_for_mc = 1
  pm_control.override_ddrpldraindone_cbit = 1
  normalmode_cfg = 1
  
  Hsd-es-id: 14012832751
  Change-Id: I3067b1b291b6665c36f3e3acea7e11b52f31791a
  Original commit hash: 76cc5e7660b3528881b5429ff4014115e24ba9da
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

################################################################################

Report Summary: Backstop found 9 suspect commits for review 

Warnings Found:
  Commit: 86b0dea    --Commit Message Contains Key Word: internal
  Commit: e00fcb1    --Commit Message Contains Key Word: step
  Commit: e1c4dad    --Commit Message Contains Key Word: http
  Commit: 24e0328    --Commit Message Contains Key Word: internal
  Commit: 24e0328    --Commit Message Contains Key Word: step
  Commit: 24e0328    --Commit Message Contains Key Word: stepping
  Commit: 552576d    --Commit Message Contains Oem: HP
  Commit: 2df41c4    --Commit Message Contains Key Word: revert
  Commit: c56d156    --Commit Message Contains Key Word: revert
  Commit: 15c220b    --Commit Message Contains Key Word: revert
  Commit: 3183e0e    --Commit Message Contains Key Word: step
