
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000946                       # Number of seconds simulated
sim_ticks                                   946020000                       # Number of ticks simulated
final_tick                                  946020000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 168995                       # Simulator instruction rate (inst/s)
host_op_rate                                   183350                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             7496371746                       # Simulator tick rate (ticks/s)
host_mem_usage                                 647296                       # Number of bytes of host memory used
host_seconds                                     0.13                       # Real time elapsed on the host
sim_insts                                       21317                       # Number of instructions simulated
sim_ops                                         23133                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::cpu.inst           85492                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           24619                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             110111                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        85492                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         85492                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cpu.data        15423                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           15423                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            21373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cpu.data            3893                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3893                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           90370182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           26023763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116393945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      90370182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90370182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu.data          16303038                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16303038                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          90370182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          42326801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            132696983                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                    132692755                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               27627                       # Transaction distribution
system.membus.trans_dist::ReadResp              27641                       # Transaction distribution
system.membus.trans_dist::WriteReq               3878                       # Transaction distribution
system.membus.trans_dist::WriteResp              3878                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            15                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             15                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            15                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port        42745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port        20324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  63069                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache_port::system.mem_ctrls.port        85488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache_port::system.mem_ctrls.port        40042                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              125530                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 125530                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy            35428000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42744000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy           16431000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   13                       # Number of system calls
system.cpu.numCycles                          1892040                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                       21317                       # Number of instructions committed
system.cpu.committedOps                         23133                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                 21707                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_func_calls                         324                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts         1673                       # number of instructions that are conditional controls
system.cpu.num_int_insts                        21707                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_int_register_reads              126793                       # number of times the integer registers were read
system.cpu.num_int_register_writes              20854                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                         10367                       # number of memory refs
system.cpu.num_load_insts                        6440                       # Number of load instructions
system.cpu.num_store_insts                       3927                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                    1892040                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles

---------- End Simulation Statistics   ----------
