#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Mar 17 09:25:52 2023
# Process ID: 12728
# Current directory: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15180 C:\2023\vicilogic\HDLGenTop\HDLGen\User_Projects\threshold\verilog\AMDPrj\threshold.xpr
# Log file: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/vivado.log
# Journal file: C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'singleShot_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj singleShot_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/model/singleShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/model/singleShot_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleShot_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
"xelab -wto b91cd530f4a74a1cb73b6acfc7a491c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleShot_TB_behav xil_defaultlib.singleShot_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b91cd530f4a74a1cb73b6acfc7a491c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleShot_TB_behav xil_defaultlib.singleShot_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.singleShot
Compiling module xil_defaultlib.singleShot_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot singleShot_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim/xsim.dir/singleShot_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim/xsim.dir/singleShot_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Mar 17 09:32:01 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 17 09:32:01 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "singleShot_TB_behav -key {Behavioral:sim_1:Functional:singleShot_TB} -tclbatch {singleShot_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source singleShot_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'singleShot_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 767.531 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'singleShot_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj singleShot_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/model/singleShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/model/singleShot_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleShot_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
"xelab -wto b91cd530f4a74a1cb73b6acfc7a491c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleShot_TB_behav xil_defaultlib.singleShot_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b91cd530f4a74a1cb73b6acfc7a491c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleShot_TB_behav xil_defaultlib.singleShot_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.singleShot
Compiling module xil_defaultlib.singleShot_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot singleShot_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 777.152 ; gain = 9.621
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'singleShot_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj singleShot_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/model/singleShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/model/singleShot_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleShot_TB
ERROR: [VRFC 10-1280] procedural assignment to a non-register endOfSim is not permitted, left-hand side should be reg/integer/time/genvar [C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/model/singleShot_TB.v:85]
ERROR: [VRFC 10-2865] module 'singleShot_TB' ignored due to previous errors [C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/model/singleShot_TB.v:20]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'singleShot_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj singleShot_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/model/singleShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/model/singleShot_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleShot_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
"xelab -wto b91cd530f4a74a1cb73b6acfc7a491c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleShot_TB_behav xil_defaultlib.singleShot_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b91cd530f4a74a1cb73b6acfc7a491c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleShot_TB_behav xil_defaultlib.singleShot_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.singleShot
Compiling module xil_defaultlib.singleShot_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot singleShot_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'singleShot_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj singleShot_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/model/singleShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/model/singleShot_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleShot_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
"xelab -wto b91cd530f4a74a1cb73b6acfc7a491c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleShot_TB_behav xil_defaultlib.singleShot_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b91cd530f4a74a1cb73b6acfc7a491c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleShot_TB_behav xil_defaultlib.singleShot_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.singleShot
Compiling module xil_defaultlib.singleShot_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot singleShot_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/vivado_pid12728.debug)
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.

    while executing
"rdi::set_property sim_mode behavioral sim_1"
    invoked from within
"set_property sim_mode "behavioral" $fs_obj"
    (procedure "xcs_set_simulation_flow" line 24)
    invoked from within
"xcs_set_simulation_flow $a_sim_vars(s_simset) $a_sim_vars(s_mode) $a_sim_vars(s_type) a_sim_vars(s_flow_dir_key) a_sim_vars(s_simulation_flow)"
    (procedure "usf_xsim_setup_simulation" line 10)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 19)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode behavioral -run_dir C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/thresh..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'singleShot_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj singleShot_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/model/singleShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/model/singleShot_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleShot_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
"xelab -wto b91cd530f4a74a1cb73b6acfc7a491c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleShot_TB_behav xil_defaultlib.singleShot_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b91cd530f4a74a1cb73b6acfc7a491c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleShot_TB_behav xil_defaultlib.singleShot_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.singleShot
Compiling module xil_defaultlib.singleShot_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot singleShot_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "singleShot_TB_behav -key {Behavioral:sim_1:Functional:singleShot_TB} -tclbatch {singleShot_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source singleShot_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'singleShot_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/singleShot_TB_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/singleShot_TB_behav.wcfg
set_property xsim.view C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/singleShot_TB_behav.wcfg [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'singleShot_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj singleShot_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
"xelab -wto b91cd530f4a74a1cb73b6acfc7a491c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleShot_TB_behav xil_defaultlib.singleShot_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b91cd530f4a74a1cb73b6acfc7a491c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleShot_TB_behav xil_defaultlib.singleShot_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'singleShot_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj singleShot_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/threshold.sim/sim_1/behav/xsim'
"xelab -wto b91cd530f4a74a1cb73b6acfc7a491c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleShot_TB_behav xil_defaultlib.singleShot_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b91cd530f4a74a1cb73b6acfc7a491c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot singleShot_TB_behav xil_defaultlib.singleShot_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
save_wave_config {C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/AMDPrj/singleShot_TB_behav.wcfg}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/threshold/verilog/model/singleShot_ToJB.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
