Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Program64/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d2436fe6d357435781559b3ff1432916 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_input_xor_tb_behav xil_defaultlib.four_input_xor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <four_input_xor> not found while processing module instance <dut> [E:/fah/Exercise/4.3/design.sv:5]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
