{"vcs1":{"timestamp_begin":1731085097.634058200, "rt":1.78, "ut":0.47, "st":0.22}}
{"vcselab":{"timestamp_begin":1731085099.497856397, "rt":1.86, "ut":0.29, "st":0.15}}
{"link":{"timestamp_begin":1731085101.443328315, "rt":0.34, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731085096.904120106}
{"VCS_COMP_START_TIME": 1731085096.904120106}
{"VCS_COMP_END_TIME": 1731085103.328944412}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231556}}
