module decade_counter(
    input clk,
    input rst,           // synchronous reset, active-high
    output reg [3:0] count
);

always @(posedge clk) begin
    if (rst)
        count <= 4'd0;
    else if (count == 4'd9)
        count <= 4'd0;
    else
        count <= count + 1;
end

endmodule