Netlist file: reports/fpga/EPFL/sa/net/int2float_k6_9.net Architecture file: arch/k6-n1.xml
Array size: 8 x 8 logic blocks 
#block name	X	Y	subblk	block_number

#----------	--	--	------	------------
0	1	8	0	#0
1	7	8	0	#1
2	7	3	0	#2
3	2	6	0	#3
4	4	6	0	#4
5	0	5	0	#5
6	5	7	0	#6
7	3	3	0	#7
8	3	6	0	#8
9	2	3	0	#9
10	3	5	0	#10
11	9	5	0	#11
12	7	0	0	#12
13	6	0	0	#13
14	5	0	0	#14
15	5	6	0	#15
16	0	4	0	#16
17	2	2	0	#17
18	4	2	0	#18
19	6	5	0	#19
20	1	1	0	#20
21	3	0	0	#21
22	3	8	0	#22
23	6	3	0	#23
24	5	2	0	#24
25	3	7	0	#25
26	5	9	0	#26
27	8	6	0	#27
28	8	1	0	#28
29	4	5	0	#29
30	5	5	0	#30
31	7	7	0	#31
32	6	2	0	#32
33	4	7	0	#33
34	9	2	0	#34
35	4	9	0	#35
36	6	8	0	#36
37	4	0	0	#37
38	6	4	0	#38
39	3	1	0	#39
40	6	1	0	#40
41	3	4	0	#41
42	2	1	0	#42
43	4	3	0	#43
44	1	4	0	#44
45	2	5	0	#45
46	4	4	0	#46
47	2	4	0	#47
48	1	3	0	#48
49	4	8	0	#49
50	8	5	0	#50
51	5	1	0	#51
52	5	4	0	#52
53	3	2	0	#53
54	4	1	0	#54
55	5	3	0	#55
56	1	5	0	#56
57	5	8	0	#57
58	7	1	0	#58
59	8	3	0	#59
out_60:0	0	8	0	#60
out_61:1	7	9	0	#61
out_62:17	0	1	0	#62
out_63:20	1	0	0	#63
out_64:23	9	3	0	#64
out_65:25	2	9	0	#65
out_66:27	9	7	0	#66
out_67:28	8	0	0	#67
out_68:31	9	8	0	#68
out_69:36	6	9	0	#69
out_70:42	2	0	0	#70
out_71:44	0	3	0	#71
out_72:45	0	6	0	#72
out_73:48	0	2	0	#73
out_74:49	3	9	0	#74
out_75:50	9	6	0	#75
out_76:56	0	7	0	#76
out_77:58	9	1	0	#77
out_78:59	9	4	0	#78
