Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May  4 15:21:56 2021
| Host         : DESKTOP-PJRTAN1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file heap_rtl_control_sets_placed.rpt
| Design       : heap_rtl
| Device       : xczu3eg
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             626 |          211 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |             543 |          191 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                      Enable Signal                     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | Heap1/flush_flag_i_1_n_0                               | rstn_IBUF_inst/O |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | fifo                                                   | rstn_IBUF_inst/O |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Heap2/flush_flag_i_1__0_n_0                            | rstn_IBUF_inst/O |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Heap1/loop_a[5].U_SN/addr                              | rstn_IBUF_inst/O |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | Heap2/loop_a[5].U_SN/addr                              | rstn_IBUF_inst/O |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | Heap1/loop_a[3].U_SN/addr                              | rstn_IBUF_inst/O |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | Heap2/loop_a[1].U_SN/addr                              | rstn_IBUF_inst/O |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | Heap2/loop_a[3].U_SN/addr                              | rstn_IBUF_inst/O |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | Heap1/loop_a[1].U_SN/addr                              | rstn_IBUF_inst/O |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | Heap1/loop_a[4].U_SN/addr                              | rstn_IBUF_inst/O |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | Heap1/loop_a[2].U_SN/addr                              | rstn_IBUF_inst/O |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | Heap2/loop_a[2].U_SN/addr                              | rstn_IBUF_inst/O |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | Heap2/loop_a[4].U_SN/addr                              | rstn_IBUF_inst/O |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | Heap1/flush_cnt[6]_i_1_n_0                             | rstn_IBUF_inst/O |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | Heap2/flush_cnt[6]_i_1__0_n_0                          | rstn_IBUF_inst/O |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | Heap2/E[0]                                             | rstn_IBUF_inst/O |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | Heap2/ext_out_reg[0]                                   | rstn_IBUF_inst/O |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | Heap1/loop_a[0].U_SN/FSM_sequential_pstate_reg[0]_1[0] | rstn_IBUF_inst/O |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | Heap1/loop_a[4].U_SN/E[0]                              | rstn_IBUF_inst/O |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | Heap2/loop_a[0].U_SN/FSM_sequential_pstate_reg[0]_1[0] | rstn_IBUF_inst/O |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | Heap2/loop_a[4].U_SN/E[0]                              | rstn_IBUF_inst/O |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | cnt0                                                   | rstn_IBUF_inst/O |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | cnt_reg_n_0                                            | rstn_IBUF_inst/O |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | Heap1/loop_a[1].U_SN/E[0]                              | rstn_IBUF_inst/O |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | Heap1/loop_a[2].U_SN/E[0]                              | rstn_IBUF_inst/O |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | Heap2/loop_a[0].U_SN/E[0]                              | rstn_IBUF_inst/O |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | rstn_IBUF_inst/O                                       |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | Heap1/loop_a[3].U_SN/FSM_sequential_pstate_reg[1]_2[0] | rstn_IBUF_inst/O |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | Heap2/loop_a[1].U_SN/E[0]                              | rstn_IBUF_inst/O |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | Heap2/loop_a[2].U_SN/E[0]                              | rstn_IBUF_inst/O |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | Heap2/loop_a[3].U_SN/FSM_sequential_pstate_reg[1]_2[0] | rstn_IBUF_inst/O |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | Heap1/loop_a[0].U_SN/E[0]                              | rstn_IBUF_inst/O |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | Heap1/loop_a[0].U_SN/flush_en_reg[0]                   | rstn_IBUF_inst/O |               21 |             46 |         2.19 |
|  clk_IBUF_BUFG | Heap2/loop_a[0].U_SN/flush_en_reg[0]                   | rstn_IBUF_inst/O |               19 |             46 |         2.42 |
|  clk_IBUF_BUFG |                                                        | rstn_IBUF_inst/O |              211 |            626 |         2.97 |
+----------------+--------------------------------------------------------+------------------+------------------+----------------+--------------+


