// Seed: 2407167543
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_15(
      id_2
  );
  assign id_2  = id_4 & id_1;
  assign id_12 = id_4;
  wire id_16;
  wire id_17;
  wire id_18, id_19, id_20;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_16 <= 1;
  assign id_10 = 1;
  assign id_17 = -1'b0;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_6,
      id_4,
      id_6,
      id_6,
      id_6,
      id_9,
      id_9,
      id_17,
      id_6,
      id_5,
      id_11,
      id_13
  );
  assign id_3 = ~-1;
endmodule
