HelpInfo,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Connection_system
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Connection_system.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/48||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis||CD630||@N: Synthesizing work.connection_system.rtl.||Connection_system.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/49||Connection_system.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\Connection_system\Connection_system.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.bibuf.syn_black_box.||Connection_system.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/50||smartfusion2.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/434
Implementation;Synthesis||CD630||@N: Synthesizing work.nokia5110_driver.architecture_nokia5110_driver.||Connection_system.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/53||Nokia5110_Driver.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/24
Implementation;Synthesis||CD233||@N: Using sequential encoding for type lcd_state_machine.||Connection_system.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/54||Nokia5110_Driver.vhd(93);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/93
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Connection_system.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/55||Nokia5110_Driver.vhd(632);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/632
Implementation;Synthesis||CG290||@W:Referenced variable usram_c_blk_sig is not in sensitivity list.||Connection_system.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/56||Nokia5110_Driver.vhd(634);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/634
Implementation;Synthesis||CD638||@W:Signal mem2 is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/57||Nokia5110_Driver.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/156
Implementation;Synthesis||CD638||@W:Signal mem_addr_updated is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/58||Nokia5110_Driver.vhd(161);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/161
Implementation;Synthesis||CD638||@W:Signal usram_a_dout_sig is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/59||Nokia5110_Driver.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/167
Implementation;Synthesis||CD638||@W:Signal usram_b_dout_sig is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/60||Nokia5110_Driver.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/170
Implementation;Synthesis||CD638||@W:Signal usram2_a_addr_sig is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/61||Nokia5110_Driver.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/177
Implementation;Synthesis||CD638||@W:Signal usram2_a_dout_sig is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/62||Nokia5110_Driver.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/178
Implementation;Synthesis||CD638||@W:Signal usram2_b_addr_sig is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/63||Nokia5110_Driver.vhd(180);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/180
Implementation;Synthesis||CD638||@W:Signal usram2_b_dout_sig is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/64||Nokia5110_Driver.vhd(181);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/181
Implementation;Synthesis||CD638||@W:Signal usram2_c_blk_sig is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/65||Nokia5110_Driver.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/183
Implementation;Synthesis||CD638||@W:Signal usram2_c_addr_sig is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/66||Nokia5110_Driver.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/184
Implementation;Synthesis||CD638||@W:Signal usram2_c_din_sig is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/67||Nokia5110_Driver.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/185
Implementation;Synthesis||CD630||@N: Synthesizing work.timer.architecture_timer.||Connection_system.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/68||timer.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.timer.architecture_timer.||Connection_system.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/71||timer.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/6
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=504, width=8||Connection_system.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/76||Nokia5110_Driver.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/155
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=504, width=8||Connection_system.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/77||Nokia5110_Driver.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/155
Implementation;Synthesis||CL177||@W:Sharing sequential element uSRAM_C_ADDR_sig. Add a syn_preserve attribute to the element to prevent sharing.||Connection_system.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/79||Nokia5110_Driver.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/166
Implementation;Synthesis||CL190||@W:Optimizing register bit LCD_reg_mem_X(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Connection_system.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/82||Nokia5110_Driver.vhd(432);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/432
Implementation;Synthesis||CL190||@W:Optimizing register bit LCD_reg_mem_Y(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Connection_system.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/83||Nokia5110_Driver.vhd(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/448
Implementation;Synthesis||CL190||@W:Optimizing register bit LCD_reg_mem_Y(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Connection_system.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/84||Nokia5110_Driver.vhd(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/448
Implementation;Synthesis||CL190||@W:Optimizing register bit LCD_reg_mem_Y(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Connection_system.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/85||Nokia5110_Driver.vhd(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/448
Implementation;Synthesis||CL190||@W:Optimizing register bit LCD_reg_mem_Y(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Connection_system.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/86||Nokia5110_Driver.vhd(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/448
Implementation;Synthesis||CL190||@W:Optimizing register bit LCD_reg_mem_Y(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Connection_system.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/87||Nokia5110_Driver.vhd(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/448
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of LCD_reg_mem_X(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Connection_system.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/88||Nokia5110_Driver.vhd(432);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/432
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 3 of LCD_reg_mem_Y(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Connection_system.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/89||Nokia5110_Driver.vhd(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/448
Implementation;Synthesis||CD630||@N: Synthesizing work.led_inverter_dimmer.architecture_led_inverter_dimmer.||Connection_system.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/90||LED_inverter_dimmer.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_inverter_dimmer.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.corepwm_c0.rtl.||Connection_system.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/93||corepwm_C0.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\corepwm_C0\corepwm_C0.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing corepwm_lib.corepwm.trans.||Connection_system.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/94||corepwm.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/31
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Connection_system.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/95||corepwm.vhd(1330);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/1330
Implementation;Synthesis||CD638||@W:Signal prdata_tach is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/96||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis||CD638||@W:Signal pwm_stretch_value_int is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/97||corepwm.vhd(295);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/295
Implementation;Synthesis||CD638||@W:Signal tach_edge is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/98||corepwm.vhd(296);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/296
Implementation;Synthesis||CD638||@W:Signal tachint_mask is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/99||corepwm.vhd(297);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/297
Implementation;Synthesis||CD638||@W:Signal tachprescale is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/100||corepwm.vhd(298);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/298
Implementation;Synthesis||CD638||@W:Signal tachirqmask is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/101||corepwm.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/300
Implementation;Synthesis||CD638||@W:Signal tachmode is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/102||corepwm.vhd(301);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/301
Implementation;Synthesis||CD638||@W:Signal tachstatus is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/103||corepwm.vhd(302);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/302
Implementation;Synthesis||CD638||@W:Signal tach_prescale_cnt is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/104||corepwm.vhd(303);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/303
Implementation;Synthesis||CD638||@W:Signal tach_prescale_value is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/105||corepwm.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/304
Implementation;Synthesis||CD638||@W:Signal prescale_decode_value is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/106||corepwm.vhd(305);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/305
Implementation;Synthesis||CD638||@W:Signal tach_cnt_clk is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/107||corepwm.vhd(306);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/306
Implementation;Synthesis||CD638||@W:Signal tachpulsedur is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/108||corepwm.vhd(307);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/307
Implementation;Synthesis||CD638||@W:Signal update_status is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/109||corepwm.vhd(308);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/308
Implementation;Synthesis||CD638||@W:Signal status_clear is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/110||corepwm.vhd(309);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/309
Implementation;Synthesis||CD630||@N: Synthesizing corepwm_lib.corepwm_pwm_gen.trans.||Connection_system.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/111||pwm_gen.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd'/linenumber/32
Implementation;Synthesis||CD638||@W:Signal acc is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/112||pwm_gen.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd'/linenumber/53
Implementation;Synthesis||CD630||@N: Synthesizing corepwm_lib.corepwm_timebase.trans.||Connection_system.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/115||timebase.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\timebase.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing corepwm_lib.corepwm_reg_if.trans.||Connection_system.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/118||reg_if.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/30
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Connection_system.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/119||reg_if.vhd(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/163
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Connection_system.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/120||reg_if.vhd(340);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/340
Implementation;Synthesis||CG290||@W:Referenced variable pwm_stretch is not in sensitivity list.||Connection_system.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/121||reg_if.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/352
Implementation;Synthesis||CD796||@W:Bit 2 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||Connection_system.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/122||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis||CD796||@W:Bit 3 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||Connection_system.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/123||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis||CD796||@W:Bit 4 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||Connection_system.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/124||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis||CD796||@W:Bit 5 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||Connection_system.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/125||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis||CD796||@W:Bit 6 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||Connection_system.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/126||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis||CD796||@W:Bit 7 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||Connection_system.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/127||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis||CD796||@W:Bit 8 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||Connection_system.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/128||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis||CD796||@W:Bit 9 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||Connection_system.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/129||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis||CD796||@W:Bit 10 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||Connection_system.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/130||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis||CD796||@W:Bit 11 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||Connection_system.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/131||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis||CD796||@W:Bit 12 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||Connection_system.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/132||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis||CD796||@W:Bit 13 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||Connection_system.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/133||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis||CD796||@W:Bit 14 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||Connection_system.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/134||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis||CD796||@W:Bit 15 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. ||Connection_system.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/135||reg_if.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/91
Implementation;Synthesis||CL169||@W:Pruning unused register pwm_enable_reg_5(16 downto 1). Make sure that there are no unused intermediate registers.||Connection_system.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/138||reg_if.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/245
Implementation;Synthesis||CL169||@W:Pruning unused register pwm_negedge_reg_16(64 downto 33). Make sure that there are no unused intermediate registers.||Connection_system.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/139||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis||CL169||@W:Pruning unused register pwm_posedge_reg_16(64 downto 33). Make sure that there are no unused intermediate registers.||Connection_system.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/140||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis||CL169||@W:Pruning unused register pwm_negedge_reg_7(32 downto 1). Make sure that there are no unused intermediate registers.||Connection_system.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/141||reg_if.vhd(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/205
Implementation;Synthesis||CL169||@W:Pruning unused register pwm_posedge_reg_7(32 downto 1). Make sure that there are no unused intermediate registers.||Connection_system.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/142||reg_if.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/201
Implementation;Synthesis||CL169||@W:Pruning unused register psh_posedge_reg_20(64 downto 33). Make sure that there are no unused intermediate registers.||Connection_system.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/143||reg_if.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/178
Implementation;Synthesis||CL169||@W:Pruning unused register psh_posedge_reg_9(32 downto 1). Make sure that there are no unused intermediate registers.||Connection_system.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/144||reg_if.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/178
Implementation;Synthesis||CL169||@W:Pruning unused register psh_enable_reg2_6(16 downto 9). Make sure that there are no unused intermediate registers.||Connection_system.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/145||reg_if.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/111
Implementation;Synthesis||CL271||@W:Pruning unused bits 8 to 3 of psh_enable_reg1_6(8 downto 1). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Connection_system.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/146||reg_if.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/111
Implementation;Synthesis||CL252||@W:Bit 0 of signal PRDATA_TACH is floating -- simulation mismatch possible.||Connection_system.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/149||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis||CL252||@W:Bit 1 of signal PRDATA_TACH is floating -- simulation mismatch possible.||Connection_system.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/150||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis||CL252||@W:Bit 2 of signal PRDATA_TACH is floating -- simulation mismatch possible.||Connection_system.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/151||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis||CL252||@W:Bit 3 of signal PRDATA_TACH is floating -- simulation mismatch possible.||Connection_system.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/152||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis||CL252||@W:Bit 4 of signal PRDATA_TACH is floating -- simulation mismatch possible.||Connection_system.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/153||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis||CL252||@W:Bit 5 of signal PRDATA_TACH is floating -- simulation mismatch possible.||Connection_system.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/154||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis||CL252||@W:Bit 6 of signal PRDATA_TACH is floating -- simulation mismatch possible.||Connection_system.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/155||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis||CL252||@W:Bit 7 of signal PRDATA_TACH is floating -- simulation mismatch possible.||Connection_system.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/156||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis||CL252||@W:Bit 8 of signal PRDATA_TACH is floating -- simulation mismatch possible.||Connection_system.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/157||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis||CL252||@W:Bit 9 of signal PRDATA_TACH is floating -- simulation mismatch possible.||Connection_system.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/158||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis||CL252||@W:Bit 10 of signal PRDATA_TACH is floating -- simulation mismatch possible.||Connection_system.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/159||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis||CL252||@W:Bit 11 of signal PRDATA_TACH is floating -- simulation mismatch possible.||Connection_system.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/160||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis||CL252||@W:Bit 12 of signal PRDATA_TACH is floating -- simulation mismatch possible.||Connection_system.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/161||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis||CL252||@W:Bit 13 of signal PRDATA_TACH is floating -- simulation mismatch possible.||Connection_system.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/162||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis||CL252||@W:Bit 14 of signal PRDATA_TACH is floating -- simulation mismatch possible.||Connection_system.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/163||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis||CL252||@W:Bit 15 of signal PRDATA_TACH is floating -- simulation mismatch possible.||Connection_system.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/164||corepwm.vhd(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/294
Implementation;Synthesis||CL240||@W:Signal TACHINT is floating; a simulation mismatch is possible.||Connection_system.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/165||corepwm.vhd(186);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/186
Implementation;Synthesis||CD630||@N: Synthesizing work.coreapb3_c0.rtl.||Connection_system.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/168||CoreAPB3_C0.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.||Connection_system.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/169||coreapb3.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Connection_system.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/170||coreapb3.vhd(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/665
Implementation;Synthesis||CD434||@W:Signal infill_upr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Connection_system.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/171||coreapb3.vhd(1438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1438
Implementation;Synthesis||CD638||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||Connection_system.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/172||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.||Connection_system.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/173||coreapb3_muxptob3.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'/linenumber/33
Implementation;Synthesis||CD630||@N: Synthesizing work.connection_system_sb.rtl.||Connection_system.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/180||Connection_system_sb.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\Connection_system_sb\Connection_system_sb.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.sysreset.syn_black_box.||Connection_system.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/181||smartfusion2.vhd(790);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/790
Implementation;Synthesis||CD630||@N: Synthesizing work.connection_system_sb_fabosc_0_osc.def_arch.||Connection_system.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/184||Connection_system_sb_FABOSC_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\Connection_system_sb\FABOSC_0\Connection_system_sb_FABOSC_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||Connection_system.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/185||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||Connection_system.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/188||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz_fab.def_arch.||Connection_system.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/191||osc_comps.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||Connection_system.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/196||Connection_system_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\Connection_system_sb\FABOSC_0\Connection_system_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||Connection_system.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/197||Connection_system_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\Connection_system_sb\FABOSC_0\Connection_system_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||Connection_system.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/198||Connection_system_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\Connection_system_sb\FABOSC_0\Connection_system_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||Connection_system.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/199||Connection_system_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\Connection_system_sb\FABOSC_0\Connection_system_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.coreresetp.rtl.||Connection_system.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/200||coreresetp.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/27
Implementation;Synthesis||CD434||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Connection_system.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/201||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis||CD434||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Connection_system.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/202||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis||CD434||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Connection_system.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/203||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis||CD434||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Connection_system.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/204||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis||CD434||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Connection_system.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/205||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Connection_system.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/206||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Connection_system.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/207||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Connection_system.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/208||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Connection_system.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/209||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Connection_system.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/210||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Connection_system.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/211||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Connection_system.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/212||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Connection_system.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/213||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Connection_system.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/214||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Connection_system.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/215||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.||Connection_system.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/218||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||Connection_system.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/219||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||Connection_system.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/220||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||Connection_system.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/221||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||Connection_system.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/222||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.||Connection_system.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/223||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.||Connection_system.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/224||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||Connection_system.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/225||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||Connection_system.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/226||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||Connection_system.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/227||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||Connection_system.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/228||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||Connection_system.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/229||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||Connection_system.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/230||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||Connection_system.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/231||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||Connection_system.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/232||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||Connection_system.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/233||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||Connection_system.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/234||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||Connection_system.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/235||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||Connection_system.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/236||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.||Connection_system.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/237||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||Connection_system.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/238||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Connection_system.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/239||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Connection_system.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/240||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Connection_system.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/241||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||Connection_system.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/242||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Connection_system.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/243||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||Connection_system.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/244||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||Connection_system.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/245||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.||Connection_system.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/246||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||Connection_system.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/247||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||Connection_system.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/248||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CD630||@N: Synthesizing work.connection_system_sb_mss.rtl.||Connection_system.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/249||Connection_system_sb_MSS.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\Connection_system_sb_MSS\Connection_system_sb_MSS.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.mss_010.def_arch.||Connection_system.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/250||Connection_system_sb_MSS_syn.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\Connection_system_sb_MSS\Connection_system_sb_MSS_syn.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing work.connection_system_sb_ccc_0_fccc.def_arch.||Connection_system.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/255||Connection_system_sb_CCC_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\Connection_system_sb\CCC_0\Connection_system_sb_CCC_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||Connection_system.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/256||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||Connection_system.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/259||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||Connection_system.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/262||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Connection_system.srr(278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/278||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Connection_system.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/279||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Connection_system.srr(280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/280||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||Connection_system.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/281||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||Connection_system.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/282||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||Connection_system.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/289||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||Connection_system.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/296||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||Connection_system.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/303||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||Connection_system.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/310||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||Connection_system.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/320||coreresetp.vhd(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/96
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||Connection_system.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/321||coreresetp.vhd(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||Connection_system.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/322||coreresetp.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||Connection_system.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/323||coreresetp.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/135
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||Connection_system.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/324||coreresetp.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||Connection_system.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/325||coreresetp.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/143
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||Connection_system.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/326||coreresetp.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/157
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||Connection_system.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/327||coreresetp.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/158
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||Connection_system.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/328||coreresetp.vhd(159);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/159
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||Connection_system.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/329||coreresetp.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/160
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||Connection_system.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/330||coreresetp.vhd(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/161
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||Connection_system.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/331||coreresetp.vhd(162);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/162
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||Connection_system.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/332||coreresetp.vhd(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/163
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||Connection_system.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/333||coreresetp.vhd(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/164
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||Connection_system.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/334||coreresetp.vhd(165);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/165
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||Connection_system.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/335||coreresetp.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/166
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||Connection_system.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/336||coreresetp.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/167
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||Connection_system.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/337||coreresetp.vhd(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/168
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||Connection_system.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/338||coreresetp.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/174
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||Connection_system.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/339||coreresetp.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/175
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||Connection_system.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/340||coreresetp.vhd(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/176
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||Connection_system.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/341||coreresetp.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/177
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||Connection_system.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/342||coreresetp.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/178
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||Connection_system.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/343||coreresetp.vhd(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/179
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||Connection_system.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/344||coreresetp.vhd(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/180
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||Connection_system.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/345||coreresetp.vhd(181);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/181
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||Connection_system.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/346||coreresetp.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/182
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||Connection_system.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/347||coreresetp.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/183
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||Connection_system.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/348||coreresetp.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/184
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||Connection_system.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/349||coreresetp.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/185
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||Connection_system.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/350||coreresetp.vhd(186);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/186
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||Connection_system.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/351||coreresetp.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/190
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||Connection_system.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/352||coreresetp.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/191
Implementation;Synthesis||CL159||@N: Input XTL is unused.||Connection_system.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/357||Connection_system_sb_FABOSC_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\Connection_system_sb\FABOSC_0\Connection_system_sb_FABOSC_0_OSC.vhd'/linenumber/10
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Connection_system.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/362||coreapb3.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||Connection_system.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/363||coreapb3.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||Connection_system.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/364||coreapb3.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||Connection_system.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/365||coreapb3.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||Connection_system.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/366||coreapb3.vhd(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||Connection_system.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/367||coreapb3.vhd(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||Connection_system.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/368||coreapb3.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||Connection_system.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/369||coreapb3.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||Connection_system.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/370||coreapb3.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||Connection_system.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/371||coreapb3.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||Connection_system.srr(372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/372||coreapb3.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||Connection_system.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/373||coreapb3.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||Connection_system.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/374||coreapb3.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||Connection_system.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/375||coreapb3.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||Connection_system.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/376||coreapb3.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||Connection_system.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/377||coreapb3.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||Connection_system.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/378||coreapb3.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||Connection_system.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/379||coreapb3.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||Connection_system.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/380||coreapb3.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||Connection_system.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/381||coreapb3.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||Connection_system.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/382||coreapb3.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||Connection_system.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/383||coreapb3.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||Connection_system.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/384||coreapb3.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||Connection_system.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/385||coreapb3.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||Connection_system.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/386||coreapb3.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||Connection_system.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/387||coreapb3.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||Connection_system.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/388||coreapb3.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||Connection_system.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/389||coreapb3.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||Connection_system.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/390||coreapb3.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||Connection_system.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/391||coreapb3.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/137
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||Connection_system.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/392||coreapb3.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/138
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||Connection_system.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/393||coreapb3.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||Connection_system.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/394||coreapb3.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||Connection_system.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/395||coreapb3.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||Connection_system.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/396||coreapb3.vhd(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||Connection_system.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/397||coreapb3.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||Connection_system.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/398||coreapb3.vhd(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||Connection_system.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/399||coreapb3.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||Connection_system.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/400||coreapb3.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||Connection_system.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/401||coreapb3.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||Connection_system.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/402||coreapb3.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||Connection_system.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/403||coreapb3.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||Connection_system.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/404||coreapb3.vhd(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/153
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||Connection_system.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/405||coreapb3.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||Connection_system.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/406||coreapb3.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/155
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||Connection_system.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/407||coreapb3.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/156
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of paddr(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Connection_system.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/413||corepwm.vhd(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/180
Implementation;Synthesis||CL159||@N: Input TACHIN is unused.||Connection_system.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/414||corepwm.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/185
Implementation;Synthesis||CL159||@N: Input PWM_CLK is unused.||Connection_system.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/415||corepwm.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\corepwm.vhd'/linenumber/188
Implementation;Synthesis||CL190||@W:Optimizing register bit init_step(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Connection_system.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/421||Nokia5110_Driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of init_step(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Connection_system.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/422||Nokia5110_Driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register LCD_State.||Connection_system.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/423||Nokia5110_Driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Connection_system.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/532||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Connection_system.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/550||null;null
Implementation;Synthesis||BN132||@W:Removing sequential instance Connection_system_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance Connection_system_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||Connection_system.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/551||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||MO111||@N: Tristate driver un1_psh_enable_reg1_tri2 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_psh_enable_reg1_tri2 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/554||reg_if.vhd(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/314
Implementation;Synthesis||MO111||@N: Tristate driver un1_psh_enable_reg1_tri3 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_psh_enable_reg1_tri3 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/555||reg_if.vhd(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/314
Implementation;Synthesis||MO111||@N: Tristate driver un1_psh_enable_reg1_tri4 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_psh_enable_reg1_tri4 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/556||reg_if.vhd(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/314
Implementation;Synthesis||MO111||@N: Tristate driver un1_psh_enable_reg1_tri5 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_psh_enable_reg1_tri5 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/557||reg_if.vhd(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/314
Implementation;Synthesis||MO111||@N: Tristate driver un1_psh_enable_reg1_tri6 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_psh_enable_reg1_tri6 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/558||reg_if.vhd(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/314
Implementation;Synthesis||MO111||@N: Tristate driver un1_psh_enable_reg1_tri7 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_psh_enable_reg1_tri7 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/559||reg_if.vhd(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/314
Implementation;Synthesis||MO111||@N: Tristate driver un2_tri0 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un2_tri0 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/560||reg_if.vhd(316);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/316
Implementation;Synthesis||MO111||@N: Tristate driver un2_tri1 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un2_tri1 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/561||reg_if.vhd(316);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/316
Implementation;Synthesis||MO111||@N: Tristate driver un2_tri2 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un2_tri2 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/562||reg_if.vhd(316);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/316
Implementation;Synthesis||MO111||@N: Tristate driver un2_tri3 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un2_tri3 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/563||reg_if.vhd(316);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/316
Implementation;Synthesis||MO129||@W:Sequential instance Connection_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Connection_system.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/564||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance Connection_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Connection_system.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/565||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance Connection_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Connection_system.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/566||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance Connection_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||Connection_system.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/567||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance Connection_system_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||Connection_system.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/568||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance Connection_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Connection_system.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/569||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance Connection_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Connection_system.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/570||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance Connection_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Connection_system.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/571||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance Connection_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||Connection_system.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/572||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance Connection_system_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||Connection_system.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/573||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance Connection_system_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Connection_system.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/574||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance Connection_system_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Connection_system.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/575||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance Connection_system_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Connection_system.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/576||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance Connection_system_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||Connection_system.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/577||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance Connection_system_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||Connection_system.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/578||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Connection_system.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/579||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Connection_system.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/580||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Connection_system.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/581||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Connection_system.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/582||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Connection_system.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/583||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Connection_system.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/584||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Connection_system.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/585||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Connection_system.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/586||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Connection_system.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/587||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Connection_system.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/588||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Connection_system.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/589||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Connection_system.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/590||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance timer_indic_sig (in view: work.timerZ1(architecture_timer)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/591||timer.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance timer_clock_out_sig (in view: work.timerZ0(architecture_timer)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Connection_system.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/592||timer.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance INIT_DONE_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Connection_system.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/593||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Connection_system.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/594||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Connection_system.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/595||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Connection_system.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/596||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Connection_system.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/597||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_state[0:6] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||Connection_system.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/598||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG2_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/599||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/600||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/601||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/602||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/603||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_spll_lock_q2 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/604||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG1_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/605||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/606||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/607||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/608||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG2_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/609||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/610||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/611||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/612||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/613||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_spll_lock_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/614||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG1_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/615||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/616||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/617||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/618||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/619||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/620||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/621||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/622||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/623||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/624||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/625||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/626||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/627||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/628||coreresetp.vhd(770);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/770
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/629||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/630||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/631||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/632||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/633||coreresetp.vhd(770);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/770
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/634||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/635||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/636||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/637||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/638||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Connection_system.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/639||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis||MT530||@W:Found inferred clock Connection_system_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 424 sequential elements including Connection_system_sb_0.Connection_system_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||Connection_system.srr(686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/686||connection_system_sb_mss.vhd(826);liberoaction://cross_probe/hdl/file/'<project>\component\work\Connection_system_sb_MSS\Connection_system_sb_MSS.vhd'/linenumber/826
Implementation;Synthesis||MT530||@W:Found inferred clock timerZ1|timer_clock_out_sig_inferred_clock which controls 31 sequential elements including Nokia5110_Driver_0.LCD_timer.counter[18:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Connection_system.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/687||timer.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/48
Implementation;Synthesis||MT530||@W:Found inferred clock Connection_system|GMII_RX_CLK which controls 1 sequential elements including Connection_system_sb_0.Connection_system_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||Connection_system.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/688||connection_system_sb_mss.vhd(826);liberoaction://cross_probe/hdl/file/'<project>\component\work\Connection_system_sb_MSS\Connection_system_sb_MSS.vhd'/linenumber/826
Implementation;Synthesis||MT530||@W:Found inferred clock Connection_system_sb_CCC_0_FCCC|GL1_net_inferred_clock which controls 1 sequential elements including Connection_system_sb_0.Connection_system_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||Connection_system.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/689||connection_system_sb_mss.vhd(826);liberoaction://cross_probe/hdl/file/'<project>\component\work\Connection_system_sb_MSS\Connection_system_sb_MSS.vhd'/linenumber/826
Implementation;Synthesis||MT530||@W:Found inferred clock Connection_system|BIBUF_1_Y_inferred_clock which controls 1 sequential elements including Connection_system_sb_0.Connection_system_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||Connection_system.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/690||connection_system_sb_mss.vhd(826);liberoaction://cross_probe/hdl/file/'<project>\component\work\Connection_system_sb_MSS\Connection_system_sb_MSS.vhd'/linenumber/826
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Connection_system.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/692||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine LCD_State[0:1] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)); safe FSM implementation is not required.||Connection_system.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/702||nokia5110_driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Connection_system.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/742||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Connection_system.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/758||null;null
Implementation;Synthesis||MO111||@N: Tristate driver un1_psh_enable_reg1_tri7 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_psh_enable_reg1_tri7 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/763||reg_if.vhd(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/314
Implementation;Synthesis||MO111||@N: Tristate driver un1_psh_enable_reg1_tri6 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_psh_enable_reg1_tri6 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/764||reg_if.vhd(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/314
Implementation;Synthesis||MO111||@N: Tristate driver un1_psh_enable_reg1_tri5 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_psh_enable_reg1_tri5 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/765||reg_if.vhd(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/314
Implementation;Synthesis||MO111||@N: Tristate driver un1_psh_enable_reg1_tri4 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_psh_enable_reg1_tri4 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/766||reg_if.vhd(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/314
Implementation;Synthesis||MO111||@N: Tristate driver un1_psh_enable_reg1_tri3 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_psh_enable_reg1_tri3 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/767||reg_if.vhd(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/314
Implementation;Synthesis||MO111||@N: Tristate driver un1_psh_enable_reg1_tri2 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un1_psh_enable_reg1_tri2 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/768||reg_if.vhd(314);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/314
Implementation;Synthesis||MO111||@N: Tristate driver un2_tri7 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un2_tri7 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/769||reg_if.vhd(316);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/316
Implementation;Synthesis||MO111||@N: Tristate driver un2_tri6 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un2_tri6 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/770||reg_if.vhd(316);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/316
Implementation;Synthesis||MO111||@N: Tristate driver un2_tri5 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un2_tri5 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/771||reg_if.vhd(316);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/316
Implementation;Synthesis||MO111||@N: Tristate driver un2_tri4 (in view: corepwm_lib.corepwm_reg_if(trans)) on net un2_tri4 (in view: corepwm_lib.corepwm_reg_if(trans)) has its enable tied to GND.||Connection_system.srr(772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/772||reg_if.vhd(316);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/316
Implementation;Synthesis||FA239||@W:ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.Connection_system(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Connection_system.srr(777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/777||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||FA239||@W:ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.Connection_system(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Connection_system.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/778||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.Connection_system(rtl)) with 16 words by 2 bits.||Connection_system.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/779||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.SPI_timer.timer_clock_out_sig is being ignored due to limitations in architecture. ||Connection_system.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/780||timer.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.SPI_timer.counter[5:0] is being ignored due to limitations in architecture. ||Connection_system.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/781||timer.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_timer.counter[18:0] is being ignored due to limitations in architecture. ||Connection_system.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/782||timer.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_timer.timer_indic_sig is being ignored due to limitations in architecture. ||Connection_system.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/783||timer.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/48
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.SPIDO_sig is being ignored due to limitations in architecture. ||Connection_system.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/784||nokia5110_driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.uSRAM_A_ADDR_sig[8:0] is being ignored due to limitations in architecture. ||Connection_system.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/785||nokia5110_driver.vhd(466);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/466
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.SPIout_byte[7:0] is being ignored due to limitations in architecture. ||Connection_system.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/786||nokia5110_driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.uSRAM_B_ADDR_sig[8:0] is being ignored due to limitations in architecture. ||Connection_system.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/787||nokia5110_driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.init_step[2:0] is being ignored due to limitations in architecture. ||Connection_system.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/788||nokia5110_driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.frame_get_bit is being ignored due to limitations in architecture. ||Connection_system.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/789||nokia5110_driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.prdata_sig[7:0] is being ignored due to limitations in architecture. ||Connection_system.srr(790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/790||nokia5110_driver.vhd(248);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/248
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.frame_count[2:0] is being ignored due to limitations in architecture. ||Connection_system.srr(791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/791||nokia5110_driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.screen_finished is being ignored due to limitations in architecture. ||Connection_system.srr(792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/792||nokia5110_driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_mem_data[7:0] is being ignored due to limitations in architecture. ||Connection_system.srr(793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/793||nokia5110_driver.vhd(412);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/412
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.refresh_indicator is being ignored due to limitations in architecture. ||Connection_system.srr(794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/794||nokia5110_driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.data_command_sig is being ignored due to limitations in architecture. ||Connection_system.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/795||nokia5110_driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.frame_start is being ignored due to limitations in architecture. ||Connection_system.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/796||nokia5110_driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.data_command_queue_sig is being ignored due to limitations in architecture. ||Connection_system.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/797||nokia5110_driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.screen_send is being ignored due to limitations in architecture. ||Connection_system.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/798||nokia5110_driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_mem_Y[2:0] is being ignored due to limitations in architecture. ||Connection_system.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/799||nokia5110_driver.vhd(448);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/448
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_mem_X[6:0] is being ignored due to limitations in architecture. ||Connection_system.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/800||nokia5110_driver.vhd(432);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/432
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.uSRAM_C_DIN_sig[7:0] is being ignored due to limitations in architecture. ||Connection_system.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/801||nokia5110_driver.vhd(412);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/412
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.uSRAM_C_BLK_sig is being ignored due to limitations in architecture. ||Connection_system.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/802||nokia5110_driver.vhd(412);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/412
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_Vop_set[7:0] is being ignored due to limitations in architecture. ||Connection_system.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/803||nokia5110_driver.vhd(396);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/396
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_bias_sys[7:0] is being ignored due to limitations in architecture. ||Connection_system.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/804||nokia5110_driver.vhd(380);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/380
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_temp_ctrl[7:0] is being ignored due to limitations in architecture. ||Connection_system.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/805||nokia5110_driver.vhd(364);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/364
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_disp_ctrl[7:0] is being ignored due to limitations in architecture. ||Connection_system.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/806||nokia5110_driver.vhd(345);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/345
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_func_set[7:0] is being ignored due to limitations in architecture. ||Connection_system.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/807||nokia5110_driver.vhd(328);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/328
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.Driver_reg_ctrl[7:0] is being ignored due to limitations in architecture. ||Connection_system.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/808||nokia5110_driver.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/293
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.chip_enable_sig is being ignored due to limitations in architecture. ||Connection_system.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/809||nokia5110_driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.SPICLK_last_sig is being ignored due to limitations in architecture. ||Connection_system.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/810||nokia5110_driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Nokia5110_Driver_0.timer_indicator_last_sig is being ignored due to limitations in architecture. ||Connection_system.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/811||nokia5110_driver.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/136
Implementation;Synthesis||MO231||@N: Found counter in view:corepwm_lib.corepwm_timebase(trans) instance period_cnt_int[31:0] ||Connection_system.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/815||timebase.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\timebase.vhd'/linenumber/75
Implementation;Synthesis||MO231||@N: Found counter in view:corepwm_lib.corepwm_timebase(trans) instance prescale_cnt[31:0] ||Connection_system.srr(816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/816||timebase.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\timebase.vhd'/linenumber/58
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un17_prescale_cnt (in view: corepwm_lib.corepwm_timebase(trans))||Connection_system.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/817||timebase.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\timebase.vhd'/linenumber/83
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') PWM_output_select\.1\.PWM_output_generation\.un31_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))||Connection_system.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/818||pwm_gen.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd'/linenumber/79
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') PWM_output_select\.2\.PWM_output_generation\.un69_pwm_enable_reg (in view: corepwm_lib.corepwm_pwm_gen(trans))||Connection_system.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/819||pwm_gen.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\pwm_gen.vhd'/linenumber/79
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine LCD_State[0:1] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)); safe FSM implementation is not required.||Connection_system.srr(824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/824||nokia5110_driver.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/502
Implementation;Synthesis||FX107||@W:RAM mem[7:0] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Connection_system.srr(828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/828||nokia5110_driver.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/155
Implementation;Synthesis||FX107||@W:RAM mem_1[7:0] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Connection_system.srr(829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/829||nokia5110_driver.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/155
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_disp_ctrl[1] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/830||nokia5110_driver.vhd(345);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/345
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_func_set[4] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/831||nokia5110_driver.vhd(328);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/328
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_func_set[3] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/832||nokia5110_driver.vhd(328);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/328
Implementation;Synthesis||MO161||@W:Register bit LCD_reg_Vop_set[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/833||nokia5110_driver.vhd(396);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/396
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_bias_sys[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/834||nokia5110_driver.vhd(380);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/380
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_bias_sys[6] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/835||nokia5110_driver.vhd(380);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/380
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_bias_sys[5] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/836||nokia5110_driver.vhd(380);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/380
Implementation;Synthesis||MO161||@W:Register bit LCD_reg_bias_sys[4] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/837||nokia5110_driver.vhd(380);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/380
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_bias_sys[3] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/838||nokia5110_driver.vhd(380);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/380
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_temp_ctrl[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/839||nokia5110_driver.vhd(364);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/364
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_temp_ctrl[6] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/840||nokia5110_driver.vhd(364);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/364
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_temp_ctrl[5] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/841||nokia5110_driver.vhd(364);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/364
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_temp_ctrl[4] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/842||nokia5110_driver.vhd(364);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/364
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_temp_ctrl[3] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/843||nokia5110_driver.vhd(364);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/364
Implementation;Synthesis||MO161||@W:Register bit LCD_reg_temp_ctrl[2] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/844||nokia5110_driver.vhd(364);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/364
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_disp_ctrl[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/845||nokia5110_driver.vhd(345);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/345
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_disp_ctrl[6] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/846||nokia5110_driver.vhd(345);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/345
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_disp_ctrl[5] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/847||nokia5110_driver.vhd(345);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/345
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_disp_ctrl[4] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/848||nokia5110_driver.vhd(345);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/345
Implementation;Synthesis||MO161||@W:Register bit LCD_reg_disp_ctrl[3] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/849||nokia5110_driver.vhd(345);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/345
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_func_set[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/850||nokia5110_driver.vhd(328);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/328
Implementation;Synthesis||MO160||@W:Register bit LCD_reg_func_set[6] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/851||nokia5110_driver.vhd(328);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/328
Implementation;Synthesis||MO161||@W:Register bit LCD_reg_func_set[5] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Connection_system.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/852||nokia5110_driver.vhd(328);liberoaction://cross_probe/hdl/file/'<project>\hdl\Nokia5110_Driver.vhd'/linenumber/328
Implementation;Synthesis||FX271||@N: Replicating instance corepwm_C0_0.corepwm_C0_0.xhdl58\.reg_if_inst.psh_prescale_reg_0_sqmuxa (in view: work.Connection_system(rtl)) with 32 loads 2 times to improve timing.||Connection_system.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/892||reg_if.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/131
Implementation;Synthesis||FX271||@N: Replicating instance corepwm_C0_0.corepwm_C0_0.xhdl58\.reg_if_inst.psh_period_reg_1_sqmuxa (in view: work.Connection_system(rtl)) with 32 loads 2 times to improve timing.||Connection_system.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/893||reg_if.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\corepwm\4.3.101\rtl\vhdl\core\reg_if.vhd'/linenumber/131
Implementation;Synthesis||FP130||@N: Promoting Net ETH_NRESET_c on CLKINT  I_124 ||Connection_system.srr(900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/900||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Nokia5110_Driver_0.rstn_i_i on CLKINT  I_125 ||Connection_system.srr(901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/901||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Nokia5110_Driver_0.CLK_SPI_sig on CLKINT  I_126 ||Connection_system.srr(902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/902||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Connection_system_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Connection_system_sb_0.CCC_0.GL0_net.||Connection_system.srr(960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/960||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock timerZ1|timer_clock_out_sig_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Nokia5110_Driver_0.SPI_timer.timer_clock_out_sig.||Connection_system.srr(961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/961||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Connection_system|GMII_RX_CLK with period 10.00ns. Please declare a user-defined clock on port GMII_RX_CLK.||Connection_system.srr(962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/962||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Connection_system_sb_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Connection_system_sb_0.CCC_0.GL1_net.||Connection_system.srr(963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/963||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Connection_system|BIBUF_1_Y_inferred_clock with period 10.00ns. Please declare a user-defined clock on net BIBUF_1_Y.||Connection_system.srr(964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Connection_system.srr'/linenumber/964||null;null
Implementation;Compile;RootName:Connection_system
Implementation;Place and Route;RootName:Connection_system
Implementation;Place and Route||(null)||Please refer to the log file for details about 14 Info(s)||Connection_system_layout_log.log;liberoaction://open_report/file/Connection_system_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Connection_system
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||Connection_system_generateBitstream.log;liberoaction://open_report/file/Connection_system_generateBitstream.log||(null);(null)
