Item(by='KMag', descendants=None, kids=[25700719], score=None, time=1610189521, title=None, item_type='comment', url=None, parent=25696471, text='&gt; Am I correct that more concurrency bugs would be hidden in a less lax architecture?<p>No, a more strict (less lax) memory model gives the processor less freedom to re-order memory operations, meaning that missing memory fences (explicit ordering) have potentially less effect vs. more lax memory models.<p>The SPARC memory model makes fewer guarantees (less strict), allowing the processor more freedom in ordering memory operations, potentially getting more performance.  (There&#x27;s a reason aarch64 went with a more lax memory model than x86, despite being designed decades later.)  The downside is that bugs with missing memory fences are more likely to show up.')