# ğŸš€ RISC-V MYTH CPU (4-stage Pipelined Core)

This repository contains a Verilog-based 4-stage pipelined RISC-V CPU (RV32I base), inspired by the MYTH workshop. It is developed module-by-module with simulation support using Icarus Verilog and GTKWave.

---

## ğŸ“ Project Structure

riscv_myth_cpu/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ pc.v
â”‚   â”œâ”€â”€ instr_mem.v
â”‚   â””â”€â”€ reg_file.v
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ tb_cpu.v
â”œâ”€â”€ mem/
â”‚   â””â”€â”€ prog.mem
â”œâ”€â”€ waveforms/
â”‚   â””â”€â”€ day2.vcd
â”œâ”€â”€ README.md

---

# ğŸ“… Day 1 â€” Program Counter (PC)

## âœ… Module: `pc.v`

The program counter module increments the 32-bit address by 4 on each positive edge of the clock. It resets to 0 on a reset signal.

---

## ğŸ§ª Testbench: `tb_pc.v`

Simulates PC for multiple clock cycles and generates waveform output.

---

## ğŸ”§ Simulation Instructions

```bash
iverilog -o pc_sim ./tb/tb_pc.v ./src/pc.v
vvp pc_sim
gtkwave waveforms/pc.vcd
---

# ğŸ“… Day 2 â€” Instruction Memory & Register File

## âœ… Module 1: `instr_mem.v`

Instruction memory that loads instructions from `mem/prog.mem`.

## âœ… Module 2: `reg_file.v`

32x32-bit register file with read/write and reset support.

## ğŸ§ª Testbench: `tb_cpu.v`

Basic testbench to simulate:
- PC increment
- Instruction fetch
- Register file write & read

### ğŸ“‹ Description:

- Simulates PC â†’ Instruction Memory â†’ Register File connection  
- Includes clock generation, reset logic, and `$monitor` output  
- Generates VCD file for waveform viewing in GTKWave

---
## ğŸ”§ Simulation Instructions

```bash
iverilog -o cpu_sim ./tb/tb_cpu.v ./src/pc.v ./src/instr_mem.v ./src/reg_file.v
vvp cpu_sim
gtkwave waveforms/day2.vcd
