=========================================================
Scheduler report file
Generated by stratus_hls 19.12-s100  (91710.131054)
On:          Tue May  4 17:09:52 2021
Project Dir: /home/m109/m109061634/ee6470_mid/HLS_test/HLS_bad/stratus
Module:      DC_Filter
HLS Config:  DPA
=========================================================
Scheduler report for : gen_prev_trig_reg_0                                                                        
------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.m_req.gen_p  6 (5:FALSE)      --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.m_req.gen_p  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.m_req.gen_p  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_prev_trig_reg_1                                                                        
------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_rgb_inside.m_req.g  6 (5:FALSE)      --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.m_req.g  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.m_req.g  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_active_0                                                                               
-----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.m_req.gen_a  4 (3:FALSE)      --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.m_req.gen_a  4 (3:FALSE)      --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.m_req.gen_a  4 (3:FALSE)      --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.m_req.gen_a  4 (3:FALSE)      --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_vld_0                                                                                  
--------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.gen_vld      4 (3:FALSE)      --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.gen_vld      4 (3:FALSE)      --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.gen_vld      4 (3:FALSE)      --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.gen_vld      4 (3:FALSE)      --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_next_trig_reg_0                                                                        
------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.m_req.gen_n  3 (2:TRUE)       --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.m_req.gen_n  3 (2:TRUE)       --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.m_req.gen_n  3 (2:TRUE)       --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_active_1                                                                               
-----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_rgb_inside.m_req.g  4 (3:FALSE)      --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.m_req.g  4 (3:FALSE)      --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.m_req.g  4 (3:FALSE)      --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.m_req.g  4 (3:FALSE)      --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_vld_1                                                                                  
--------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_rgb_inside.gen_vld  4 (3:FALSE)      --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.gen_vld  4 (3:FALSE)      --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.gen_vld  4 (3:FALSE)      --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.gen_vld  4 (3:FALSE)      --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_next_trig_reg_1                                                                        
------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_rgb_inside.m_req.g  3 (2:TRUE)       --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.m_req.g  3 (2:TRUE)       --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.m_req.g  3 (2:TRUE)       --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_unvalidated_req_0                                                                      
--------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb.gen_unvalidate  8 (7:FALSE)      --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb                 10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_unvalidate  11 (10:TRUE)     --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_unvalidate  14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_unvalidate  14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_unvalidate  14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_unvalidate  14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_do_stall_reg_full_0                                                                    
----------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb.gen_do_stall_r  6 (5:FALSE)      --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_stall_r  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_stall_r  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_stall_r  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_stall_r  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
                                                                                                                  
Scheduler report for : do_filter_1                                                                                
----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
f1_val[2]             1 (0:FALSE)      --              FALSE  ../DC_Filter.h,l:38,c:6 -> i:2                      
                                                                                                                  
f1_val[1]             1 (0:FALSE)      --              FALSE  ../DC_Filter.h,l:38,c:6 -> i:1                      
                                                                                                                  
f1_val[0]             1 (0:FALSE)      --              FALSE  ../DC_Filter.h,l:38,c:6 -> i:0                      
                                                                                                                  
i                     1 (0:FALSE)      --              FALSE  ../DC_Filter.cpp,l:60,c:9 -> l:65,c:7               
                                                                                                                  
i_rgb.m_busy_req_0.r  3 (2:FALSE)      --              FALSE  @(f:../DC_Filter.h,l:20,c:30->f:/usr/cadtool/caden  
                                                                                                                  
i_rgb.m_stalling.res  3 (2:FALSE)      --              FALSE  @(f:../DC_Filter.h,l:20,c:30->f:/usr/cadtool/caden  
                                                                                                                  
o_rgb_inside.m_req.m  4 (3:FALSE)      --              FALSE  @(f:../DC_Filter.h,l:23,c:31->f:/usr/cadtool/caden  
                                                                                                                  
i                     6 (5:FALSE)      --              FALSE  ../DC_Filter.cpp,l:60,c:9 -> l:65,c:27              
                                                                                                                  
f1_array_rgb          6 (5:FALSE)      --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
j                     6 (5:FALSE)      --              FALSE  ../DC_Filter.cpp,l:60,c:12 -> l:66,c:8              
                                                                                                                  
j                     7 (6:FALSE)      --              FALSE  ../DC_Filter.cpp,l:60,c:12 -> l:66,c:28             
                                                                                                                  
f1_array_rgb          7 (6:FALSE)      --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
k                     7 (6:FALSE)      --              FALSE  ../DC_Filter.cpp,l:61,c:6 -> l:67,c:9               
                                                                                                                  
k                     8 (7:FALSE)      --              FALSE  ../DC_Filter.cpp,l:61,c:6 -> l:67,c:35              
                                                                                                                  
f1_array_rgb          8 (7:FALSE)      --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
                      9 (7:TRUE)       --              FALSE  f:../DC_Filter.cpp,l:68,c:23                        
                                                                                                                  
                      9 (7:TRUE)       --              FALSE  f:../DC_Filter.cpp,l:67,c:36                        
                                                                                                                  
f1_array_rgb          10 (7:TRUE)      --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
                      12 (9:FALSE)     --              FALSE  f:../DC_Filter.cpp,l:66,c:29                        
                                                                                                                  
                      15 (11:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:65,c:28                        
                                                                                                                  
flag                  15 (11:TRUE)     --              FALSE  ../DC_Filter.cpp,l:62,c:6 -> c:11                   
                                                                                                                  
f1_val[2]             18 (14:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:2)                   
                                                                                                                  
f1_val[1]             18 (14:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:1)                   
                                                                                                                  
f1_val[0]             18 (14:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:0)                   
                                                                                                                  
flag                  18 (14:FALSE)    --              FALSE  ../DC_Filter.cpp,l:62,c:6 -> l:113,c:5              
                                                                                                                  
f1_array_rgb          18 (14:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
mask1                 18 (14:FALSE)    --              FALSE  ../DC_Filter.cpp,l:35,c:11 -> l:70,c:2              
                                                                                                                  
j                     18 (14:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:12                          
                                                                                                                  
i                     18 (14:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:9                           
                                                                                                                  
j                     22 (17:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:12 -> l:94,c:10             
                                                                                                                  
f1_array_rgb          22 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
i                     22 (17:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:9 -> l:93,c:29              
                                                                                                                  
k                     21 (46:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:6 -> l:76,c:10              
                                                                                                                  
f1_array_rgb          21 (46:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
j                     21 (46:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:12 -> l:74,c:34             
                                                                                                                  
k                     23 (18:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:6 -> l:95,c:11              
                                                                                                                  
f1_array_rgb          23 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
j                     23 (18:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:12 -> l:94,c:34             
                                                                                                                  
f1_array_rgb          24 (47:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
k                     24 (47:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:6 -> l:76,c:41              
                                                                                                                  
f1_array_rgb          25 (19:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
k                     25 (19:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:6 -> l:95,c:42              
                                                                                                                  
f:../DC_Filter.cpp,l  25 (19:FALSE)    --              FALSE  & c:51 & c:49                                       
                                                                                                                  
i_rgb.m_busy_req_0.g  26 (48:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:20,c:30->f:/usr/cadtool/caden  
                                                                                                                  
                      27 (19:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:96,c:25                        
                                                                                                                  
f1_array_rgb          27 (19:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
                      27 (19:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:95,c:43                        
                                                                                                                  
f1_array_rgb          29 (19:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
i_rgb                 30 (50:TRUE)     --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
do_filter_1::get      30 (50:TRUE)     --              FALSE  ../DC_Filter.cpp,l:44,c:17 mapped                   
                                                                                                                  
                      30 (50:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:84,c:24                        
                                                                                                                  
                      32 (21:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:94,c:35                        
                                                                                                                  
i_rgb.m_busy_req_0.g  33 (51:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:20,c:30->f:/usr/cadtool/caden  
                                                                                                                  
f:../DC_Filter.cpp,l  35 (23:FALSE)    --              FALSE  & c:10                                              
                                                                                                                  
                      37 (23:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:93,c:30                        
                                                                                                                  
i_rgb.data.get::nb_g  38 (53:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:20,c:30->f:/usr/cadtool/caden  
                                                                                                                  
f:../DC_Filter.cpp,l  40 (25:FALSE)    --              FALSE  & l:57,c:29                                         
                                                                                                                  
                      41 (54:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:85,c:24                        
                                                                                                                  
f1_array_rgb          41 (54:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
f:../DC_Filter.cpp,l  42 (26:FALSE)    --              FALSE  & l:58,c:30                                         
                                                                                                                  
k                     42 (26:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:6                           
                                                                                                                  
k                     43 (35:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:6 -> l:100,c:10             
                                                                                                                  
                      44 (54:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:86,c:24                        
                                                                                                                  
                      44 (54:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:76,c:42                        
                                                                                                                  
f1_array_rgb          44 (54:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
f1_array_rgb          47 (36:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
k                     47 (36:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:6 -> l:100,c:41             
                                                                                                                  
f1_array_rgb          48 (54:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
flag                  48 (54:TRUE)     --              FALSE  ../DC_Filter.cpp,l:62,c:6 -> l:89,c:4               
                                                                                                                  
h                     50 (29:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:6 -> l:119,c:11             
                                                                                                                  
f1_array_rgb          50 (29:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
k                     50 (29:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:6 -> l:117,c:41             
                                                                                                                  
i_rgb.m_busy_req_0.g  51 (37:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:20,c:30->f:/usr/cadtool/caden  
                                                                                                                  
                      53 (56:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:74,c:35                        
                                                                                                                  
f1_array_rgb          55 (30:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
h                     55 (30:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:6 -> l:119,c:31             
                                                                                                                  
f:../DC_Filter.cpp,l  55 (30:FALSE)    --              FALSE  & c:22                                              
                                                                                                                  
                      60 (30:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:119,c:32                       
                                                                                                                  
f1_array_rgb          60 (30:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
i_rgb                 61 (39:TRUE)     --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
do_filter_1::get      61 (39:TRUE)     --              FALSE  ../DC_Filter.cpp,l:44,c:17 mapped                   
                                                                                                                  
                      61 (39:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:109,c:33                       
                                                                                                                  
i_rgb.m_busy_req_0.g  66 (40:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:20,c:30->f:/usr/cadtool/caden  
                                                                                                                  
                      69 (32:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:117,c:42                       
                                                                                                                  
f:../DC_Filter.cpp,l  72 (27:FALSE)    --              FALSE  & flag @l:62,c:6                                    
                                                                                                                  
i_rgb.data.get::nb_g  75 (42:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:20,c:30->f:/usr/cadtool/caden  
                                                                                                                  
f1_array_rgb          79 (43:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
                      83 (43:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:110,c:33                       
                                                                                                                  
f:../DC_Filter.cpp,l  87 (43:TRUE)     --              FALSE  & c:10                                              
                                                                                                                  
                      87 (43:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:111,c:33                       
                                                                                                                  
f1_array_rgb          87 (43:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
                      91 (43:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:100,c:42                       
                                                                                                                  
f1_array_rgb          91 (43:TRUE)     --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
k                     89 (27:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:6 -> l:128,c:8              
                                                                                                                  
f:../DC_Filter.cpp,l  93 (27:FALSE)    --              FALSE  & flag @l:62,c:6                                    
                                                                                                                  
flag                  93 (27:FALSE)    --              FALSE  ../DC_Filter.cpp,l:62,c:6                           
                                                                                                                  
h                     99 (60:FALSE)    --              FALSE  ../DC_Filter.cpp,l:60,c:6 -> l:130,c:9              
                                                                                                                  
f1_val[2]             99 (60:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:2)                   
                                                                                                                  
f1_val[1]             99 (60:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:1)                   
                                                                                                                  
f1_val[0]             99 (60:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:0)                   
                                                                                                                  
f1_array_rgb          99 (60:FALSE)    --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
k                     99 (60:FALSE)    --              FALSE  ../DC_Filter.cpp,l:61,c:6 -> l:128,c:27             
                                                                                                                  
mask1                 99 (60:FALSE)    --              FALSE  ../DC_Filter.cpp,l:35,c:11 -> l:128,c:3             
                                                                                                                  
f1_val[2]             100 (61:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:2)                   
                                                                                                                  
f1_val[1]             100 (61:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:1)                   
                                                                                                                  
f1_val[0]             100 (61:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:0)                   
                                                                                                                  
h                     100 (61:FALSE)   --              FALSE  ../DC_Filter.cpp,l:60,c:6 -> l:130,c:29             
                                                                                                                  
                      100 (61:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:131,c:11                       
                                                                                                                  
                      100 (61:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:131,c:11                       
                                                                                                                  
                      100 (61:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:131,c:11                       
                                                                                                                  
                      100 (61:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:131,c:11                       
                                                                                                                  
f:../DC_Filter.cpp,l  100 (61:FALSE)   --              FALSE  & c:11                                              
                                                                                                                  
f:../DC_Filter.cpp,l  100 (61:FALSE)   --              FALSE  & c:11                                              
                                                                                                                  
                      100 (61:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:131,c:11                       
                                                                                                                  
                      101 (61:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:130,c:30                       
                                                                                                                  
h                     101 (61:TRUE)    --              FALSE  ../DC_Filter.cpp,l:60,c:6 -> l:133,c:9              
                                                                                                                  
i                     104 (64:FALSE)   --              FALSE  ../DC_Filter.cpp,l:60,c:9 -> l:134,c:10             
                                                                                                                  
f1_val[2]             104 (64:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:2)                   
                                                                                                                  
f1_val[1]             104 (64:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:1)                   
                                                                                                                  
f1_val[0]             104 (64:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:0)                   
                                                                                                                  
f1_array_rgb          104 (64:FALSE)   --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
h                     104 (64:FALSE)   --              FALSE  ../DC_Filter.cpp,l:60,c:6 -> l:133,c:29             
                                                                                                                  
mask1                 104 (64:FALSE)   --              FALSE  ../DC_Filter.cpp,l:35,c:11 -> l:133,c:4             
                                                                                                                  
f1_val[2]             105 (65:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:2)                   
                                                                                                                  
f1_val[1]             105 (65:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:1)                   
                                                                                                                  
f1_val[0]             105 (65:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:0)                   
                                                                                                                  
f1_array_rgb          105 (65:FALSE)   --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
i                     105 (65:FALSE)   --              FALSE  ../DC_Filter.cpp,l:60,c:9 -> l:134,c:30             
                                                                                                                  
mask1                 105 (65:FALSE)   --              FALSE  ../DC_Filter.cpp,l:35,c:11 -> l:137,c:56            
                                                                                                                  
mask1                 105 (65:FALSE)   --              FALSE  ../DC_Filter.cpp,l:35,c:11 -> l:137,c:56            
                                                                                                                  
j                     106 (65:TRUE)    --              FALSE  ../DC_Filter.cpp,l:60,c:12 -> l:135,c:11            
                                                                                                                  
mask1                 106 (65:TRUE)    --              FALSE  ../DC_Filter.cpp,l:35,c:11 -> l:137,c:56            
                                                                                                                  
                      106 (65:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:134,c:31                       
                                                                                                                  
f1_val[2]             107 (66:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:2)                   
                                                                                                                  
f1_val[1]             107 (66:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:1)                   
                                                                                                                  
f1_val[0]             107 (66:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:38,c:6->i:0)                   
                                                                                                                  
f1_array_rgb          107 (66:FALSE)   --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
j                     107 (66:FALSE)   --              FALSE  ../DC_Filter.cpp,l:60,c:12 -> l:135,c:31            
                                                                                                                  
                      108 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:38                       
                                                                                                                  
                      108 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:41                       
                                                                                                                  
                      109 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:38                       
                                                                                                                  
                      109 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:38                       
                                                                                                                  
                      110 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:13                       
                                                                                                                  
f1_array_rgb          110 (66:TRUE)    --              FALSE  ../DC_Filter.h,l:39,c:6                             
                                                                                                                  
                      110 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:46                       
                                                                                                                  
                      110 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:60                       
                                                                                                                  
                      110 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:60                       
                                                                                                                  
                      110 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:60                       
                                                                                                                  
                      111 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:13                       
                                                                                                                  
                      111 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:13                       
                                                                                                                  
                      111 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:135,c:32                       
                                                                                                                  
                      112 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:13                       
                                                                                                                  
                      112 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:13                       
                                                                                                                  
                      112 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:17                       
                                                                                                                  
                      112 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:13                       
                                                                                                                  
                      112 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:13                       
                                                                                                                  
                      112 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:137,c:13                       
                                                                                                                  
                      117 (70:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:133,c:30                       
                                                                                                                  
rgb                   117 (70:TRUE)    --              FALSE  ../DC_Filter.cpp,l:63,c:14 -> l:142,c:4             
                                                                                                                  
o_rgb_inside.data.pu  120 (73:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:23,c:31->f:/usr/cadtool/caden  
                                                                                                                  
o_rgb_inside          120 (73:FALSE)   --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.m_req.m  120 (73:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:23,c:31->f:/usr/cadtool/caden  
                                                                                                                  
o_rgb_inside          122 (75:TRUE)    --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
do_filter_1::put      122 (75:TRUE)    --              FALSE  ../DC_Filter.cpp,l:44,c:17 mapped                   
                                                                                                                  
                      122 (75:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:128,c:28                       
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_stalling_1                                                                             
-------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_rgb_inside.gen_sta  5 (4:TRUE)       --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.gen_sta  6 (5:FALSE)      --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.gen_sta  6 (5:FALSE)      --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.gen_sta  6 (5:FALSE)      --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_unacked_req_1                                                                          
----------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_rgb_inside.gen_una  6 (5:FALSE)      --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.gen_una  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
o_rgb_inside.gen_una  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:23,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_do_reg_vld_0                                                                           
---------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb.gen_do_reg_vld  8 (7:FALSE)      --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb                 10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_reg_vld  11 (10:TRUE)     --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_reg_vld  14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_reg_vld  14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_reg_vld  14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_do_reg_vld  14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_unacked_req_0                                                                          
----------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.gen_unacked  6 (5:FALSE)      --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.gen_unacked  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.gen_unacked  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_stalling_0                                                                             
-------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
o_result.gen_stallin  5 (4:TRUE)       --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.gen_stallin  6 (5:FALSE)      --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.gen_stallin  6 (5:FALSE)      --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.gen_stallin  6 (5:FALSE)      --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_unvalidated_req_1                                                                      
--------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb_inside.gen_unv  8 (7:FALSE)      --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside          10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_unv  11 (10:TRUE)     --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_unv  14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_unv  14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_unv  14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_unv  14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_do_stall_reg_full_1                                                                    
----------------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb_inside.gen_do_  6 (5:FALSE)      --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  12 (11:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
                                                                                                                  
Scheduler report for : do_filter_2                                                                                
----------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
f2_val[2]             1 (0:FALSE)      --              FALSE  ../DC_Filter.h,l:41,c:6 -> i:2                      
                                                                                                                  
f2_val[1]             1 (0:FALSE)      --              FALSE  ../DC_Filter.h,l:41,c:6 -> i:1                      
                                                                                                                  
f2_val[0]             1 (0:FALSE)      --              FALSE  ../DC_Filter.h,l:41,c:6 -> i:0                      
                                                                                                                  
i                     1 (0:FALSE)      --              FALSE  ../DC_Filter.cpp,l:169,c:9 -> l:174,c:7             
                                                                                                                  
i_rgb_inside.m_busy_  3 (2:FALSE)      --              FALSE  @(f:../DC_Filter.h,l:22,c:30->f:/usr/cadtool/caden  
                                                                                                                  
i_rgb_inside.m_stall  3 (2:FALSE)      --              FALSE  @(f:../DC_Filter.h,l:22,c:30->f:/usr/cadtool/caden  
                                                                                                                  
o_result.m_req.m_tri  4 (3:FALSE)      --              FALSE  @(f:../DC_Filter.h,l:21,c:31->f:/usr/cadtool/caden  
                                                                                                                  
i                     6 (5:FALSE)      --              FALSE  ../DC_Filter.cpp,l:169,c:9 -> l:174,c:27            
                                                                                                                  
f2_array_rgb          6 (5:FALSE)      --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
j                     6 (5:FALSE)      --              FALSE  ../DC_Filter.cpp,l:169,c:12 -> l:175,c:8            
                                                                                                                  
j                     7 (6:FALSE)      --              FALSE  ../DC_Filter.cpp,l:169,c:12 -> l:175,c:28           
                                                                                                                  
f2_array_rgb          7 (6:FALSE)      --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
k                     7 (6:FALSE)      --              FALSE  ../DC_Filter.cpp,l:170,c:6 -> l:176,c:9             
                                                                                                                  
k                     8 (7:FALSE)      --              FALSE  ../DC_Filter.cpp,l:170,c:6 -> l:176,c:35            
                                                                                                                  
f2_array_rgb          8 (7:FALSE)      --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
                      9 (7:TRUE)       --              FALSE  f:../DC_Filter.cpp,l:177,c:23                       
                                                                                                                  
                      9 (7:TRUE)       --              FALSE  f:../DC_Filter.cpp,l:176,c:36                       
                                                                                                                  
f2_array_rgb          10 (7:TRUE)      --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
                      12 (9:FALSE)     --              FALSE  f:../DC_Filter.cpp,l:175,c:29                       
                                                                                                                  
                      15 (11:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:174,c:28                       
                                                                                                                  
flag                  15 (11:TRUE)     --              FALSE  ../DC_Filter.cpp,l:171,c:6 -> c:11                  
                                                                                                                  
f2_val[2]             18 (14:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:2)                   
                                                                                                                  
f2_val[1]             18 (14:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:1)                   
                                                                                                                  
f2_val[0]             18 (14:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:0)                   
                                                                                                                  
flag                  18 (14:FALSE)    --              FALSE  ../DC_Filter.cpp,l:171,c:6 -> l:220,c:5             
                                                                                                                  
f2_array_rgb          18 (14:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
mask2                 18 (14:FALSE)    --              FALSE  ../DC_Filter.cpp,l:38,c:11 -> l:179,c:2             
                                                                                                                  
j                     18 (14:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:12                         
                                                                                                                  
i                     18 (14:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:9                          
                                                                                                                  
j                     22 (17:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:12 -> l:201,c:10           
                                                                                                                  
f2_array_rgb          22 (17:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
i                     22 (17:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:9 -> l:200,c:29            
                                                                                                                  
k                     21 (46:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:6 -> l:184,c:10            
                                                                                                                  
f2_array_rgb          21 (46:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
j                     21 (46:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:12 -> l:183,c:34           
                                                                                                                  
k                     23 (18:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:6 -> l:202,c:11            
                                                                                                                  
f2_array_rgb          23 (18:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
j                     23 (18:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:12 -> l:201,c:34           
                                                                                                                  
f2_array_rgb          24 (47:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
k                     24 (47:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:6 -> l:184,c:41            
                                                                                                                  
f2_array_rgb          25 (19:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
k                     25 (19:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:6 -> l:202,c:42            
                                                                                                                  
f:../DC_Filter.cpp,l  25 (19:FALSE)    --              FALSE  & c:51 & c:49                                       
                                                                                                                  
i_rgb_inside.m_busy_  26 (48:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:22,c:30->f:/usr/cadtool/caden  
                                                                                                                  
                      27 (19:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:203,c:25                       
                                                                                                                  
f2_array_rgb          27 (19:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
                      27 (19:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:202,c:43                       
                                                                                                                  
f2_array_rgb          29 (19:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
i_rgb_inside          30 (50:TRUE)     --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
do_filter_2::get      30 (50:TRUE)     --              FALSE  ../DC_Filter.cpp,l:153,c:17 mapped                  
                                                                                                                  
                      30 (50:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:192,c:24                       
                                                                                                                  
                      32 (21:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:201,c:35                       
                                                                                                                  
i_rgb_inside.m_busy_  33 (51:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:22,c:30->f:/usr/cadtool/caden  
                                                                                                                  
f:../DC_Filter.cpp,l  35 (23:FALSE)    --              FALSE  & c:10                                              
                                                                                                                  
                      37 (23:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:200,c:30                       
                                                                                                                  
i_rgb_inside.data.ge  38 (53:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:22,c:30->f:/usr/cadtool/caden  
                                                                                                                  
f:../DC_Filter.cpp,l  40 (25:FALSE)    --              FALSE  & l:166,c:29                                        
                                                                                                                  
                      41 (54:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:193,c:24                       
                                                                                                                  
f2_array_rgb          41 (54:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
f:../DC_Filter.cpp,l  42 (26:FALSE)    --              FALSE  & l:167,c:30                                        
                                                                                                                  
k                     42 (26:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:6                          
                                                                                                                  
k                     43 (35:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:6 -> l:207,c:10            
                                                                                                                  
                      44 (54:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:194,c:24                       
                                                                                                                  
                      44 (54:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:184,c:42                       
                                                                                                                  
f2_array_rgb          44 (54:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
f2_array_rgb          47 (36:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
k                     47 (36:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:6 -> l:207,c:41            
                                                                                                                  
f2_array_rgb          48 (54:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
flag                  48 (54:TRUE)     --              FALSE  ../DC_Filter.cpp,l:171,c:6 -> l:196,c:4             
                                                                                                                  
h                     50 (29:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:6 -> l:226,c:11            
                                                                                                                  
f2_array_rgb          50 (29:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
k                     50 (29:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:6 -> l:224,c:41            
                                                                                                                  
i_rgb_inside.m_busy_  51 (37:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:22,c:30->f:/usr/cadtool/caden  
                                                                                                                  
                      53 (56:FALSE)    --              FALSE  f:../DC_Filter.cpp,l:183,c:35                       
                                                                                                                  
f2_array_rgb          55 (30:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
h                     55 (30:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:6 -> l:226,c:31            
                                                                                                                  
f:../DC_Filter.cpp,l  55 (30:FALSE)    --              FALSE  & c:22                                              
                                                                                                                  
                      60 (30:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:226,c:32                       
                                                                                                                  
f2_array_rgb          60 (30:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
i_rgb_inside          61 (39:TRUE)     --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
do_filter_2::get      61 (39:TRUE)     --              FALSE  ../DC_Filter.cpp,l:153,c:17 mapped                  
                                                                                                                  
                      61 (39:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:216,c:33                       
                                                                                                                  
i_rgb_inside.m_busy_  66 (40:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:22,c:30->f:/usr/cadtool/caden  
                                                                                                                  
                      69 (32:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:224,c:42                       
                                                                                                                  
f:../DC_Filter.cpp,l  72 (27:FALSE)    --              FALSE  & flag @l:171,c:6                                   
                                                                                                                  
i_rgb_inside.data.ge  75 (42:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:22,c:30->f:/usr/cadtool/caden  
                                                                                                                  
f2_array_rgb          79 (43:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
                      83 (43:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:217,c:33                       
                                                                                                                  
f:../DC_Filter.cpp,l  87 (43:TRUE)     --              FALSE  & c:10                                              
                                                                                                                  
                      87 (43:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:218,c:33                       
                                                                                                                  
f2_array_rgb          87 (43:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
                      91 (43:TRUE)     --              FALSE  f:../DC_Filter.cpp,l:207,c:42                       
                                                                                                                  
f2_array_rgb          91 (43:TRUE)     --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
k                     89 (27:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:6 -> l:235,c:8             
                                                                                                                  
f:../DC_Filter.cpp,l  93 (27:FALSE)    --              FALSE  & flag @l:171,c:6                                   
                                                                                                                  
flag                  93 (27:FALSE)    --              FALSE  ../DC_Filter.cpp,l:171,c:6                          
                                                                                                                  
h                     99 (60:FALSE)    --              FALSE  ../DC_Filter.cpp,l:169,c:6 -> l:237,c:9             
                                                                                                                  
f2_val[2]             99 (60:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:2)                   
                                                                                                                  
f2_val[1]             99 (60:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:1)                   
                                                                                                                  
f2_val[0]             99 (60:FALSE)    --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:0)                   
                                                                                                                  
f2_array_rgb          99 (60:FALSE)    --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
k                     99 (60:FALSE)    --              FALSE  ../DC_Filter.cpp,l:170,c:6 -> l:235,c:27            
                                                                                                                  
mask2                 99 (60:FALSE)    --              FALSE  ../DC_Filter.cpp,l:38,c:11 -> l:235,c:3             
                                                                                                                  
f2_val[2]             100 (61:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:2)                   
                                                                                                                  
f2_val[1]             100 (61:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:1)                   
                                                                                                                  
f2_val[0]             100 (61:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:0)                   
                                                                                                                  
h                     100 (61:FALSE)   --              FALSE  ../DC_Filter.cpp,l:169,c:6 -> l:237,c:29            
                                                                                                                  
                      100 (61:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:238,c:11                       
                                                                                                                  
                      100 (61:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:238,c:11                       
                                                                                                                  
                      100 (61:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:238,c:11                       
                                                                                                                  
                      100 (61:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:238,c:11                       
                                                                                                                  
f:../DC_Filter.cpp,l  100 (61:FALSE)   --              FALSE  & c:11                                              
                                                                                                                  
f:../DC_Filter.cpp,l  100 (61:FALSE)   --              FALSE  & c:11                                              
                                                                                                                  
                      100 (61:FALSE)   --              FALSE  f:../DC_Filter.cpp,l:238,c:11                       
                                                                                                                  
                      101 (61:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:237,c:30                       
                                                                                                                  
h                     101 (61:TRUE)    --              FALSE  ../DC_Filter.cpp,l:169,c:6 -> l:240,c:9             
                                                                                                                  
i                     104 (64:FALSE)   --              FALSE  ../DC_Filter.cpp,l:169,c:9 -> l:241,c:10            
                                                                                                                  
f2_val[2]             104 (64:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:2)                   
                                                                                                                  
f2_val[1]             104 (64:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:1)                   
                                                                                                                  
f2_val[0]             104 (64:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:0)                   
                                                                                                                  
f2_array_rgb          104 (64:FALSE)   --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
h                     104 (64:FALSE)   --              FALSE  ../DC_Filter.cpp,l:169,c:6 -> l:240,c:29            
                                                                                                                  
mask2                 104 (64:FALSE)   --              FALSE  ../DC_Filter.cpp,l:38,c:11 -> l:240,c:4             
                                                                                                                  
f2_val[2]             105 (65:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:2)                   
                                                                                                                  
f2_val[1]             105 (65:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:1)                   
                                                                                                                  
f2_val[0]             105 (65:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:0)                   
                                                                                                                  
f2_array_rgb          105 (65:FALSE)   --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
i                     105 (65:FALSE)   --              FALSE  ../DC_Filter.cpp,l:169,c:9 -> l:241,c:30            
                                                                                                                  
mask2                 105 (65:FALSE)   --              FALSE  ../DC_Filter.cpp,l:38,c:11 -> l:244,c:56            
                                                                                                                  
mask2                 105 (65:FALSE)   --              FALSE  ../DC_Filter.cpp,l:38,c:11 -> l:244,c:56            
                                                                                                                  
j                     106 (65:TRUE)    --              FALSE  ../DC_Filter.cpp,l:169,c:12 -> l:242,c:11           
                                                                                                                  
mask2                 106 (65:TRUE)    --              FALSE  ../DC_Filter.cpp,l:38,c:11 -> l:244,c:56            
                                                                                                                  
                      106 (65:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:241,c:31                       
                                                                                                                  
f2_val[2]             107 (66:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:2)                   
                                                                                                                  
f2_val[1]             107 (66:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:1)                   
                                                                                                                  
f2_val[0]             107 (66:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:41,c:6->i:0)                   
                                                                                                                  
f2_array_rgb          107 (66:FALSE)   --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
j                     107 (66:FALSE)   --              FALSE  ../DC_Filter.cpp,l:169,c:12 -> l:242,c:31           
                                                                                                                  
                      108 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:38                       
                                                                                                                  
                      108 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:41                       
                                                                                                                  
                      109 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:38                       
                                                                                                                  
                      109 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:38                       
                                                                                                                  
                      110 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:13                       
                                                                                                                  
f2_array_rgb          110 (66:TRUE)    --              FALSE  ../DC_Filter.h,l:42,c:6                             
                                                                                                                  
                      110 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:46                       
                                                                                                                  
                      110 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:60                       
                                                                                                                  
                      110 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:60                       
                                                                                                                  
                      110 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:60                       
                                                                                                                  
                      111 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:13                       
                                                                                                                  
                      111 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:13                       
                                                                                                                  
                      111 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:242,c:32                       
                                                                                                                  
                      112 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:13                       
                                                                                                                  
                      112 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:13                       
                                                                                                                  
                      112 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:17                       
                                                                                                                  
                      112 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:13                       
                                                                                                                  
                      112 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:13                       
                                                                                                                  
                      112 (66:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:244,c:13                       
                                                                                                                  
                      117 (70:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:240,c:30                       
                                                                                                                  
rgb                   117 (70:TRUE)    --              FALSE  ../DC_Filter.cpp,l:172,c:14 -> l:249,c:4            
                                                                                                                  
o_result.data.put::n  120 (73:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:21,c:31->f:/usr/cadtool/caden  
                                                                                                                  
o_result              120 (73:FALSE)   --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
o_result.m_req.m_tri  120 (73:FALSE)   --              FALSE  @(f:../DC_Filter.h,l:21,c:31->f:/usr/cadtool/caden  
                                                                                                                  
o_result              122 (75:TRUE)    --              FALSE  ../DC_Filter.h,l:21,c:31                            
                                                                                                                  
do_filter_2::put      122 (75:TRUE)    --              FALSE  ../DC_Filter.cpp,l:153,c:17 mapped                  
                                                                                                                  
                      122 (75:TRUE)    --              FALSE  f:../DC_Filter.cpp,l:235,c:28                       
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_do_reg_vld_1                                                                           
---------------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb_inside.gen_do_  8 (7:FALSE)      --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside          10 (9:FALSE)     --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  11 (10:TRUE)     --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_do_  14 (13:FALSE)    --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_busy_0                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb.gen_busy::use_  7 (6:FALSE)      --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        7 (6:FALSE)      --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        7 (6:FALSE)      --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        7 (6:FALSE)      --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        7 (6:FALSE)      --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        7 (6:FALSE)      --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        7 (6:FALSE)      --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        8 (7:FALSE)      --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        8 (7:FALSE)      --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        8 (7:FALSE)      --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
i_rgb.gen_busy        8 (7:FALSE)      --              FALSE  ../DC_Filter.h,l:20,c:30                            
                                                                                                                  
                                                                                                                  
Scheduler report for : gen_busy_1                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
i_rgb_inside.gen_bus  7 (6:FALSE)      --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  7 (6:FALSE)      --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  7 (6:FALSE)      --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  7 (6:FALSE)      --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  7 (6:FALSE)      --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  7 (6:FALSE)      --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  7 (6:FALSE)      --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  8 (7:FALSE)      --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  8 (7:FALSE)      --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  8 (7:FALSE)      --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
i_rgb_inside.gen_bus  8 (7:FALSE)      --              FALSE  ../DC_Filter.h,l:22,c:30                            
                                                                                                                  
                                                                                                                  
