# Synopsys-VLSI-flow-Learning-RTL2GDS
This repository documents a comprehensive hands-on learning journey through the Synopsys Digital Design Flow, covering the complete RTL-to-GDSII processâ€”from RTL synthesis to static timing analysis (STA) and place-and-route (PnR) implementation
