<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2020.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="49" Path="/scratch/kestera/projects/DFX/U25N_DFX/dynamic/heater/heater.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="ebfbf6673490475db2ee856838811d31"/>
    <Option Name="Part" Val="xcu25-ffvc1760-2LV-e"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="SimulatorInstallDirModelSim" Val=""/>
    <Option Name="SimulatorInstallDirQuesta" Val=""/>
    <Option Name="SimulatorInstallDirIES" Val=""/>
    <Option Name="SimulatorInstallDirXcelium" Val=""/>
    <Option Name="SimulatorInstallDirVCS" Val=""/>
    <Option Name="SimulatorInstallDirRiviera" Val=""/>
    <Option Name="SimulatorInstallDirActiveHdl" Val=""/>
    <Option Name="BoardPart" Val="xilinx.com:au25:part0:1.0"/>
    <Option Name="BoardPartRepoPaths" Val="$PPRDIR/../../../../../../../home/kestera/.Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store/XilinxBoardStore/Vivado/2020.2/boards"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPDefaultOutputPath" Val="$PSRCDIR/sources_1"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="XPMLibraries" Val="XPM_CDC"/>
    <Option Name="XPMLibraries" Val="XPM_FIFO"/>
    <Option Name="XPMLibraries" Val="XPM_MEMORY"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="au25"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="116"/>
    <Option Name="WTModelSimExportSim" Val="116"/>
    <Option Name="WTQuestaExportSim" Val="116"/>
    <Option Name="WTIesExportSim" Val="116"/>
    <Option Name="WTVcsExportSim" Val="116"/>
    <Option Name="WTRivieraExportSim" Val="116"/>
    <Option Name="WTActivehdlExportSim" Val="116"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
    <Option Name="DcpsUptoDate" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/INTG_D0_02/RTL/axi_ctrlif.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../scripts/sources_1/imports/INTG_D0_02/RTL/axi_ctrlif.vhd"/>
          <Attr Name="ImportTime" Val="1630130566"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/RTL/Register_interface.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../scripts/sources_1/imports/RTL/Register_interface.vhd"/>
          <Attr Name="ImportTime" Val="1630130566"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/RTL/reset_latch_dyn.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../scripts/sources_1/imports/RTL/reset_latch_dyn.vhd"/>
          <Attr Name="ImportTime" Val="1630130566"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/INTG_D0_02/RTL/version_register.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../scripts/sources_1/imports/INTG_D0_02/RTL/version_register.vhd"/>
          <Attr Name="ImportTime" Val="1630133763"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/dynamic_design_top/dynamic_design_top.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_axis_data_fifo_from_MAC0_0/dynamic_design_top_axis_data_fifo_from_MAC0_0.xci">
          <Proxy FileSetName="dynamic_design_top_axis_data_fifo_from_MAC0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_reset_latch_dyn_0_0/dynamic_design_top_reset_latch_dyn_0_0.xci">
          <Proxy FileSetName="dynamic_design_top_reset_latch_dyn_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_axis_data_fifo_from_MAC1_0/dynamic_design_top_axis_data_fifo_from_MAC1_0.xci">
          <Proxy FileSetName="dynamic_design_top_axis_data_fifo_from_MAC1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_slice_to_MAC1_0/dynamic_design_top_slice_to_MAC1_0.xci">
          <Proxy FileSetName="dynamic_design_top_slice_to_MAC1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_slice_to_MAC2_0/dynamic_design_top_slice_to_MAC2_0.xci">
          <Proxy FileSetName="dynamic_design_top_slice_to_MAC2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_slice_to_MAC3_0/dynamic_design_top_slice_to_MAC3_0.xci">
          <Proxy FileSetName="dynamic_design_top_slice_to_MAC3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_version_register_0_0/dynamic_design_top_version_register_0_0.xci">
          <Proxy FileSetName="dynamic_design_top_version_register_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_axi_gpio_0_0/dynamic_design_top_axi_gpio_0_0.xci">
          <Proxy FileSetName="dynamic_design_top_axi_gpio_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_s00_data_fifo_0/dynamic_design_top_s00_data_fifo_0.xci">
          <Proxy FileSetName="dynamic_design_top_s00_data_fifo_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_m00_data_fifo_0/dynamic_design_top_m00_data_fifo_0.xci">
          <Proxy FileSetName="dynamic_design_top_m00_data_fifo_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_m01_data_fifo_0/dynamic_design_top_m01_data_fifo_0.xci">
          <Proxy FileSetName="dynamic_design_top_m01_data_fifo_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_s00_regslice_0/dynamic_design_top_s00_regslice_0.xci">
          <Proxy FileSetName="dynamic_design_top_s00_regslice_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_m00_regslice_0/dynamic_design_top_m00_regslice_0.xci">
          <Proxy FileSetName="dynamic_design_top_m00_regslice_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_m01_regslice_0/dynamic_design_top_m01_regslice_0.xci">
          <Proxy FileSetName="dynamic_design_top_m01_regslice_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_m02_regslice_0/dynamic_design_top_m02_regslice_0.xci">
          <Proxy FileSetName="dynamic_design_top_m02_regslice_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_slice_to_MAC0_0/dynamic_design_top_slice_to_MAC0_0.xci">
          <Proxy FileSetName="dynamic_design_top_slice_to_MAC0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_xbar_0/dynamic_design_top_xbar_0.xci">
          <Proxy FileSetName="dynamic_design_top_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_Register_interface_0/dynamic_design_top_Register_interface_0.xci">
          <Proxy FileSetName="dynamic_design_top_Register_interface_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_xbar_1/dynamic_design_top_xbar_1.xci">
          <Proxy FileSetName="dynamic_design_top_xbar_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="dynamic_design_top.bd" FileRelPathName="ip/dynamic_design_top_axis_data_fifo_from_Internal_0/dynamic_design_top_axis_data_fifo_from_Internal_0.xci">
          <Proxy FileSetName="dynamic_design_top_axis_data_fifo_from_Internal_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/dynamic_design_top/hdl/dynamic_design_top_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/heater/heater_cfg.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../tmp/heater/fpga.srcs/sources_1/imports/heater/heater_cfg.v"/>
          <Attr Name="ImportTime" Val="1629446574"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/dynamic_region_top.sv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../scripts/sources_1/new/dynamic_region_top.sv"/>
          <Attr Name="ImportTime" Val="1630133031"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/ovs_counter_types/ovs_counter_types_pkg.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../scripts/sources_1/imports/ovs_counter_types/ovs_counter_types_pkg.sv"/>
          <Attr Name="ImportTime" Val="1630130566"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/libs/ovs_counter_packetiser/ovs_counter_packetiser_registers_pkg.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../scripts/sources_1/imports/libs/ovs_counter_packetiser/ovs_counter_packetiser_registers_pkg.sv"/>
          <Attr Name="ImportTime" Val="1630130566"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/src/axil_slave_pkg.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../scripts/sources_1/imports/src/axil_slave_pkg.sv"/>
          <Attr Name="ImportTime" Val="1630130566"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/src/axi_lite_if.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../scripts/sources_1/imports/src/axi_lite_if.sv"/>
          <Attr Name="ImportTime" Val="1630130566"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/INTG_D0_02/IP/counters/ic-infrastructure-3.0.2/ic_infrastructure/libs/axi/axis_types_pkg.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../scripts/sources_1/imports/INTG_D0_02/IP/counters/ic-infrastructure-3.0.2/ic_infrastructure/libs/axi/axis_types_pkg.sv"/>
          <Attr Name="ImportTime" Val="1630130566"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/libs/ovs_counter_testbench/ovs_counter_testbench_pkg.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../scripts/sources_1/imports/libs/ovs_counter_testbench/ovs_counter_testbench_pkg.sv"/>
          <Attr Name="ImportTime" Val="1630130566"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/libs/ovs_counter_master/ovs_counter_master_pkg.sv">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../scripts/sources_1/imports/libs/ovs_counter_master/ovs_counter_master_pkg.sv"/>
          <Attr Name="ImportTime" Val="1630130566"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="dynamic_region_top"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/XDC/system.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../scripts/constrs_1/imports/XDC/system.xdc"/>
          <Attr Name="ImportTime" Val="1630130734"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/new/heater.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../tmp/heater/fpga.srcs/constrs_1/imports/U25N/DFx_June_24/Dynamic_example_project/FPGA/fpga.srcs/constrs_1/new/heater.xdc"/>
          <Attr Name="ImportTime" Val="1629379986"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="Register_interface"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopArchitecture" Val="arch_imp"/>
        <Option Name="TopRTLFile" Val="$PPRDIR/sources_1/imports/RTL/Register_interface.vhd"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SelectedSimModel" Val="rtl"/>
        <Option Name="PamDesignTestbench" Val=""/>
        <Option Name="PamDutBypassFile" Val="xil_dut_bypass"/>
        <Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/>
        <Option Name="PamPseudoTop" Val="pseudo_tb"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_xbar_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_Register_interface_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_Register_interface_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_Register_interface_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_xbar_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_xbar_1">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_xbar_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_axis_data_fifo_from_Internal_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_axis_data_fifo_from_Internal_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_axis_data_fifo_from_Internal_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_axis_data_fifo_from_MAC0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_axis_data_fifo_from_MAC0_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_axis_data_fifo_from_MAC0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_axis_data_fifo_from_MAC1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_axis_data_fifo_from_MAC1_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_axis_data_fifo_from_MAC1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_reset_latch_dyn_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_reset_latch_dyn_0_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_reset_latch_dyn_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_slice_to_MAC0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_slice_to_MAC0_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_slice_to_MAC0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_slice_to_MAC1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_slice_to_MAC1_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_slice_to_MAC1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_slice_to_MAC2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_slice_to_MAC2_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_slice_to_MAC2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_slice_to_MAC3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_slice_to_MAC3_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_slice_to_MAC3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_version_register_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_version_register_0_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_version_register_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_axi_gpio_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_axi_gpio_0_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_axi_gpio_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_s00_data_fifo_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_s00_data_fifo_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_s00_data_fifo_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_m00_data_fifo_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_m00_data_fifo_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_m00_data_fifo_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_m01_data_fifo_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_m01_data_fifo_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_m01_data_fifo_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_s00_regslice_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_s00_regslice_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_s00_regslice_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_m00_regslice_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_m00_regslice_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_m00_regslice_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_m01_regslice_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_m01_regslice_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_m01_regslice_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dynamic_design_top_m02_regslice_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dynamic_design_top_m02_regslice_0">
      <Config>
        <Option Name="TopModule" Val="dynamic_design_top_m02_regslice_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="11">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_xbar_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_xbar_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_xbar_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_Register_interface_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_Register_interface_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_Register_interface_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_Register_interface_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_xbar_1_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_xbar_1" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_xbar_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_xbar_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_axis_data_fifo_from_Internal_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_axis_data_fifo_from_Internal_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_axis_data_fifo_from_Internal_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_axis_data_fifo_from_Internal_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_axis_data_fifo_from_MAC0_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_axis_data_fifo_from_MAC0_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_axis_data_fifo_from_MAC0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_axis_data_fifo_from_MAC0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_axis_data_fifo_from_MAC1_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_axis_data_fifo_from_MAC1_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_axis_data_fifo_from_MAC1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_axis_data_fifo_from_MAC1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_reset_latch_dyn_0_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_reset_latch_dyn_0_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_reset_latch_dyn_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_reset_latch_dyn_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_slice_to_MAC0_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_slice_to_MAC0_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_slice_to_MAC0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_slice_to_MAC0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_slice_to_MAC1_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_slice_to_MAC1_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_slice_to_MAC1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_slice_to_MAC1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_slice_to_MAC2_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_slice_to_MAC2_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_slice_to_MAC2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_slice_to_MAC2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_slice_to_MAC3_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_slice_to_MAC3_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_slice_to_MAC3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_slice_to_MAC3_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_version_register_0_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_version_register_0_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_version_register_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_version_register_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_axi_gpio_0_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_axi_gpio_0_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_axi_gpio_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_axi_gpio_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_s00_data_fifo_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_s00_data_fifo_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_s00_data_fifo_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_s00_data_fifo_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_m00_data_fifo_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_m00_data_fifo_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_m00_data_fifo_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_m00_data_fifo_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_m01_data_fifo_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_m01_data_fifo_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_m01_data_fifo_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_m01_data_fifo_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_s00_regslice_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_s00_regslice_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_s00_regslice_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_s00_regslice_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_m00_regslice_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_m00_regslice_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_m00_regslice_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_m00_regslice_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_m01_regslice_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_m01_regslice_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_m01_regslice_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_m01_regslice_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_m02_regslice_0_synth_1" Type="Ft3:Synth" SrcSet="dynamic_design_top_m02_regslice_0" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_m02_regslice_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/dynamic_design_top_m02_regslice_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="constrs_1" Description="Spread logic throughout the device to avoid creating congested regions. (high setting: highest degree of spreading)" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Congestion_SpreadLogic_high" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">6</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design">
          <Option Id="Directive">2</Option>
        </Step>
        <Step Id="route_design">
          <Option Id="Directive">7</Option>
        </Step>
        <Step Id="post_route_phys_opt_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_2" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020" CtrlBit="true">
        <ReportConfig DisplayName="impl_2_init_report_timing_summary_0" Name="impl_2_init_report_timing_summary_0" Spec="report_timing_summary" RunStep="init_design" Version="1" Minor="0" IsDisabled="true">
          <ReportConfigOption Name="max_paths" Type="" Value="10"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_opt_report_drc_0" Name="impl_2_opt_report_drc_0" Spec="report_drc" RunStep="opt_design" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_opt_report_timing_summary_0" Name="impl_2_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="opt_design" Version="1" Minor="0" IsDisabled="true">
          <ReportConfigOption Name="max_paths" Type="" Value="10"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_power_opt_report_timing_summary_0" Name="impl_2_power_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="power_opt_design" Version="1" Minor="0" IsDisabled="true">
          <ReportConfigOption Name="max_paths" Type="" Value="10"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_place_report_io_0" Name="impl_2_place_report_io_0" Spec="report_io" RunStep="place_design" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_place_report_utilization_0" Name="impl_2_place_report_utilization_0" Spec="report_utilization" RunStep="place_design" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_place_report_control_sets_0" Name="impl_2_place_report_control_sets_0" Spec="report_control_sets" RunStep="place_design" Version="1" Minor="0">
          <ReportConfigOption Name="verbose" Type="" Value="true"/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_place_report_incremental_reuse_0" Name="impl_2_place_report_incremental_reuse_0" Spec="report_incremental_reuse" RunStep="place_design" Version="1" Minor="0" IsDisabled="true">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_place_report_incremental_reuse_1" Name="impl_2_place_report_incremental_reuse_1" Spec="report_incremental_reuse" RunStep="place_design" Version="1" Minor="0" IsDisabled="true">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_place_report_timing_summary_0" Name="impl_2_place_report_timing_summary_0" Spec="report_timing_summary" RunStep="place_design" Version="1" Minor="0" IsDisabled="true">
          <ReportConfigOption Name="max_paths" Type="" Value="10"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_post_place_power_opt_report_timing_summary_0" Name="impl_2_post_place_power_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="post_place_power_opt_design" Version="1" Minor="0" IsDisabled="true">
          <ReportConfigOption Name="max_paths" Type="" Value="10"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_phys_opt_report_timing_summary_0" Name="impl_2_phys_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="phys_opt_design" Version="1" Minor="0" IsDisabled="true">
          <ReportConfigOption Name="max_paths" Type="" Value="10"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="implementation_log" Name="impl_2_route_implementation_log_0" Spec="" RunStep="route_design">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_route_report_drc_0" Name="impl_2_route_report_drc_0" Spec="report_drc" RunStep="route_design" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_route_report_methodology_0" Name="impl_2_route_report_methodology_0" Spec="report_methodology" RunStep="route_design" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_route_report_power_0" Name="impl_2_route_report_power_0" Spec="report_power" RunStep="route_design" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_route_report_route_status_0" Name="impl_2_route_report_route_status_0" Spec="report_route_status" RunStep="route_design" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_route_report_timing_summary_0" Name="impl_2_route_report_timing_summary_0" Spec="report_timing_summary" RunStep="route_design" Version="1" Minor="0">
          <ReportConfigOption Name="max_paths" Type="" Value="10"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_route_report_incremental_reuse_0" Name="impl_2_route_report_incremental_reuse_0" Spec="report_incremental_reuse" RunStep="route_design" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_route_report_clock_utilization_0" Name="impl_2_route_report_clock_utilization_0" Spec="report_clock_utilization" RunStep="route_design" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_route_report_bus_skew_0" Name="impl_2_route_report_bus_skew_0" Spec="report_bus_skew" RunStep="route_design" Version="1" Minor="1">
          <ReportConfigOption Name="warn_on_violation" Type="" Value="true"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_post_route_phys_opt_report_timing_summary_0" Name="impl_2_post_route_phys_opt_report_timing_summary_0" Spec="report_timing_summary" RunStep="post_route_phys_opt_design" Version="1" Minor="0">
          <ReportConfigOption Name="max_paths" Type="" Value="10"/>
          <ReportConfigOption Name="warn_on_violation" Type="" Value="true"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_2_post_route_phys_opt_report_bus_skew_0" Name="impl_2_post_route_phys_opt_report_bus_skew_0" Spec="report_bus_skew" RunStep="post_route_phys_opt_design" Version="1" Minor="1">
          <ReportConfigOption Name="warn_on_violation" Type="" Value="true"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="report_webtalk" Name="impl_2_bitstream_report_webtalk_0" Spec="" RunStep="write_bitstream">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
        <ReportConfig DisplayName="implementation_log" Name="impl_2_bitstream_implementation_log_0" Spec="" RunStep="write_bitstream">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
      </ReportStrategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_xbar_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_xbar_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_Register_interface_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_Register_interface_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_Register_interface_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_xbar_1_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_xbar_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_xbar_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_axis_data_fifo_from_Internal_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_axis_data_fifo_from_Internal_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_axis_data_fifo_from_Internal_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_axis_data_fifo_from_MAC0_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_axis_data_fifo_from_MAC0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_axis_data_fifo_from_MAC0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_axis_data_fifo_from_MAC1_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_axis_data_fifo_from_MAC1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_axis_data_fifo_from_MAC1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_reset_latch_dyn_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_reset_latch_dyn_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_reset_latch_dyn_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_slice_to_MAC0_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_slice_to_MAC0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_slice_to_MAC0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_slice_to_MAC1_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_slice_to_MAC1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_slice_to_MAC1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_slice_to_MAC2_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_slice_to_MAC2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_slice_to_MAC2_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_slice_to_MAC3_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_slice_to_MAC3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_slice_to_MAC3_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_version_register_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_version_register_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_version_register_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_axi_gpio_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_axi_gpio_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_axi_gpio_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_s00_data_fifo_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_s00_data_fifo_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_s00_data_fifo_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_m00_data_fifo_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_m00_data_fifo_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_m00_data_fifo_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_m01_data_fifo_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_m01_data_fifo_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_m01_data_fifo_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_s00_regslice_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_s00_regslice_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_s00_regslice_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_m00_regslice_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_m00_regslice_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_m00_regslice_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_m01_regslice_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_m01_regslice_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_m01_regslice_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="dynamic_design_top_m02_regslice_0_impl_1" Type="Ft2:EntireDesign" Part="xcu25-ffvc1760-2LV-e" ConstrsSet="dynamic_design_top_m02_regslice_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="dynamic_design_top_m02_regslice_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
  </Runs>
  <Board>
    <Jumpers/>
  </Board>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
</Project>
