xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../software/electronica/xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../software/electronica/xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../software/electronica/xilinx/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
clk_ip_core_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core/clk_ip_core_clk_wiz.v,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
clk_ip_core.v,verilog,xil_defaultlib,../../../bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core/clk_ip_core.v,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
vga_v1_0_S00_AXIS.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ipshared/18c2/hdl/vga_v1_0_S00_AXIS.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
AXI_Stream_FIFO.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ipshared/18c2/src/AXI_Stream_FIFO.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
BRAM_image.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ipshared/18c2/src/BRAM_image.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
display_image.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ipshared/18c2/src/display_image.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
image.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ipshared/18c2/src/image.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
vga_core.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ipshared/18c2/src/vga_core.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
vga_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ipshared/18c2/hdl/vga_v1_0.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_vga_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_vga_0_0/sim/design_5_vga_0_0.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
microblaze_v11_0_vh_rfs.vhd,vhdl,microblaze_v11_0_11,../../../../project_5.gen/sources_1/bd/design_5/ipshared/e224/hdl/microblaze_v11_0_vh_rfs.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_microblaze_0_0/sim/design_5_microblaze_0_0.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
lmb_v10_v3_0_vh_rfs.vhd,vhdl,lmb_v10_v3_0_12,../../../../project_5.gen/sources_1/bd/design_5/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_dlmb_v10_0/sim/design_5_dlmb_v10_0.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_ilmb_v10_0/sim/design_5_ilmb_v10_0.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,vhdl,lmb_bram_if_cntlr_v4_0_22,../../../../project_5.gen/sources_1/bd/design_5/ipshared/b87e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_dlmb_bram_if_cntlr_0/sim/design_5_dlmb_bram_if_cntlr_0.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_ilmb_bram_if_cntlr_0/sim/design_5_ilmb_bram_if_cntlr_0.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_6,../../../../project_5.gen/sources_1/bd/design_5/ipshared/bb55/simulation/blk_mem_gen_v8_4.v,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/design_5/ip/design_5_lmb_bram_0/sim/design_5_lmb_bram_0.v,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../project_5.gen/sources_1/bd/design_5/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
mdm_v3_2_vh_rfs.vhd,vhdl,mdm_v3_2_24,../../../../project_5.gen/sources_1/bd/design_5/ipshared/4e42/hdl/mdm_v3_2_vh_rfs.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_mdm_1_0/sim/design_5_mdm_1_0.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_5/ip/design_5_clk_wiz_1_0/design_5_clk_wiz_1_0_clk_wiz.v,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/design_5/ip/design_5_clk_wiz_1_0/design_5_clk_wiz_1_0.v,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../project_5.gen/sources_1/bd/design_5/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../project_5.gen/sources_1/bd/design_5/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_rst_clk_wiz_1_100M_0/sim/design_5_rst_clk_wiz_1_100M_0.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
lib_pkg_v1_0_rfs.vhd,vhdl,lib_pkg_v1_0_2,../../../../project_5.gen/sources_1/bd/design_5/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
lib_srl_fifo_v1_0_rfs.vhd,vhdl,lib_srl_fifo_v1_0_2,../../../../project_5.gen/sources_1/bd/design_5/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
axi_uartlite_v2_0_vh_rfs.vhd,vhdl,axi_uartlite_v2_0_32,../../../../project_5.gen/sources_1/bd/design_5/ipshared/3dd9/hdl/axi_uartlite_v2_0_vh_rfs.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_5/ip/design_5_axi_uartlite_0_0/sim/design_5_axi_uartlite_0_0.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
design_5.vhd,vhdl,xil_defaultlib,../../../bd/design_5/sim/design_5.vhd,incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ip/design_5_vga_0_0/src/clk_ip_core"incdir="../../../../project_5.gen/sources_1/bd/design_5/ipshared/30ef"
glbl.v,Verilog,xil_defaultlib,glbl.v
