{"vcs1":{"timestamp_begin":1695530664.807570438, "rt":19.44, "ut":17.46, "st":0.86}}
{"vcselab":{"timestamp_begin":1695530684.337886647, "rt":1.67, "ut":0.43, "st":0.16}}
{"link":{"timestamp_begin":1695530686.083875265, "rt":0.47, "ut":0.28, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695530664.054785943}
{"VCS_COMP_START_TIME": 1695530664.054785943}
{"VCS_COMP_END_TIME": 1695530686.724659004}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS ../TOP/ei_tdp_ram_top.sv -f compile.f +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 387680}}
{"stitch_vcselab": {"peak_mem": 227832}}
