// Seed: 2625880440
module module_0;
  always @(posedge 1) begin
    assume (id_1) $display(1, id_1, 1, id_1, 1, 1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  tri1 id_13;
  assign id_8[1] = id_7 ? 1 : 1'b0;
  module_0();
  assign id_13   = 1 == id_7;
  wire id_14;
  wire id_15;
  assign id_3 = $display;
  tri0 id_16 = 1;
endmodule
