# Reading D:/A_devcpp/Principles of Computer Organization/modelsim/tcl/vsim/pref.tcl
# OpenFile {D:/A_devcpp/Principles of Computer Organization/Z_Project/pipeline/pipeline.mpf}
# Loading project pipeline
# Compile of alu.v was successful.
# Compile of control_unit.v was successful.
# Compile of data_memory.v was successful.
# Compile of defines.v was successful.
# Compile of inst_memory.v was successful.
# Compile of mux2.v was successful.
# Compile of pc.v was successful.
# Compile of pipelined_cpu.v was successful.
# Compile of register_file.v was successful.
# Compile of sign_extender.v was successful.
# Compile of test_bench.v was successful.
# 11 compiles, 0 failed with no errors.
vsim work.testbench
# vsim work.testbench 
# Start time: 14:44:49 on Dec 31,2025
# //  ModelSim DE-64 10.6c Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.testbench
# Loading work.pipelined_cpu
# Loading work.pc
# Loading work.inst_memory
# Loading work.control_unit
# Loading work.register_file
# Loading work.sign_extender
# Loading work.alu
# Loading work.data_memory
# ** Error (suppressible): (vsim-3053) D:/A_devcpp/Principles of Computer Organization/Z_Project/pipeline/src/pipelined_cpu.v(157): Illegal output or inout port connection for port 'pc_next'.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/cpu/pc_inst File: D:/A_devcpp/Principles of Computer Organization/Z_Project/pipeline/src/pc.v
# Error loading design
# End time: 14:44:50 on Dec 31,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of alu.v was successful.
# Compile of control_unit.v was successful.
# Compile of data_memory.v was successful.
# Compile of defines.v was successful.
# Compile of inst_memory.v was successful.
# Compile of mux2.v was successful.
# Compile of pc.v was successful.
# Compile of pipelined_cpu.v was successful.
# Compile of register_file.v was successful.
# Compile of sign_extender.v was successful.
# Compile of test_bench.v was successful.
# 11 compiles, 0 failed with no errors.
vsim work.testbench
# vsim work.testbench 
# Start time: 14:47:06 on Dec 31,2025
# Loading work.testbench
# Loading work.pipelined_cpu
# Loading work.pc
# Loading work.inst_memory
# Loading work.control_unit
# Loading work.register_file
# Loading work.sign_extender
# Loading work.alu
# Loading work.data_memory
add wave -position insertpoint sim:/testbench/cpu/*
run -all
# ** Note: $finish    : D:/A_devcpp/Principles of Computer Organization/Z_Project/pipeline/src/test_bench.v(35)
#    Time: 1020 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/A_devcpp/Principles of Computer Organization/Z_Project/pipeline/src/test_bench.v line 35
# End time: 15:20:35 on Dec 31,2025, Elapsed time: 0:33:29
# Errors: 0, Warnings: 0
