<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>VirtRegMap.h source code [llvm/llvm/include/llvm/CodeGen/VirtRegMap.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::VirtRegMap "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/VirtRegMap.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='VirtRegMap.h.html'>VirtRegMap.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/CodeGen/VirtRegMap.h - Virtual Register Map ---------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements a virtual register map. This maps virtual registers to</i></td></tr>
<tr><th id="10">10</th><td><i>// physical registers and virtual registers to stack slots. It is created and</i></td></tr>
<tr><th id="11">11</th><td><i>// updated by a register allocator and then used by a machine code rewriter that</i></td></tr>
<tr><th id="12">12</th><td><i>// adds spill code and rewrites virtual into physical register references.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="16">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_VIRTREGMAP_H">LLVM_CODEGEN_VIRTREGMAP_H</span></u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_VIRTREGMAP_H" data-ref="_M/LLVM_CODEGEN_VIRTREGMAP_H">LLVM_CODEGEN_VIRTREGMAP_H</dfn></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../ADT/IndexedMap.h.html">"llvm/ADT/IndexedMap.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" id="llvm::raw_ostream">raw_ostream</a>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" id="llvm::TargetInstrInfo">TargetInstrInfo</a>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td>  <b>class</b> <dfn class="type def" id="llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</dfn> : <b>public</b> <a class="type" href="MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="34">34</th><td>  <b>public</b>:</td></tr>
<tr><th id="35">35</th><td>    <b>enum</b> {</td></tr>
<tr><th id="36">36</th><td>      <dfn class="enum" id="llvm::VirtRegMap::NO_PHYS_REG" title='llvm::VirtRegMap::NO_PHYS_REG' data-ref="llvm::VirtRegMap::NO_PHYS_REG">NO_PHYS_REG</dfn> = <var>0</var>,</td></tr>
<tr><th id="37">37</th><td>      <dfn class="enum" id="llvm::VirtRegMap::NO_STACK_SLOT" title='llvm::VirtRegMap::NO_STACK_SLOT' data-ref="llvm::VirtRegMap::NO_STACK_SLOT">NO_STACK_SLOT</dfn> = (<var>1L</var> &lt;&lt; <var>30</var>)-<var>1</var>,</td></tr>
<tr><th id="38">38</th><td>      <dfn class="enum" id="llvm::VirtRegMap::MAX_STACK_SLOT" title='llvm::VirtRegMap::MAX_STACK_SLOT' data-ref="llvm::VirtRegMap::MAX_STACK_SLOT">MAX_STACK_SLOT</dfn> = (<var>1L</var> &lt;&lt; <var>18</var>)-<var>1</var></td></tr>
<tr><th id="39">39</th><td>    };</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <b>private</b>:</td></tr>
<tr><th id="42">42</th><td>    <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="decl" id="llvm::VirtRegMap::MRI" title='llvm::VirtRegMap::MRI' data-ref="llvm::VirtRegMap::MRI">MRI</dfn>;</td></tr>
<tr><th id="43">43</th><td>    <em>const</em> <a class="type" href="TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="decl" id="llvm::VirtRegMap::TII" title='llvm::VirtRegMap::TII' data-ref="llvm::VirtRegMap::TII">TII</dfn>;</td></tr>
<tr><th id="44">44</th><td>    <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl" id="llvm::VirtRegMap::TRI" title='llvm::VirtRegMap::TRI' data-ref="llvm::VirtRegMap::TRI">TRI</dfn>;</td></tr>
<tr><th id="45">45</th><td>    <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="decl" id="llvm::VirtRegMap::MF" title='llvm::VirtRegMap::MF' data-ref="llvm::VirtRegMap::MF">MF</dfn>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>    <i class="doc">/// Virt2PhysMap - This is a virtual to physical register</i></td></tr>
<tr><th id="48">48</th><td><i class="doc">    /// mapping. Each virtual register is required to have an entry in</i></td></tr>
<tr><th id="49">49</th><td><i class="doc">    /// it; even spilled virtual registers (the register mapped to a</i></td></tr>
<tr><th id="50">50</th><td><i class="doc">    /// spilled register is the temporary used to load it from the</i></td></tr>
<tr><th id="51">51</th><td><i class="doc">    /// stack).</i></td></tr>
<tr><th id="52">52</th><td>    <a class="type" href="../ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<em>unsigned</em>, <a class="type" href="TargetRegisterInfo.h.html#llvm::VirtReg2IndexFunctor" title='llvm::VirtReg2IndexFunctor' data-ref="llvm::VirtReg2IndexFunctor">VirtReg2IndexFunctor</a>&gt; <dfn class="decl" id="llvm::VirtRegMap::Virt2PhysMap" title='llvm::VirtRegMap::Virt2PhysMap' data-ref="llvm::VirtRegMap::Virt2PhysMap">Virt2PhysMap</dfn>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>    <i class="doc">/// Virt2StackSlotMap - This is virtual register to stack slot</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">    /// mapping. Each spilled virtual register has an entry in it</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">    /// which corresponds to the stack slot this register is spilled</i></td></tr>
<tr><th id="57">57</th><td><i class="doc">    /// at.</i></td></tr>
<tr><th id="58">58</th><td>    <a class="type" href="../ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<em>int</em>, <a class="type" href="TargetRegisterInfo.h.html#llvm::VirtReg2IndexFunctor" title='llvm::VirtReg2IndexFunctor' data-ref="llvm::VirtReg2IndexFunctor">VirtReg2IndexFunctor</a>&gt; <dfn class="decl" id="llvm::VirtRegMap::Virt2StackSlotMap" title='llvm::VirtRegMap::Virt2StackSlotMap' data-ref="llvm::VirtRegMap::Virt2StackSlotMap">Virt2StackSlotMap</dfn>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>    <i class="doc">/// Virt2SplitMap - This is virtual register to splitted virtual register</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">    /// mapping.</i></td></tr>
<tr><th id="62">62</th><td>    <a class="type" href="../ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<em>unsigned</em>, <a class="type" href="TargetRegisterInfo.h.html#llvm::VirtReg2IndexFunctor" title='llvm::VirtReg2IndexFunctor' data-ref="llvm::VirtReg2IndexFunctor">VirtReg2IndexFunctor</a>&gt; <dfn class="decl" id="llvm::VirtRegMap::Virt2SplitMap" title='llvm::VirtRegMap::Virt2SplitMap' data-ref="llvm::VirtRegMap::Virt2SplitMap">Virt2SplitMap</dfn>;</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>    <i class="doc">/// createSpillSlot - Allocate a spill slot for RC from MFI.</i></td></tr>
<tr><th id="65">65</th><td>    <em>unsigned</em> <dfn class="decl" id="_ZN4llvm10VirtRegMap15createSpillSlotEPKNS_19TargetRegisterClassE" title='llvm::VirtRegMap::createSpillSlot' data-ref="_ZN4llvm10VirtRegMap15createSpillSlotEPKNS_19TargetRegisterClassE">createSpillSlot</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="3226RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3226RC">RC</dfn>);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <b>public</b>:</td></tr>
<tr><th id="68">68</th><td>    <em>static</em> <em>char</em> <dfn class="decl" id="llvm::VirtRegMap::ID" title='llvm::VirtRegMap::ID' data-ref="llvm::VirtRegMap::ID">ID</dfn>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>    <dfn class="decl def" id="_ZN4llvm10VirtRegMapC1Ev" title='llvm::VirtRegMap::VirtRegMap' data-ref="_ZN4llvm10VirtRegMapC1Ev">VirtRegMap</dfn>() : <a class="type" href="MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="member" href="#llvm::VirtRegMap::ID" title='llvm::VirtRegMap::ID' data-ref="llvm::VirtRegMap::ID">ID</a>), <a class="member" href="#llvm::VirtRegMap::Virt2PhysMap" title='llvm::VirtRegMap::Virt2PhysMap' data-ref="llvm::VirtRegMap::Virt2PhysMap">Virt2PhysMap</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapC1ERKT_" title='llvm::IndexedMap::IndexedMap&lt;T, ToIndexT&gt;' data-ref="_ZN4llvm10IndexedMapC1ERKT_">(</a><a class="enum" href="#llvm::VirtRegMap::NO_PHYS_REG" title='llvm::VirtRegMap::NO_PHYS_REG' data-ref="llvm::VirtRegMap::NO_PHYS_REG">NO_PHYS_REG</a>),</td></tr>
<tr><th id="71">71</th><td>                   <a class="member" href="#llvm::VirtRegMap::Virt2StackSlotMap" title='llvm::VirtRegMap::Virt2StackSlotMap' data-ref="llvm::VirtRegMap::Virt2StackSlotMap">Virt2StackSlotMap</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapC1ERKT_" title='llvm::IndexedMap::IndexedMap&lt;T, ToIndexT&gt;' data-ref="_ZN4llvm10IndexedMapC1ERKT_">(</a><a class="enum" href="#llvm::VirtRegMap::NO_STACK_SLOT" title='llvm::VirtRegMap::NO_STACK_SLOT' data-ref="llvm::VirtRegMap::NO_STACK_SLOT">NO_STACK_SLOT</a>), <a class="member" href="#llvm::VirtRegMap::Virt2SplitMap" title='llvm::VirtRegMap::Virt2SplitMap' data-ref="llvm::VirtRegMap::Virt2SplitMap">Virt2SplitMap</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapC1ERKT_" title='llvm::IndexedMap::IndexedMap&lt;T, ToIndexT&gt;' data-ref="_ZN4llvm10IndexedMapC1ERKT_">(</a><var>0</var>) {}</td></tr>
<tr><th id="72">72</th><td>    <dfn class="decl def" id="_ZN4llvm10VirtRegMapC1ERKS0_" title='llvm::VirtRegMap::VirtRegMap' data-ref="_ZN4llvm10VirtRegMapC1ERKS0_">VirtRegMap</dfn>(<em>const</em> <a class="type" href="#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="73">73</th><td>    <a class="type" href="#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> &amp;<dfn class="decl def" id="_ZN4llvm10VirtRegMapaSERKS0_" title='llvm::VirtRegMap::operator=' data-ref="_ZN4llvm10VirtRegMapaSERKS0_"><b>operator</b>=</dfn>(<em>const</em> <a class="type" href="#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZN4llvm10VirtRegMap20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::VirtRegMap::runOnMachineFunction' data-ref="_ZN4llvm10VirtRegMap20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="3227MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3227MF">MF</dfn>) override;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>    <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm10VirtRegMap16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::VirtRegMap::getAnalysisUsage' data-ref="_ZNK4llvm10VirtRegMap16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col8 decl" id="3228AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="3228AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="78">78</th><td>      <a class="local col8 ref" href="#3228AU" title='AU' data-ref="3228AU">AU</a>.<a class="ref" href="../PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="79">79</th><td>      <a class="type" href="MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col8 ref" href="#3228AU" title='AU' data-ref="3228AU">AU</a></span>);</td></tr>
<tr><th id="80">80</th><td>    }</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>    <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="decl def" id="_ZNK4llvm10VirtRegMap18getMachineFunctionEv" title='llvm::VirtRegMap::getMachineFunction' data-ref="_ZNK4llvm10VirtRegMap18getMachineFunctionEv">getMachineFunction</dfn>() <em>const</em> {</td></tr>
<tr><th id="83">83</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MF &amp;&amp; &quot;getMachineFunction called before runOnMachineFunction&quot;) ? void (0) : __assert_fail (&quot;MF &amp;&amp; \&quot;getMachineFunction called before runOnMachineFunction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/VirtRegMap.h&quot;, 83, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::VirtRegMap::MF" title='llvm::VirtRegMap::MF' data-ref="llvm::VirtRegMap::MF">MF</a> &amp;&amp; <q>"getMachineFunction called before runOnMachineFunction"</q>);</td></tr>
<tr><th id="84">84</th><td>      <b>return</b> *<a class="member" href="#llvm::VirtRegMap::MF" title='llvm::VirtRegMap::MF' data-ref="llvm::VirtRegMap::MF">MF</a>;</td></tr>
<tr><th id="85">85</th><td>    }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>    <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="decl def" id="_ZNK4llvm10VirtRegMap10getRegInfoEv" title='llvm::VirtRegMap::getRegInfo' data-ref="_ZNK4llvm10VirtRegMap10getRegInfoEv">getRegInfo</dfn>() <em>const</em> { <b>return</b> *<a class="member" href="#llvm::VirtRegMap::MRI" title='llvm::VirtRegMap::MRI' data-ref="llvm::VirtRegMap::MRI">MRI</a>; }</td></tr>
<tr><th id="88">88</th><td>    <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="decl def" id="_ZNK4llvm10VirtRegMap16getTargetRegInfoEv" title='llvm::VirtRegMap::getTargetRegInfo' data-ref="_ZNK4llvm10VirtRegMap16getTargetRegInfoEv">getTargetRegInfo</dfn>() <em>const</em> { <b>return</b> *<a class="member" href="#llvm::VirtRegMap::TRI" title='llvm::VirtRegMap::TRI' data-ref="llvm::VirtRegMap::TRI">TRI</a>; }</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm10VirtRegMap4growEv" title='llvm::VirtRegMap::grow' data-ref="_ZN4llvm10VirtRegMap4growEv">grow</dfn>();</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>    <i class="doc">/// returns true if the specified virtual register is</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">    /// mapped to a physical register</i></td></tr>
<tr><th id="94">94</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="3229virtReg" title='virtReg' data-type='unsigned int' data-ref="3229virtReg">virtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="95">95</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col9 ref" href="#3229virtReg" title='virtReg' data-ref="3229virtReg">virtReg</a>) != <a class="enum" href="#llvm::VirtRegMap::NO_PHYS_REG" title='llvm::VirtRegMap::NO_PHYS_REG' data-ref="llvm::VirtRegMap::NO_PHYS_REG">NO_PHYS_REG</a>;</td></tr>
<tr><th id="96">96</th><td>    }</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>    <i class="doc">/// returns the physical register mapped to the specified</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">    /// virtual register</i></td></tr>
<tr><th id="100">100</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="3230virtReg" title='virtReg' data-type='unsigned int' data-ref="3230virtReg">virtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="101">101</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(virtReg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(virtReg)&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/VirtRegMap.h&quot;, 101, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#3230virtReg" title='virtReg' data-ref="3230virtReg">virtReg</a>));</td></tr>
<tr><th id="102">102</th><td>      <b>return</b> <a class="member" href="#llvm::VirtRegMap::Virt2PhysMap" title='llvm::VirtRegMap::Virt2PhysMap' data-ref="llvm::VirtRegMap::Virt2PhysMap">Virt2PhysMap</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col0 ref" href="#3230virtReg" title='virtReg' data-ref="3230virtReg">virtReg</a>]</a>;</td></tr>
<tr><th id="103">103</th><td>    }</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>    <i class="doc">/// creates a mapping for the specified virtual register to</i></td></tr>
<tr><th id="106">106</th><td><i class="doc">    /// the specified physical register</i></td></tr>
<tr><th id="107">107</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm10VirtRegMap15assignVirt2PhysEjt" title='llvm::VirtRegMap::assignVirt2Phys' data-ref="_ZN4llvm10VirtRegMap15assignVirt2PhysEjt">assignVirt2Phys</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="3231virtReg" title='virtReg' data-type='unsigned int' data-ref="3231virtReg">virtReg</dfn>, <a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col2 decl" id="3232physReg" title='physReg' data-type='MCPhysReg' data-ref="3232physReg">physReg</dfn>);</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>    <i class="doc">/// clears the specified virtual register's, physical</i></td></tr>
<tr><th id="110">110</th><td><i class="doc">    /// register mapping</i></td></tr>
<tr><th id="111">111</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm10VirtRegMap9clearVirtEj" title='llvm::VirtRegMap::clearVirt' data-ref="_ZN4llvm10VirtRegMap9clearVirtEj">clearVirt</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3233virtReg" title='virtReg' data-type='unsigned int' data-ref="3233virtReg">virtReg</dfn>) {</td></tr>
<tr><th id="112">112</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(virtReg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(virtReg)&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/VirtRegMap.h&quot;, 112, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#3233virtReg" title='virtReg' data-ref="3233virtReg">virtReg</a>));</td></tr>
<tr><th id="113">113</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Virt2PhysMap[virtReg] != NO_PHYS_REG &amp;&amp; &quot;attempt to clear a not assigned virtual register&quot;) ? void (0) : __assert_fail (&quot;Virt2PhysMap[virtReg] != NO_PHYS_REG &amp;&amp; \&quot;attempt to clear a not assigned virtual register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/VirtRegMap.h&quot;, 114, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::VirtRegMap::Virt2PhysMap" title='llvm::VirtRegMap::Virt2PhysMap' data-ref="llvm::VirtRegMap::Virt2PhysMap">Virt2PhysMap</a>[<a class="local col3 ref" href="#3233virtReg" title='virtReg' data-ref="3233virtReg">virtReg</a>] != <a class="enum" href="#llvm::VirtRegMap::NO_PHYS_REG" title='llvm::VirtRegMap::NO_PHYS_REG' data-ref="llvm::VirtRegMap::NO_PHYS_REG">NO_PHYS_REG</a> &amp;&amp;</td></tr>
<tr><th id="114">114</th><td>             <q>"attempt to clear a not assigned virtual register"</q>);</td></tr>
<tr><th id="115">115</th><td>      <a class="member" href="#llvm::VirtRegMap::Virt2PhysMap" title='llvm::VirtRegMap::Virt2PhysMap' data-ref="llvm::VirtRegMap::Virt2PhysMap">Virt2PhysMap</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col3 ref" href="#3233virtReg" title='virtReg' data-ref="3233virtReg">virtReg</a>]</a> = <a class="enum" href="#llvm::VirtRegMap::NO_PHYS_REG" title='llvm::VirtRegMap::NO_PHYS_REG' data-ref="llvm::VirtRegMap::NO_PHYS_REG">NO_PHYS_REG</a>;</td></tr>
<tr><th id="116">116</th><td>    }</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>    <i class="doc">/// clears all virtual to physical register mappings</i></td></tr>
<tr><th id="119">119</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm10VirtRegMap12clearAllVirtEv" title='llvm::VirtRegMap::clearAllVirt' data-ref="_ZN4llvm10VirtRegMap12clearAllVirtEv">clearAllVirt</dfn>() {</td></tr>
<tr><th id="120">120</th><td>      <a class="member" href="#llvm::VirtRegMap::Virt2PhysMap" title='llvm::VirtRegMap::Virt2PhysMap' data-ref="llvm::VirtRegMap::Virt2PhysMap">Virt2PhysMap</a>.<a class="ref" href="../ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap5clearEv" title='llvm::IndexedMap::clear' data-ref="_ZN4llvm10IndexedMap5clearEv">clear</a>();</td></tr>
<tr><th id="121">121</th><td>      <a class="member" href="#_ZN4llvm10VirtRegMap4growEv" title='llvm::VirtRegMap::grow' data-ref="_ZN4llvm10VirtRegMap4growEv">grow</a>();</td></tr>
<tr><th id="122">122</th><td>    }</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>    <i class="doc">/// returns true if VirtReg is assigned to its preferred physreg.</i></td></tr>
<tr><th id="125">125</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm10VirtRegMap16hasPreferredPhysEj" title='llvm::VirtRegMap::hasPreferredPhys' data-ref="_ZN4llvm10VirtRegMap16hasPreferredPhysEj">hasPreferredPhys</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="3234VirtReg" title='VirtReg' data-type='unsigned int' data-ref="3234VirtReg">VirtReg</dfn>);</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>    <i class="doc">/// returns true if VirtReg has a known preferred register.</i></td></tr>
<tr><th id="128">128</th><td><i class="doc">    /// This returns false if VirtReg has a preference that is a virtual</i></td></tr>
<tr><th id="129">129</th><td><i class="doc">    /// register that hasn't been assigned yet.</i></td></tr>
<tr><th id="130">130</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm10VirtRegMap18hasKnownPreferenceEj" title='llvm::VirtRegMap::hasKnownPreference' data-ref="_ZN4llvm10VirtRegMap18hasKnownPreferenceEj">hasKnownPreference</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="3235VirtReg" title='VirtReg' data-type='unsigned int' data-ref="3235VirtReg">VirtReg</dfn>);</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>    <i class="doc">/// records virtReg is a split live interval from SReg.</i></td></tr>
<tr><th id="133">133</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm10VirtRegMap17setIsSplitFromRegEjj" title='llvm::VirtRegMap::setIsSplitFromReg' data-ref="_ZN4llvm10VirtRegMap17setIsSplitFromRegEjj">setIsSplitFromReg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="3236virtReg" title='virtReg' data-type='unsigned int' data-ref="3236virtReg">virtReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="3237SReg" title='SReg' data-type='unsigned int' data-ref="3237SReg">SReg</dfn>) {</td></tr>
<tr><th id="134">134</th><td>      <a class="member" href="#llvm::VirtRegMap::Virt2SplitMap" title='llvm::VirtRegMap::Virt2SplitMap' data-ref="llvm::VirtRegMap::Virt2SplitMap">Virt2SplitMap</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col6 ref" href="#3236virtReg" title='virtReg' data-ref="3236virtReg">virtReg</a>]</a> = <a class="local col7 ref" href="#3237SReg" title='SReg' data-ref="3237SReg">SReg</a>;</td></tr>
<tr><th id="135">135</th><td>    }</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>    <i class="doc">/// returns the live interval virtReg is split from.</i></td></tr>
<tr><th id="138">138</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10VirtRegMap14getPreSplitRegEj" title='llvm::VirtRegMap::getPreSplitReg' data-ref="_ZNK4llvm10VirtRegMap14getPreSplitRegEj">getPreSplitReg</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="3238virtReg" title='virtReg' data-type='unsigned int' data-ref="3238virtReg">virtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="139">139</th><td>      <b>return</b> <a class="member" href="#llvm::VirtRegMap::Virt2SplitMap" title='llvm::VirtRegMap::Virt2SplitMap' data-ref="llvm::VirtRegMap::Virt2SplitMap">Virt2SplitMap</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col8 ref" href="#3238virtReg" title='virtReg' data-ref="3238virtReg">virtReg</a>]</a>;</td></tr>
<tr><th id="140">140</th><td>    }</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>    <i class="doc">/// getOriginal - Return the original virtual register that VirtReg descends</i></td></tr>
<tr><th id="143">143</th><td><i class="doc">    /// from through splitting.</i></td></tr>
<tr><th id="144">144</th><td><i class="doc">    /// A register that was not created by splitting is its own original.</i></td></tr>
<tr><th id="145">145</th><td><i class="doc">    /// This operation is idempotent.</i></td></tr>
<tr><th id="146">146</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10VirtRegMap11getOriginalEj" title='llvm::VirtRegMap::getOriginal' data-ref="_ZNK4llvm10VirtRegMap11getOriginalEj">getOriginal</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="3239VirtReg" title='VirtReg' data-type='unsigned int' data-ref="3239VirtReg">VirtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="147">147</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="3240Orig" title='Orig' data-type='unsigned int' data-ref="3240Orig">Orig</dfn> = <a class="member" href="#_ZNK4llvm10VirtRegMap14getPreSplitRegEj" title='llvm::VirtRegMap::getPreSplitReg' data-ref="_ZNK4llvm10VirtRegMap14getPreSplitRegEj">getPreSplitReg</a>(<a class="local col9 ref" href="#3239VirtReg" title='VirtReg' data-ref="3239VirtReg">VirtReg</a>);</td></tr>
<tr><th id="148">148</th><td>      <b>return</b> <a class="local col0 ref" href="#3240Orig" title='Orig' data-ref="3240Orig">Orig</a> ? <a class="local col0 ref" href="#3240Orig" title='Orig' data-ref="3240Orig">Orig</a> : <a class="local col9 ref" href="#3239VirtReg" title='VirtReg' data-ref="3239VirtReg">VirtReg</a>;</td></tr>
<tr><th id="149">149</th><td>    }</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>    <i class="doc">/// returns true if the specified virtual register is not</i></td></tr>
<tr><th id="152">152</th><td><i class="doc">    /// mapped to a stack slot or rematerialized.</i></td></tr>
<tr><th id="153">153</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10VirtRegMap13isAssignedRegEj" title='llvm::VirtRegMap::isAssignedReg' data-ref="_ZNK4llvm10VirtRegMap13isAssignedRegEj">isAssignedReg</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="3241virtReg" title='virtReg' data-type='unsigned int' data-ref="3241virtReg">virtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="154">154</th><td>      <b>if</b> (<a class="member" href="#_ZNK4llvm10VirtRegMap12getStackSlotEj" title='llvm::VirtRegMap::getStackSlot' data-ref="_ZNK4llvm10VirtRegMap12getStackSlotEj">getStackSlot</a>(<a class="local col1 ref" href="#3241virtReg" title='virtReg' data-ref="3241virtReg">virtReg</a>) == <a class="enum" href="#llvm::VirtRegMap::NO_STACK_SLOT" title='llvm::VirtRegMap::NO_STACK_SLOT' data-ref="llvm::VirtRegMap::NO_STACK_SLOT">NO_STACK_SLOT</a>)</td></tr>
<tr><th id="155">155</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="156">156</th><td>      <i>// Split register can be assigned a physical register as well as a</i></td></tr>
<tr><th id="157">157</th><td><i>      // stack slot or remat id.</i></td></tr>
<tr><th id="158">158</th><td>      <b>return</b> (<a class="member" href="#llvm::VirtRegMap::Virt2SplitMap" title='llvm::VirtRegMap::Virt2SplitMap' data-ref="llvm::VirtRegMap::Virt2SplitMap">Virt2SplitMap</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col1 ref" href="#3241virtReg" title='virtReg' data-ref="3241virtReg">virtReg</a>]</a> &amp;&amp; <a class="member" href="#llvm::VirtRegMap::Virt2PhysMap" title='llvm::VirtRegMap::Virt2PhysMap' data-ref="llvm::VirtRegMap::Virt2PhysMap">Virt2PhysMap</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col1 ref" href="#3241virtReg" title='virtReg' data-ref="3241virtReg">virtReg</a>]</a> != <a class="enum" href="#llvm::VirtRegMap::NO_PHYS_REG" title='llvm::VirtRegMap::NO_PHYS_REG' data-ref="llvm::VirtRegMap::NO_PHYS_REG">NO_PHYS_REG</a>);</td></tr>
<tr><th id="159">159</th><td>    }</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>    <i class="doc">/// returns the stack slot mapped to the specified virtual</i></td></tr>
<tr><th id="162">162</th><td><i class="doc">    /// register</i></td></tr>
<tr><th id="163">163</th><td>    <em>int</em> <dfn class="decl def" id="_ZNK4llvm10VirtRegMap12getStackSlotEj" title='llvm::VirtRegMap::getStackSlot' data-ref="_ZNK4llvm10VirtRegMap12getStackSlotEj">getStackSlot</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="3242virtReg" title='virtReg' data-type='unsigned int' data-ref="3242virtReg">virtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="164">164</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(virtReg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(virtReg)&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/VirtRegMap.h&quot;, 164, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#3242virtReg" title='virtReg' data-ref="3242virtReg">virtReg</a>));</td></tr>
<tr><th id="165">165</th><td>      <b>return</b> <a class="member" href="#llvm::VirtRegMap::Virt2StackSlotMap" title='llvm::VirtRegMap::Virt2StackSlotMap' data-ref="llvm::VirtRegMap::Virt2StackSlotMap">Virt2StackSlotMap</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col2 ref" href="#3242virtReg" title='virtReg' data-ref="3242virtReg">virtReg</a>]</a>;</td></tr>
<tr><th id="166">166</th><td>    }</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>    <i class="doc">/// create a mapping for the specifed virtual register to</i></td></tr>
<tr><th id="169">169</th><td><i class="doc">    /// the next available stack slot</i></td></tr>
<tr><th id="170">170</th><td>    <em>int</em> <dfn class="decl" id="_ZN4llvm10VirtRegMap20assignVirt2StackSlotEj" title='llvm::VirtRegMap::assignVirt2StackSlot' data-ref="_ZN4llvm10VirtRegMap20assignVirt2StackSlotEj">assignVirt2StackSlot</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3243virtReg" title='virtReg' data-type='unsigned int' data-ref="3243virtReg">virtReg</dfn>);</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>    <i class="doc">/// create a mapping for the specified virtual register to</i></td></tr>
<tr><th id="173">173</th><td><i class="doc">    /// the specified stack slot</i></td></tr>
<tr><th id="174">174</th><td>    <em>void</em> <dfn class="decl" id="_ZN4llvm10VirtRegMap20assignVirt2StackSlotEji" title='llvm::VirtRegMap::assignVirt2StackSlot' data-ref="_ZN4llvm10VirtRegMap20assignVirt2StackSlotEji">assignVirt2StackSlot</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="3244virtReg" title='virtReg' data-type='unsigned int' data-ref="3244virtReg">virtReg</dfn>, <em>int</em> <dfn class="local col5 decl" id="3245SS" title='SS' data-type='int' data-ref="3245SS">SS</dfn>);</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm10VirtRegMap5printERNS_11raw_ostreamEPKNS_6ModuleE" title='llvm::VirtRegMap::print' data-ref="_ZNK4llvm10VirtRegMap5printERNS_11raw_ostreamEPKNS_6ModuleE">print</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="3246OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="3246OS">OS</dfn>, <em>const</em> <a class="type" href="../IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a>* <dfn class="local col7 decl" id="3247M" title='M' data-type='const llvm::Module *' data-ref="3247M">M</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="177">177</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm10VirtRegMap4dumpEv" title='llvm::VirtRegMap::dump' data-ref="_ZNK4llvm10VirtRegMap4dumpEv">dump</dfn>() <em>const</em>;</td></tr>
<tr><th id="178">178</th><td>  };</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <b>inline</b> <a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="decl def" id="_ZN4llvmlsERNS_11raw_ostreamERKNS_10VirtRegMapE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_10VirtRegMapE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="3248OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="3248OS">OS</dfn>, <em>const</em> <a class="type" href="#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> &amp;<dfn class="local col9 decl" id="3249VRM" title='VRM' data-type='const llvm::VirtRegMap &amp;' data-ref="3249VRM">VRM</dfn>) {</td></tr>
<tr><th id="181">181</th><td>    <a class="local col9 ref" href="#3249VRM" title='VRM' data-ref="3249VRM">VRM</a>.<a class="virtual ref" href="#_ZNK4llvm10VirtRegMap5printERNS_11raw_ostreamEPKNS_6ModuleE" title='llvm::VirtRegMap::print' data-ref="_ZNK4llvm10VirtRegMap5printERNS_11raw_ostreamEPKNS_6ModuleE">print</a>(<span class='refarg'><a class="local col8 ref" href="#3248OS" title='OS' data-ref="3248OS">OS</a></span>);</td></tr>
<tr><th id="182">182</th><td>    <b>return</b> <a class="local col8 ref" href="#3248OS" title='OS' data-ref="3248OS">OS</a>;</td></tr>
<tr><th id="183">183</th><td>  }</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>} <i>// end llvm namespace</i></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><u>#<span data-ppcond="16">endif</span> // LLVM_CODEGEN_VIRTREGMAP_H</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/AggressiveAntiDepBreaker.cpp.html'>llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
