{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658168767994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658168767995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 18 20:26:07 2022 " "Processing started: Mon Jul 18 20:26:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658168767995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658168767995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658168767995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658168768436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658168768436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prescaler-LogicFunction " "Found design unit 1: Prescaler-LogicFunction" {  } { { "Prescaler.vhd" "" { Text "D:/Projects/VGAController/VHDL/Prescaler.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658168774612 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prescaler " "Found entity 1: Prescaler" {  } { { "Prescaler.vhd" "" { Text "D:/Projects/VGAController/VHDL/Prescaler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658168774612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658168774612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_Entity-LogicFunction " "Found design unit 1: Top_Entity-LogicFunction" {  } { { "Top_Entity.vhd" "" { Text "D:/Projects/VGAController/VHDL/Top_Entity.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658168774614 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_Entity " "Found entity 1: Top_Entity" {  } { { "Top_Entity.vhd" "" { Text "D:/Projects/VGAController/VHDL/Top_Entity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658168774614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658168774614 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "testLed out ARDUINO_IO in Top_Entity.vhd(21) " "VHDL error at Top_Entity.vhd(21): actual port \"ARDUINO_IO\" of mode \"in\" cannot be associated with formal port \"testLed\" of mode \"out\"" {  } { { "Top_Entity.vhd" "" { Text "D:/Projects/VGAController/VHDL/Top_Entity.vhd" 21 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658168774644 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "ARDUINO_IO Top_Entity.vhd(21) " "VHDL error at Top_Entity.vhd(21): can't update value of interface object \"ARDUINO_IO\" of mode IN" {  } { { "Top_Entity.vhd" "" { Text "D:/Projects/VGAController/VHDL/Top_Entity.vhd" 21 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1658168774644 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658168774731 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 18 20:26:14 2022 " "Processing ended: Mon Jul 18 20:26:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658168774731 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658168774731 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658168774731 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658168774731 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658168775309 ""}
