--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    0.588(R)|    3.097(R)|clk               |   0.000|
flashData<0> |   -0.081(R)|    3.645(R)|clk               |   0.000|
flashData<1> |    0.202(R)|    3.418(R)|clk               |   0.000|
flashData<2> |   -0.316(R)|    3.832(R)|clk               |   0.000|
flashData<3> |   -0.502(R)|    3.980(R)|clk               |   0.000|
flashData<4> |   -0.143(R)|    3.693(R)|clk               |   0.000|
flashData<5> |    1.238(R)|    2.588(R)|clk               |   0.000|
flashData<6> |   -0.054(R)|    3.621(R)|clk               |   0.000|
flashData<7> |   -0.151(R)|    3.696(R)|clk               |   0.000|
flashData<8> |   -0.436(R)|    3.928(R)|clk               |   0.000|
flashData<9> |   -0.196(R)|    3.736(R)|clk               |   0.000|
flashData<10>|    0.828(R)|    2.917(R)|clk               |   0.000|
flashData<11>|    0.275(R)|    3.359(R)|clk               |   0.000|
flashData<12>|    0.610(R)|    3.088(R)|clk               |   0.000|
flashData<13>|    0.348(R)|    3.298(R)|clk               |   0.000|
flashData<14>|    0.266(R)|    3.364(R)|clk               |   0.000|
flashData<15>|    0.316(R)|    3.323(R)|clk               |   0.000|
ram1Data<0>  |   -0.370(R)|    3.864(R)|clk               |   0.000|
ram1Data<1>  |   -0.547(R)|    4.005(R)|clk               |   0.000|
ram1Data<2>  |   -0.224(R)|    3.754(R)|clk               |   0.000|
ram1Data<3>  |   -0.185(R)|    3.726(R)|clk               |   0.000|
ram1Data<4>  |   -0.325(R)|    3.829(R)|clk               |   0.000|
ram1Data<5>  |   -0.236(R)|    3.763(R)|clk               |   0.000|
ram1Data<6>  |   -0.774(R)|    4.195(R)|clk               |   0.000|
ram1Data<7>  |   -0.770(R)|    4.189(R)|clk               |   0.000|
ram2Data<0>  |    0.297(R)|    4.211(R)|clk               |   0.000|
ram2Data<1>  |    0.868(R)|    3.621(R)|clk               |   0.000|
ram2Data<2>  |    0.684(R)|    3.363(R)|clk               |   0.000|
ram2Data<3>  |   -0.012(R)|    3.620(R)|clk               |   0.000|
ram2Data<4>  |   -0.590(R)|    4.158(R)|clk               |   0.000|
ram2Data<5>  |   -0.337(R)|    4.026(R)|clk               |   0.000|
ram2Data<6>  |    0.084(R)|    3.829(R)|clk               |   0.000|
ram2Data<7>  |   -0.617(R)|    4.687(R)|clk               |   0.000|
ram2Data<8>  |   -1.135(R)|    5.008(R)|clk               |   0.000|
ram2Data<9>  |   -1.729(R)|    5.048(R)|clk               |   0.000|
ram2Data<10> |   -0.571(R)|    4.237(R)|clk               |   0.000|
ram2Data<11> |   -0.224(R)|    4.136(R)|clk               |   0.000|
ram2Data<12> |   -1.158(R)|    4.571(R)|clk               |   0.000|
ram2Data<13> |   -2.022(R)|    5.285(R)|clk               |   0.000|
ram2Data<14> |   -0.585(R)|    4.408(R)|clk               |   0.000|
ram2Data<15> |   -1.432(R)|    4.872(R)|clk               |   0.000|
tbre         |    3.755(R)|    0.564(R)|clk               |   0.000|
tsre         |    0.618(R)|    3.073(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_hand
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -0.537(R)|    3.399(R)|clk               |   0.000|
flashData<0> |   -1.206(R)|    3.947(R)|clk               |   0.000|
flashData<1> |   -0.923(R)|    3.720(R)|clk               |   0.000|
flashData<2> |   -1.441(R)|    4.134(R)|clk               |   0.000|
flashData<3> |   -1.627(R)|    4.282(R)|clk               |   0.000|
flashData<4> |   -1.268(R)|    3.995(R)|clk               |   0.000|
flashData<5> |    0.113(R)|    2.890(R)|clk               |   0.000|
flashData<6> |   -1.179(R)|    3.923(R)|clk               |   0.000|
flashData<7> |   -1.276(R)|    3.998(R)|clk               |   0.000|
flashData<8> |   -1.561(R)|    4.230(R)|clk               |   0.000|
flashData<9> |   -1.321(R)|    4.038(R)|clk               |   0.000|
flashData<10>|   -0.297(R)|    3.219(R)|clk               |   0.000|
flashData<11>|   -0.850(R)|    3.661(R)|clk               |   0.000|
flashData<12>|   -0.515(R)|    3.390(R)|clk               |   0.000|
flashData<13>|   -0.777(R)|    3.600(R)|clk               |   0.000|
flashData<14>|   -0.859(R)|    3.666(R)|clk               |   0.000|
flashData<15>|   -0.809(R)|    3.625(R)|clk               |   0.000|
ram1Data<0>  |   -1.495(R)|    4.166(R)|clk               |   0.000|
ram1Data<1>  |   -1.672(R)|    4.307(R)|clk               |   0.000|
ram1Data<2>  |   -1.349(R)|    4.056(R)|clk               |   0.000|
ram1Data<3>  |   -1.310(R)|    4.028(R)|clk               |   0.000|
ram1Data<4>  |   -1.450(R)|    4.131(R)|clk               |   0.000|
ram1Data<5>  |   -1.361(R)|    4.065(R)|clk               |   0.000|
ram1Data<6>  |   -1.899(R)|    4.497(R)|clk               |   0.000|
ram1Data<7>  |   -1.895(R)|    4.491(R)|clk               |   0.000|
ram2Data<0>  |   -0.828(R)|    4.513(R)|clk               |   0.000|
ram2Data<1>  |   -0.257(R)|    3.923(R)|clk               |   0.000|
ram2Data<2>  |   -0.441(R)|    3.665(R)|clk               |   0.000|
ram2Data<3>  |   -1.137(R)|    3.922(R)|clk               |   0.000|
ram2Data<4>  |   -1.715(R)|    4.460(R)|clk               |   0.000|
ram2Data<5>  |   -1.462(R)|    4.328(R)|clk               |   0.000|
ram2Data<6>  |   -1.041(R)|    4.131(R)|clk               |   0.000|
ram2Data<7>  |   -1.742(R)|    4.989(R)|clk               |   0.000|
ram2Data<8>  |   -2.260(R)|    5.310(R)|clk               |   0.000|
ram2Data<9>  |   -2.854(R)|    5.350(R)|clk               |   0.000|
ram2Data<10> |   -1.696(R)|    4.539(R)|clk               |   0.000|
ram2Data<11> |   -1.349(R)|    4.438(R)|clk               |   0.000|
ram2Data<12> |   -2.283(R)|    4.873(R)|clk               |   0.000|
ram2Data<13> |   -3.147(R)|    5.587(R)|clk               |   0.000|
ram2Data<14> |   -1.710(R)|    4.710(R)|clk               |   0.000|
ram2Data<15> |   -2.557(R)|    5.174(R)|clk               |   0.000|
tbre         |    2.630(R)|    0.866(R)|clk               |   0.000|
tsre         |   -0.507(R)|    3.375(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock opt
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -0.877(R)|    3.824(R)|clk               |   0.000|
flashData<0> |   -1.546(R)|    4.372(R)|clk               |   0.000|
flashData<1> |   -1.263(R)|    4.145(R)|clk               |   0.000|
flashData<2> |   -1.781(R)|    4.559(R)|clk               |   0.000|
flashData<3> |   -1.967(R)|    4.707(R)|clk               |   0.000|
flashData<4> |   -1.608(R)|    4.420(R)|clk               |   0.000|
flashData<5> |   -0.227(R)|    3.315(R)|clk               |   0.000|
flashData<6> |   -1.519(R)|    4.348(R)|clk               |   0.000|
flashData<7> |   -1.616(R)|    4.423(R)|clk               |   0.000|
flashData<8> |   -1.901(R)|    4.655(R)|clk               |   0.000|
flashData<9> |   -1.661(R)|    4.463(R)|clk               |   0.000|
flashData<10>|   -0.637(R)|    3.644(R)|clk               |   0.000|
flashData<11>|   -1.190(R)|    4.086(R)|clk               |   0.000|
flashData<12>|   -0.855(R)|    3.815(R)|clk               |   0.000|
flashData<13>|   -1.117(R)|    4.025(R)|clk               |   0.000|
flashData<14>|   -1.199(R)|    4.091(R)|clk               |   0.000|
flashData<15>|   -1.149(R)|    4.050(R)|clk               |   0.000|
ram1Data<0>  |   -1.835(R)|    4.591(R)|clk               |   0.000|
ram1Data<1>  |   -2.012(R)|    4.732(R)|clk               |   0.000|
ram1Data<2>  |   -1.689(R)|    4.481(R)|clk               |   0.000|
ram1Data<3>  |   -1.650(R)|    4.453(R)|clk               |   0.000|
ram1Data<4>  |   -1.790(R)|    4.556(R)|clk               |   0.000|
ram1Data<5>  |   -1.701(R)|    4.490(R)|clk               |   0.000|
ram1Data<6>  |   -2.239(R)|    4.922(R)|clk               |   0.000|
ram1Data<7>  |   -2.235(R)|    4.916(R)|clk               |   0.000|
ram2Data<0>  |   -1.168(R)|    4.938(R)|clk               |   0.000|
ram2Data<1>  |   -0.597(R)|    4.348(R)|clk               |   0.000|
ram2Data<2>  |   -0.781(R)|    4.090(R)|clk               |   0.000|
ram2Data<3>  |   -1.477(R)|    4.347(R)|clk               |   0.000|
ram2Data<4>  |   -2.055(R)|    4.885(R)|clk               |   0.000|
ram2Data<5>  |   -1.802(R)|    4.753(R)|clk               |   0.000|
ram2Data<6>  |   -1.381(R)|    4.556(R)|clk               |   0.000|
ram2Data<7>  |   -2.082(R)|    5.414(R)|clk               |   0.000|
ram2Data<8>  |   -2.600(R)|    5.735(R)|clk               |   0.000|
ram2Data<9>  |   -3.194(R)|    5.775(R)|clk               |   0.000|
ram2Data<10> |   -2.036(R)|    4.964(R)|clk               |   0.000|
ram2Data<11> |   -1.689(R)|    4.863(R)|clk               |   0.000|
ram2Data<12> |   -2.623(R)|    5.298(R)|clk               |   0.000|
ram2Data<13> |   -3.487(R)|    6.012(R)|clk               |   0.000|
ram2Data<14> |   -2.050(R)|    5.135(R)|clk               |   0.000|
ram2Data<15> |   -2.897(R)|    5.599(R)|clk               |   0.000|
tbre         |    2.290(R)|    1.291(R)|clk               |   0.000|
tsre         |   -0.847(R)|    3.800(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -1.267(R)|    4.311(R)|clk               |   0.000|
flashData<0> |   -1.936(R)|    4.859(R)|clk               |   0.000|
flashData<1> |   -1.653(R)|    4.632(R)|clk               |   0.000|
flashData<2> |   -2.171(R)|    5.046(R)|clk               |   0.000|
flashData<3> |   -2.357(R)|    5.194(R)|clk               |   0.000|
flashData<4> |   -1.998(R)|    4.907(R)|clk               |   0.000|
flashData<5> |   -0.617(R)|    3.802(R)|clk               |   0.000|
flashData<6> |   -1.909(R)|    4.835(R)|clk               |   0.000|
flashData<7> |   -2.006(R)|    4.910(R)|clk               |   0.000|
flashData<8> |   -2.291(R)|    5.142(R)|clk               |   0.000|
flashData<9> |   -2.051(R)|    4.950(R)|clk               |   0.000|
flashData<10>|   -1.027(R)|    4.131(R)|clk               |   0.000|
flashData<11>|   -1.580(R)|    4.573(R)|clk               |   0.000|
flashData<12>|   -1.245(R)|    4.302(R)|clk               |   0.000|
flashData<13>|   -1.507(R)|    4.512(R)|clk               |   0.000|
flashData<14>|   -1.589(R)|    4.578(R)|clk               |   0.000|
flashData<15>|   -1.539(R)|    4.537(R)|clk               |   0.000|
ram1Data<0>  |   -2.225(R)|    5.078(R)|clk               |   0.000|
ram1Data<1>  |   -2.402(R)|    5.219(R)|clk               |   0.000|
ram1Data<2>  |   -2.079(R)|    4.968(R)|clk               |   0.000|
ram1Data<3>  |   -2.040(R)|    4.940(R)|clk               |   0.000|
ram1Data<4>  |   -2.180(R)|    5.043(R)|clk               |   0.000|
ram1Data<5>  |   -2.091(R)|    4.977(R)|clk               |   0.000|
ram1Data<6>  |   -2.629(R)|    5.409(R)|clk               |   0.000|
ram1Data<7>  |   -2.625(R)|    5.403(R)|clk               |   0.000|
ram2Data<0>  |   -1.558(R)|    5.425(R)|clk               |   0.000|
ram2Data<1>  |   -0.987(R)|    4.835(R)|clk               |   0.000|
ram2Data<2>  |   -1.171(R)|    4.577(R)|clk               |   0.000|
ram2Data<3>  |   -1.867(R)|    4.834(R)|clk               |   0.000|
ram2Data<4>  |   -2.445(R)|    5.372(R)|clk               |   0.000|
ram2Data<5>  |   -2.192(R)|    5.240(R)|clk               |   0.000|
ram2Data<6>  |   -1.771(R)|    5.043(R)|clk               |   0.000|
ram2Data<7>  |   -2.472(R)|    5.901(R)|clk               |   0.000|
ram2Data<8>  |   -2.990(R)|    6.222(R)|clk               |   0.000|
ram2Data<9>  |   -3.584(R)|    6.262(R)|clk               |   0.000|
ram2Data<10> |   -2.426(R)|    5.451(R)|clk               |   0.000|
ram2Data<11> |   -2.079(R)|    5.350(R)|clk               |   0.000|
ram2Data<12> |   -3.013(R)|    5.785(R)|clk               |   0.000|
ram2Data<13> |   -3.877(R)|    6.499(R)|clk               |   0.000|
ram2Data<14> |   -2.440(R)|    5.622(R)|clk               |   0.000|
ram2Data<15> |   -3.287(R)|    6.086(R)|clk               |   0.000|
tbre         |    1.900(R)|    1.778(R)|clk               |   0.000|
tsre         |   -1.237(R)|    4.287(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.327(R)|clk               |   0.000|
digit1<1>    |   16.878(R)|clk               |   0.000|
digit1<2>    |   17.500(R)|clk               |   0.000|
digit1<3>    |   17.316(R)|clk               |   0.000|
digit1<4>    |   16.997(R)|clk               |   0.000|
digit1<5>    |   16.621(R)|clk               |   0.000|
digit1<6>    |   17.108(R)|clk               |   0.000|
digit2<0>    |   16.774(R)|clk               |   0.000|
digit2<1>    |   16.779(R)|clk               |   0.000|
digit2<2>    |   17.280(R)|clk               |   0.000|
digit2<3>    |   17.447(R)|clk               |   0.000|
digit2<4>    |   16.600(R)|clk               |   0.000|
digit2<5>    |   16.106(R)|clk               |   0.000|
digit2<6>    |   16.848(R)|clk               |   0.000|
flashAddr<1> |   14.040(R)|clk               |   0.000|
flashAddr<2> |   14.243(R)|clk               |   0.000|
flashAddr<3> |   14.349(R)|clk               |   0.000|
flashAddr<4> |   14.139(R)|clk               |   0.000|
flashAddr<5> |   14.217(R)|clk               |   0.000|
flashAddr<6> |   13.787(R)|clk               |   0.000|
flashAddr<7> |   14.124(R)|clk               |   0.000|
flashAddr<8> |   14.372(R)|clk               |   0.000|
flashAddr<9> |   13.777(R)|clk               |   0.000|
flashAddr<10>|   13.732(R)|clk               |   0.000|
flashAddr<11>|   13.531(R)|clk               |   0.000|
flashAddr<12>|   13.842(R)|clk               |   0.000|
flashAddr<13>|   13.805(R)|clk               |   0.000|
flashAddr<14>|   13.345(R)|clk               |   0.000|
flashAddr<15>|   13.691(R)|clk               |   0.000|
flashAddr<16>|   13.640(R)|clk               |   0.000|
flashCe      |   14.633(R)|clk               |   0.000|
flashData<0> |   14.446(R)|clk               |   0.000|
flashData<1> |   15.271(R)|clk               |   0.000|
flashData<2> |   15.520(R)|clk               |   0.000|
flashData<3> |   14.433(R)|clk               |   0.000|
flashData<4> |   15.228(R)|clk               |   0.000|
flashData<5> |   14.987(R)|clk               |   0.000|
flashData<6> |   14.972(R)|clk               |   0.000|
flashData<7> |   14.722(R)|clk               |   0.000|
flashData<8> |   14.712(R)|clk               |   0.000|
flashData<9> |   14.971(R)|clk               |   0.000|
flashData<10>|   15.499(R)|clk               |   0.000|
flashData<11>|   15.234(R)|clk               |   0.000|
flashData<12>|   15.772(R)|clk               |   0.000|
flashData<13>|   15.758(R)|clk               |   0.000|
flashData<14>|   16.031(R)|clk               |   0.000|
flashData<15>|   16.009(R)|clk               |   0.000|
flashOe      |   14.972(R)|clk               |   0.000|
flashWe      |   15.081(R)|clk               |   0.000|
led<9>       |   16.776(R)|clk               |   0.000|
led<10>      |   16.806(R)|clk               |   0.000|
led<11>      |   17.364(R)|clk               |   0.000|
led<12>      |   17.222(R)|clk               |   0.000|
led<13>      |   17.263(R)|clk               |   0.000|
led<14>      |   14.761(R)|clk               |   0.000|
led<15>      |   14.148(R)|clk               |   0.000|
ram1Data<0>  |   13.114(R)|clk               |   0.000|
ram1Data<1>  |   12.939(R)|clk               |   0.000|
ram1Data<2>  |   12.994(R)|clk               |   0.000|
ram1Data<3>  |   12.734(R)|clk               |   0.000|
ram1Data<4>  |   12.734(R)|clk               |   0.000|
ram1Data<5>  |   13.346(R)|clk               |   0.000|
ram1Data<6>  |   13.495(R)|clk               |   0.000|
ram1Data<7>  |   13.006(R)|clk               |   0.000|
ram2Addr<0>  |   14.666(R)|clk               |   0.000|
ram2Addr<1>  |   13.879(R)|clk               |   0.000|
ram2Addr<2>  |   13.164(R)|clk               |   0.000|
ram2Addr<3>  |   14.123(R)|clk               |   0.000|
ram2Addr<4>  |   13.991(R)|clk               |   0.000|
ram2Addr<5>  |   14.498(R)|clk               |   0.000|
ram2Addr<6>  |   14.426(R)|clk               |   0.000|
ram2Addr<7>  |   14.731(R)|clk               |   0.000|
ram2Addr<8>  |   14.831(R)|clk               |   0.000|
ram2Addr<9>  |   14.478(R)|clk               |   0.000|
ram2Addr<10> |   14.659(R)|clk               |   0.000|
ram2Addr<11> |   14.525(R)|clk               |   0.000|
ram2Addr<12> |   14.196(R)|clk               |   0.000|
ram2Addr<13> |   13.745(R)|clk               |   0.000|
ram2Addr<14> |   13.222(R)|clk               |   0.000|
ram2Addr<15> |   13.740(R)|clk               |   0.000|
ram2Data<0>  |   13.859(R)|clk               |   0.000|
ram2Data<1>  |   15.837(R)|clk               |   0.000|
ram2Data<2>  |   15.528(R)|clk               |   0.000|
ram2Data<3>  |   15.564(R)|clk               |   0.000|
ram2Data<4>  |   14.243(R)|clk               |   0.000|
ram2Data<5>  |   14.739(R)|clk               |   0.000|
ram2Data<6>  |   15.003(R)|clk               |   0.000|
ram2Data<7>  |   14.688(R)|clk               |   0.000|
ram2Data<8>  |   14.758(R)|clk               |   0.000|
ram2Data<9>  |   15.425(R)|clk               |   0.000|
ram2Data<10> |   14.426(R)|clk               |   0.000|
ram2Data<11> |   14.442(R)|clk               |   0.000|
ram2Data<12> |   14.760(R)|clk               |   0.000|
ram2Data<13> |   15.843(R)|clk               |   0.000|
ram2Data<14> |   14.772(R)|clk               |   0.000|
ram2Data<15> |   15.010(R)|clk               |   0.000|
ram2Oe       |   13.977(R)|clk               |   0.000|
ram2We       |   14.024(R)|clk               |   0.000|
rdn          |   15.671(R)|clk               |   0.000|
wrn          |   15.280(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock clk_hand to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   16.629(R)|clk               |   0.000|
digit1<1>    |   17.180(R)|clk               |   0.000|
digit1<2>    |   17.802(R)|clk               |   0.000|
digit1<3>    |   17.618(R)|clk               |   0.000|
digit1<4>    |   17.299(R)|clk               |   0.000|
digit1<5>    |   16.923(R)|clk               |   0.000|
digit1<6>    |   17.410(R)|clk               |   0.000|
digit2<0>    |   17.076(R)|clk               |   0.000|
digit2<1>    |   17.081(R)|clk               |   0.000|
digit2<2>    |   17.582(R)|clk               |   0.000|
digit2<3>    |   17.749(R)|clk               |   0.000|
digit2<4>    |   16.902(R)|clk               |   0.000|
digit2<5>    |   16.408(R)|clk               |   0.000|
digit2<6>    |   17.150(R)|clk               |   0.000|
flashAddr<1> |   14.342(R)|clk               |   0.000|
flashAddr<2> |   14.545(R)|clk               |   0.000|
flashAddr<3> |   14.651(R)|clk               |   0.000|
flashAddr<4> |   14.441(R)|clk               |   0.000|
flashAddr<5> |   14.519(R)|clk               |   0.000|
flashAddr<6> |   14.089(R)|clk               |   0.000|
flashAddr<7> |   14.426(R)|clk               |   0.000|
flashAddr<8> |   14.674(R)|clk               |   0.000|
flashAddr<9> |   14.079(R)|clk               |   0.000|
flashAddr<10>|   14.034(R)|clk               |   0.000|
flashAddr<11>|   13.833(R)|clk               |   0.000|
flashAddr<12>|   14.144(R)|clk               |   0.000|
flashAddr<13>|   14.107(R)|clk               |   0.000|
flashAddr<14>|   13.647(R)|clk               |   0.000|
flashAddr<15>|   13.993(R)|clk               |   0.000|
flashAddr<16>|   13.942(R)|clk               |   0.000|
flashCe      |   14.935(R)|clk               |   0.000|
flashData<0> |   14.748(R)|clk               |   0.000|
flashData<1> |   15.573(R)|clk               |   0.000|
flashData<2> |   15.822(R)|clk               |   0.000|
flashData<3> |   14.735(R)|clk               |   0.000|
flashData<4> |   15.530(R)|clk               |   0.000|
flashData<5> |   15.289(R)|clk               |   0.000|
flashData<6> |   15.274(R)|clk               |   0.000|
flashData<7> |   15.024(R)|clk               |   0.000|
flashData<8> |   15.014(R)|clk               |   0.000|
flashData<9> |   15.273(R)|clk               |   0.000|
flashData<10>|   15.801(R)|clk               |   0.000|
flashData<11>|   15.536(R)|clk               |   0.000|
flashData<12>|   16.074(R)|clk               |   0.000|
flashData<13>|   16.060(R)|clk               |   0.000|
flashData<14>|   16.333(R)|clk               |   0.000|
flashData<15>|   16.311(R)|clk               |   0.000|
flashOe      |   15.274(R)|clk               |   0.000|
flashWe      |   15.383(R)|clk               |   0.000|
led<9>       |   17.078(R)|clk               |   0.000|
led<10>      |   17.108(R)|clk               |   0.000|
led<11>      |   17.666(R)|clk               |   0.000|
led<12>      |   17.524(R)|clk               |   0.000|
led<13>      |   17.565(R)|clk               |   0.000|
led<14>      |   15.063(R)|clk               |   0.000|
led<15>      |   14.450(R)|clk               |   0.000|
ram1Data<0>  |   13.416(R)|clk               |   0.000|
ram1Data<1>  |   13.241(R)|clk               |   0.000|
ram1Data<2>  |   13.296(R)|clk               |   0.000|
ram1Data<3>  |   13.036(R)|clk               |   0.000|
ram1Data<4>  |   13.036(R)|clk               |   0.000|
ram1Data<5>  |   13.648(R)|clk               |   0.000|
ram1Data<6>  |   13.797(R)|clk               |   0.000|
ram1Data<7>  |   13.308(R)|clk               |   0.000|
ram2Addr<0>  |   14.968(R)|clk               |   0.000|
ram2Addr<1>  |   14.181(R)|clk               |   0.000|
ram2Addr<2>  |   13.466(R)|clk               |   0.000|
ram2Addr<3>  |   14.425(R)|clk               |   0.000|
ram2Addr<4>  |   14.293(R)|clk               |   0.000|
ram2Addr<5>  |   14.800(R)|clk               |   0.000|
ram2Addr<6>  |   14.728(R)|clk               |   0.000|
ram2Addr<7>  |   15.033(R)|clk               |   0.000|
ram2Addr<8>  |   15.133(R)|clk               |   0.000|
ram2Addr<9>  |   14.780(R)|clk               |   0.000|
ram2Addr<10> |   14.961(R)|clk               |   0.000|
ram2Addr<11> |   14.827(R)|clk               |   0.000|
ram2Addr<12> |   14.498(R)|clk               |   0.000|
ram2Addr<13> |   14.047(R)|clk               |   0.000|
ram2Addr<14> |   13.524(R)|clk               |   0.000|
ram2Addr<15> |   14.042(R)|clk               |   0.000|
ram2Data<0>  |   14.161(R)|clk               |   0.000|
ram2Data<1>  |   16.139(R)|clk               |   0.000|
ram2Data<2>  |   15.830(R)|clk               |   0.000|
ram2Data<3>  |   15.866(R)|clk               |   0.000|
ram2Data<4>  |   14.545(R)|clk               |   0.000|
ram2Data<5>  |   15.041(R)|clk               |   0.000|
ram2Data<6>  |   15.305(R)|clk               |   0.000|
ram2Data<7>  |   14.990(R)|clk               |   0.000|
ram2Data<8>  |   15.060(R)|clk               |   0.000|
ram2Data<9>  |   15.727(R)|clk               |   0.000|
ram2Data<10> |   14.728(R)|clk               |   0.000|
ram2Data<11> |   14.744(R)|clk               |   0.000|
ram2Data<12> |   15.062(R)|clk               |   0.000|
ram2Data<13> |   16.145(R)|clk               |   0.000|
ram2Data<14> |   15.074(R)|clk               |   0.000|
ram2Data<15> |   15.312(R)|clk               |   0.000|
ram2Oe       |   14.279(R)|clk               |   0.000|
ram2We       |   14.326(R)|clk               |   0.000|
rdn          |   15.973(R)|clk               |   0.000|
wrn          |   15.582(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock opt to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.054(R)|clk               |   0.000|
digit1<1>    |   17.605(R)|clk               |   0.000|
digit1<2>    |   18.227(R)|clk               |   0.000|
digit1<3>    |   18.043(R)|clk               |   0.000|
digit1<4>    |   17.724(R)|clk               |   0.000|
digit1<5>    |   17.348(R)|clk               |   0.000|
digit1<6>    |   17.835(R)|clk               |   0.000|
digit2<0>    |   17.501(R)|clk               |   0.000|
digit2<1>    |   17.506(R)|clk               |   0.000|
digit2<2>    |   18.007(R)|clk               |   0.000|
digit2<3>    |   18.174(R)|clk               |   0.000|
digit2<4>    |   17.327(R)|clk               |   0.000|
digit2<5>    |   16.833(R)|clk               |   0.000|
digit2<6>    |   17.575(R)|clk               |   0.000|
flashAddr<1> |   14.767(R)|clk               |   0.000|
flashAddr<2> |   14.970(R)|clk               |   0.000|
flashAddr<3> |   15.076(R)|clk               |   0.000|
flashAddr<4> |   14.866(R)|clk               |   0.000|
flashAddr<5> |   14.944(R)|clk               |   0.000|
flashAddr<6> |   14.514(R)|clk               |   0.000|
flashAddr<7> |   14.851(R)|clk               |   0.000|
flashAddr<8> |   15.099(R)|clk               |   0.000|
flashAddr<9> |   14.504(R)|clk               |   0.000|
flashAddr<10>|   14.459(R)|clk               |   0.000|
flashAddr<11>|   14.258(R)|clk               |   0.000|
flashAddr<12>|   14.569(R)|clk               |   0.000|
flashAddr<13>|   14.532(R)|clk               |   0.000|
flashAddr<14>|   14.072(R)|clk               |   0.000|
flashAddr<15>|   14.418(R)|clk               |   0.000|
flashAddr<16>|   14.367(R)|clk               |   0.000|
flashCe      |   15.360(R)|clk               |   0.000|
flashData<0> |   15.173(R)|clk               |   0.000|
flashData<1> |   15.998(R)|clk               |   0.000|
flashData<2> |   16.247(R)|clk               |   0.000|
flashData<3> |   15.160(R)|clk               |   0.000|
flashData<4> |   15.955(R)|clk               |   0.000|
flashData<5> |   15.714(R)|clk               |   0.000|
flashData<6> |   15.699(R)|clk               |   0.000|
flashData<7> |   15.449(R)|clk               |   0.000|
flashData<8> |   15.439(R)|clk               |   0.000|
flashData<9> |   15.698(R)|clk               |   0.000|
flashData<10>|   16.226(R)|clk               |   0.000|
flashData<11>|   15.961(R)|clk               |   0.000|
flashData<12>|   16.499(R)|clk               |   0.000|
flashData<13>|   16.485(R)|clk               |   0.000|
flashData<14>|   16.758(R)|clk               |   0.000|
flashData<15>|   16.736(R)|clk               |   0.000|
flashOe      |   15.699(R)|clk               |   0.000|
flashWe      |   15.808(R)|clk               |   0.000|
led<9>       |   17.503(R)|clk               |   0.000|
led<10>      |   17.533(R)|clk               |   0.000|
led<11>      |   18.091(R)|clk               |   0.000|
led<12>      |   17.949(R)|clk               |   0.000|
led<13>      |   17.990(R)|clk               |   0.000|
led<14>      |   15.488(R)|clk               |   0.000|
led<15>      |   14.875(R)|clk               |   0.000|
ram1Data<0>  |   13.841(R)|clk               |   0.000|
ram1Data<1>  |   13.666(R)|clk               |   0.000|
ram1Data<2>  |   13.721(R)|clk               |   0.000|
ram1Data<3>  |   13.461(R)|clk               |   0.000|
ram1Data<4>  |   13.461(R)|clk               |   0.000|
ram1Data<5>  |   14.073(R)|clk               |   0.000|
ram1Data<6>  |   14.222(R)|clk               |   0.000|
ram1Data<7>  |   13.733(R)|clk               |   0.000|
ram2Addr<0>  |   15.393(R)|clk               |   0.000|
ram2Addr<1>  |   14.606(R)|clk               |   0.000|
ram2Addr<2>  |   13.891(R)|clk               |   0.000|
ram2Addr<3>  |   14.850(R)|clk               |   0.000|
ram2Addr<4>  |   14.718(R)|clk               |   0.000|
ram2Addr<5>  |   15.225(R)|clk               |   0.000|
ram2Addr<6>  |   15.153(R)|clk               |   0.000|
ram2Addr<7>  |   15.458(R)|clk               |   0.000|
ram2Addr<8>  |   15.558(R)|clk               |   0.000|
ram2Addr<9>  |   15.205(R)|clk               |   0.000|
ram2Addr<10> |   15.386(R)|clk               |   0.000|
ram2Addr<11> |   15.252(R)|clk               |   0.000|
ram2Addr<12> |   14.923(R)|clk               |   0.000|
ram2Addr<13> |   14.472(R)|clk               |   0.000|
ram2Addr<14> |   13.949(R)|clk               |   0.000|
ram2Addr<15> |   14.467(R)|clk               |   0.000|
ram2Data<0>  |   14.586(R)|clk               |   0.000|
ram2Data<1>  |   16.564(R)|clk               |   0.000|
ram2Data<2>  |   16.255(R)|clk               |   0.000|
ram2Data<3>  |   16.291(R)|clk               |   0.000|
ram2Data<4>  |   14.970(R)|clk               |   0.000|
ram2Data<5>  |   15.466(R)|clk               |   0.000|
ram2Data<6>  |   15.730(R)|clk               |   0.000|
ram2Data<7>  |   15.415(R)|clk               |   0.000|
ram2Data<8>  |   15.485(R)|clk               |   0.000|
ram2Data<9>  |   16.152(R)|clk               |   0.000|
ram2Data<10> |   15.153(R)|clk               |   0.000|
ram2Data<11> |   15.169(R)|clk               |   0.000|
ram2Data<12> |   15.487(R)|clk               |   0.000|
ram2Data<13> |   16.570(R)|clk               |   0.000|
ram2Data<14> |   15.499(R)|clk               |   0.000|
ram2Data<15> |   15.737(R)|clk               |   0.000|
ram2Oe       |   14.704(R)|clk               |   0.000|
ram2We       |   14.751(R)|clk               |   0.000|
rdn          |   16.398(R)|clk               |   0.000|
wrn          |   16.007(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   17.541(R)|clk               |   0.000|
digit1<1>    |   18.092(R)|clk               |   0.000|
digit1<2>    |   18.714(R)|clk               |   0.000|
digit1<3>    |   18.530(R)|clk               |   0.000|
digit1<4>    |   18.211(R)|clk               |   0.000|
digit1<5>    |   17.835(R)|clk               |   0.000|
digit1<6>    |   18.322(R)|clk               |   0.000|
digit2<0>    |   17.988(R)|clk               |   0.000|
digit2<1>    |   17.993(R)|clk               |   0.000|
digit2<2>    |   18.494(R)|clk               |   0.000|
digit2<3>    |   18.661(R)|clk               |   0.000|
digit2<4>    |   17.814(R)|clk               |   0.000|
digit2<5>    |   17.320(R)|clk               |   0.000|
digit2<6>    |   18.062(R)|clk               |   0.000|
flashAddr<1> |   15.254(R)|clk               |   0.000|
flashAddr<2> |   15.457(R)|clk               |   0.000|
flashAddr<3> |   15.563(R)|clk               |   0.000|
flashAddr<4> |   15.353(R)|clk               |   0.000|
flashAddr<5> |   15.431(R)|clk               |   0.000|
flashAddr<6> |   15.001(R)|clk               |   0.000|
flashAddr<7> |   15.338(R)|clk               |   0.000|
flashAddr<8> |   15.586(R)|clk               |   0.000|
flashAddr<9> |   14.991(R)|clk               |   0.000|
flashAddr<10>|   14.946(R)|clk               |   0.000|
flashAddr<11>|   14.745(R)|clk               |   0.000|
flashAddr<12>|   15.056(R)|clk               |   0.000|
flashAddr<13>|   15.019(R)|clk               |   0.000|
flashAddr<14>|   14.559(R)|clk               |   0.000|
flashAddr<15>|   14.905(R)|clk               |   0.000|
flashAddr<16>|   14.854(R)|clk               |   0.000|
flashCe      |   15.847(R)|clk               |   0.000|
flashData<0> |   15.660(R)|clk               |   0.000|
flashData<1> |   16.485(R)|clk               |   0.000|
flashData<2> |   16.734(R)|clk               |   0.000|
flashData<3> |   15.647(R)|clk               |   0.000|
flashData<4> |   16.442(R)|clk               |   0.000|
flashData<5> |   16.201(R)|clk               |   0.000|
flashData<6> |   16.186(R)|clk               |   0.000|
flashData<7> |   15.936(R)|clk               |   0.000|
flashData<8> |   15.926(R)|clk               |   0.000|
flashData<9> |   16.185(R)|clk               |   0.000|
flashData<10>|   16.713(R)|clk               |   0.000|
flashData<11>|   16.448(R)|clk               |   0.000|
flashData<12>|   16.986(R)|clk               |   0.000|
flashData<13>|   16.972(R)|clk               |   0.000|
flashData<14>|   17.245(R)|clk               |   0.000|
flashData<15>|   17.223(R)|clk               |   0.000|
flashOe      |   16.186(R)|clk               |   0.000|
flashWe      |   16.295(R)|clk               |   0.000|
led<9>       |   17.990(R)|clk               |   0.000|
led<10>      |   18.020(R)|clk               |   0.000|
led<11>      |   18.578(R)|clk               |   0.000|
led<12>      |   18.436(R)|clk               |   0.000|
led<13>      |   18.477(R)|clk               |   0.000|
led<14>      |   15.975(R)|clk               |   0.000|
led<15>      |   15.362(R)|clk               |   0.000|
ram1Data<0>  |   14.328(R)|clk               |   0.000|
ram1Data<1>  |   14.153(R)|clk               |   0.000|
ram1Data<2>  |   14.208(R)|clk               |   0.000|
ram1Data<3>  |   13.948(R)|clk               |   0.000|
ram1Data<4>  |   13.948(R)|clk               |   0.000|
ram1Data<5>  |   14.560(R)|clk               |   0.000|
ram1Data<6>  |   14.709(R)|clk               |   0.000|
ram1Data<7>  |   14.220(R)|clk               |   0.000|
ram2Addr<0>  |   15.880(R)|clk               |   0.000|
ram2Addr<1>  |   15.093(R)|clk               |   0.000|
ram2Addr<2>  |   14.378(R)|clk               |   0.000|
ram2Addr<3>  |   15.337(R)|clk               |   0.000|
ram2Addr<4>  |   15.205(R)|clk               |   0.000|
ram2Addr<5>  |   15.712(R)|clk               |   0.000|
ram2Addr<6>  |   15.640(R)|clk               |   0.000|
ram2Addr<7>  |   15.945(R)|clk               |   0.000|
ram2Addr<8>  |   16.045(R)|clk               |   0.000|
ram2Addr<9>  |   15.692(R)|clk               |   0.000|
ram2Addr<10> |   15.873(R)|clk               |   0.000|
ram2Addr<11> |   15.739(R)|clk               |   0.000|
ram2Addr<12> |   15.410(R)|clk               |   0.000|
ram2Addr<13> |   14.959(R)|clk               |   0.000|
ram2Addr<14> |   14.436(R)|clk               |   0.000|
ram2Addr<15> |   14.954(R)|clk               |   0.000|
ram2Data<0>  |   15.073(R)|clk               |   0.000|
ram2Data<1>  |   17.051(R)|clk               |   0.000|
ram2Data<2>  |   16.742(R)|clk               |   0.000|
ram2Data<3>  |   16.778(R)|clk               |   0.000|
ram2Data<4>  |   15.457(R)|clk               |   0.000|
ram2Data<5>  |   15.953(R)|clk               |   0.000|
ram2Data<6>  |   16.217(R)|clk               |   0.000|
ram2Data<7>  |   15.902(R)|clk               |   0.000|
ram2Data<8>  |   15.972(R)|clk               |   0.000|
ram2Data<9>  |   16.639(R)|clk               |   0.000|
ram2Data<10> |   15.640(R)|clk               |   0.000|
ram2Data<11> |   15.656(R)|clk               |   0.000|
ram2Data<12> |   15.974(R)|clk               |   0.000|
ram2Data<13> |   17.057(R)|clk               |   0.000|
ram2Data<14> |   15.986(R)|clk               |   0.000|
ram2Data<15> |   16.224(R)|clk               |   0.000|
ram2Oe       |   15.191(R)|clk               |   0.000|
ram2We       |   15.238(R)|clk               |   0.000|
rdn          |   16.885(R)|clk               |   0.000|
wrn          |   16.494(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.970|         |         |         |
clk_hand       |    6.970|         |         |         |
opt            |    6.970|         |         |         |
rst            |    6.970|   12.779|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_hand
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.970|         |         |         |
clk_hand       |    6.970|         |         |         |
opt            |    6.970|         |         |         |
rst            |    6.970|   12.779|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock opt
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.970|         |         |         |
clk_hand       |    6.970|         |         |         |
opt            |    6.970|         |         |         |
rst            |    6.970|   12.779|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    6.970|         |         |         |
clk_hand       |    6.970|         |         |         |
opt            |    6.970|         |         |         |
rst            |    6.970|   12.779|   -2.650|   -2.650|
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 06 10:39:25 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 235 MB



