{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680647956359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680647956360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 16:39:16 2023 " "Processing started: Tue Apr 04 16:39:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680647956360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647956360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controladorVGA -c controladorVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off controladorVGA -c controladorVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647956360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680647957828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680647957828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680647982978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647982978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulodisplaysietesegmentos.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulodisplaysietesegmentos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloDisplaySieteSegmentos " "Found entity 1: moduloDisplaySieteSegmentos" {  } { { "moduloDisplaySieteSegmentos.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDisplaySieteSegmentos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680647982990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647982990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocontroladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulocontroladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloControladorVGA " "Found entity 1: moduloControladorVGA" {  } { { "moduloControladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680647982998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647982998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloreloj25mhz.sv 1 1 " "Found 1 design units, including 1 entities, in source file moduloreloj25mhz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloReloj25MHz " "Found entity 1: moduloReloj25MHz" {  } { { "moduloReloj25MHz.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloReloj25MHz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680647983006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647983006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulodibujo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulodibujo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloDibujo " "Found entity 1: moduloDibujo" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680647983186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647983186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocontroladorbotones.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulocontroladorbotones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduloControladorBotones " "Found entity 1: moduloControladorBotones" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680647983199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647983199 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controladorVGA.sv(43) " "Verilog HDL Instantiation warning at controladorVGA.sv(43): instance has no name" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1680647983200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controladorVGA " "Elaborating entity \"controladorVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680647985402 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cantidadSegundosTranscurridos controladorVGA.sv(28) " "Verilog HDL Always Construct warning at controladorVGA.sv(28): variable \"cantidadSegundosTranscurridos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985449 "|controladorVGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cantidadSegundosTranscurridos controladorVGA.sv(29) " "Verilog HDL Always Construct warning at controladorVGA.sv(29): variable \"cantidadSegundosTranscurridos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985449 "|controladorVGA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cantidadSegundosTranscurridos controladorVGA.sv(31) " "Verilog HDL Always Construct warning at controladorVGA.sv(31): variable \"cantidadSegundosTranscurridos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985449 "|controladorVGA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cantidadSegundosTranscurridos controladorVGA.sv(26) " "Verilog HDL Always Construct warning at controladorVGA.sv(26): inferring latch(es) for variable \"cantidadSegundosTranscurridos\", which holds its previous value in one or more paths through the always construct" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680647985450 "|controladorVGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cantidadSegundosTranscurridos\[0\] controladorVGA.sv(26) " "Inferred latch for \"cantidadSegundosTranscurridos\[0\]\" at controladorVGA.sv(26)" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647985475 "|controladorVGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cantidadSegundosTranscurridos\[1\] controladorVGA.sv(26) " "Inferred latch for \"cantidadSegundosTranscurridos\[1\]\" at controladorVGA.sv(26)" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647985475 "|controladorVGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cantidadSegundosTranscurridos\[2\] controladorVGA.sv(26) " "Inferred latch for \"cantidadSegundosTranscurridos\[2\]\" at controladorVGA.sv(26)" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647985475 "|controladorVGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cantidadSegundosTranscurridos\[3\] controladorVGA.sv(26) " "Inferred latch for \"cantidadSegundosTranscurridos\[3\]\" at controladorVGA.sv(26)" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647985475 "|controladorVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloControladorBotones moduloControladorBotones:comb_19 " "Elaborating entity \"moduloControladorBotones\" for hierarchy \"moduloControladorBotones:comb_19\"" {  } { { "controladorVGA.sv" "comb_19" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680647985547 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "botonPresionado moduloControladorBotones.sv(10) " "Verilog HDL Always Construct warning at moduloControladorBotones.sv(10): inferring latch(es) for variable \"botonPresionado\", which holds its previous value in one or more paths through the always construct" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680647985550 "|controladorVGA|moduloControladorBotones:comb_19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "botonPresionado\[0\] moduloControladorBotones.sv(12) " "Inferred latch for \"botonPresionado\[0\]\" at moduloControladorBotones.sv(12)" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647985550 "|controladorVGA|moduloControladorBotones:comb_19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "botonPresionado\[1\] moduloControladorBotones.sv(12) " "Inferred latch for \"botonPresionado\[1\]\" at moduloControladorBotones.sv(12)" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647985550 "|controladorVGA|moduloControladorBotones:comb_19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "botonPresionado\[2\] moduloControladorBotones.sv(12) " "Inferred latch for \"botonPresionado\[2\]\" at moduloControladorBotones.sv(12)" {  } { { "moduloControladorBotones.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloControladorBotones.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647985550 "|controladorVGA|moduloControladorBotones:comb_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloReloj25MHz moduloReloj25MHz:instanciaModuloReloj25MHz " "Elaborating entity \"moduloReloj25MHz\" for hierarchy \"moduloReloj25MHz:instanciaModuloReloj25MHz\"" {  } { { "controladorVGA.sv" "instanciaModuloReloj25MHz" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680647985552 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 moduloReloj25MHz.sv(16) " "Verilog HDL assignment warning at moduloReloj25MHz.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "moduloReloj25MHz.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloReloj25MHz.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680647985554 "|controladorVGA|moduloReloj25MHz:instanciaModuloReloj25MHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloDibujo moduloDibujo:instanciaModuloDibujo " "Elaborating entity \"moduloDibujo\" for hierarchy \"moduloDibujo:instanciaModuloDibujo\"" {  } { { "controladorVGA.sv" "instanciaModuloDibujo" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680647985556 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reinicio moduloDibujo.sv(48) " "Verilog HDL Always Construct warning at moduloDibujo.sv(48): variable \"reinicio\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985567 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(63) " "Verilog HDL Always Construct warning at moduloDibujo.sv(63): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985567 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(87) " "Verilog HDL Always Construct warning at moduloDibujo.sv(87): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985567 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(107) " "Verilog HDL Always Construct warning at moduloDibujo.sv(107): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985567 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(146) " "Verilog HDL Always Construct warning at moduloDibujo.sv(146): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985567 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(182) " "Verilog HDL Always Construct warning at moduloDibujo.sv(182): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985567 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(226) " "Verilog HDL Always Construct warning at moduloDibujo.sv(226): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985567 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(270) " "Verilog HDL Always Construct warning at moduloDibujo.sv(270): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985568 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(330) " "Verilog HDL Always Construct warning at moduloDibujo.sv(330): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 330 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985568 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(398) " "Verilog HDL Always Construct warning at moduloDibujo.sv(398): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 398 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985568 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(450) " "Verilog HDL Always Construct warning at moduloDibujo.sv(450): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 450 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985568 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion0 moduloDibujo.sv(522) " "Verilog HDL Always Construct warning at moduloDibujo.sv(522): variable \"posicion0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 522 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985568 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(617) " "Verilog HDL Always Construct warning at moduloDibujo.sv(617): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 617 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985568 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(641) " "Verilog HDL Always Construct warning at moduloDibujo.sv(641): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 641 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985568 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(661) " "Verilog HDL Always Construct warning at moduloDibujo.sv(661): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 661 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985568 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(700) " "Verilog HDL Always Construct warning at moduloDibujo.sv(700): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 700 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985568 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(736) " "Verilog HDL Always Construct warning at moduloDibujo.sv(736): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 736 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985568 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(780) " "Verilog HDL Always Construct warning at moduloDibujo.sv(780): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 780 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985569 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(824) " "Verilog HDL Always Construct warning at moduloDibujo.sv(824): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 824 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985569 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(884) " "Verilog HDL Always Construct warning at moduloDibujo.sv(884): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 884 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985569 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(952) " "Verilog HDL Always Construct warning at moduloDibujo.sv(952): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 952 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985569 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(1004) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1004): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1004 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985569 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion1 moduloDibujo.sv(1076) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1076): variable \"posicion1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1076 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985569 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1171) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1171): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985569 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1195) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1195): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985569 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1215) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1215): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985570 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1254) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1254): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985570 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1290) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1290): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1290 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985570 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1334) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1334): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985570 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1378) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1378): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1378 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985570 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1438) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1438): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1438 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985570 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1506) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1506): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1506 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985571 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1558) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1558): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1558 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985571 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion2 moduloDibujo.sv(1630) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1630): variable \"posicion2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1630 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985571 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1725) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1725): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1725 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985571 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1749) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1749): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1749 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985571 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1769) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1769): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1769 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985571 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1808) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1808): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1808 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985571 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1844) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1844): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1844 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985571 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1888) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1888): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1888 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985571 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1932) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1932): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1932 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985571 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(1992) " "Verilog HDL Always Construct warning at moduloDibujo.sv(1992): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 1992 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985571 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(2060) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2060): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2060 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985571 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(2112) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2112): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985571 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion3 moduloDibujo.sv(2184) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2184): variable \"posicion3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985571 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2291) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2291): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985572 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2315) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2315): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985572 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2335) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2335): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985572 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2374) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2374): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2374 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985572 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2410) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2410): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2410 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985572 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2454) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2454): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2454 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985572 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2498) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2498): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2498 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985572 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2558) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2558): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2558 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985572 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2626) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2626): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2626 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985572 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2678) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2678): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2678 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985572 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion4 moduloDibujo.sv(2750) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2750): variable \"posicion4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2750 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985572 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2845) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2845): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2845 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985572 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2869) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2869): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2869 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985572 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2889) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2889): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2889 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985573 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2928) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2928): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2928 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985573 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(2964) " "Verilog HDL Always Construct warning at moduloDibujo.sv(2964): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 2964 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985573 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3008) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3008): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3008 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985573 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3052) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3052): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3052 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985573 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3112) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3112): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985573 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3180) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3180): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985573 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3232) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3232): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985573 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion5 moduloDibujo.sv(3304) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3304): variable \"posicion5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985573 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3399) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3399): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3399 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985573 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3423) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3423): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3423 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985573 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3443) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3443): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3443 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985573 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3482) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3482): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3482 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985573 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3518) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3518): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3518 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985573 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3562) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3562): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3562 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985574 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3606) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3606): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3606 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985574 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3666) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3666): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3666 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985574 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3734) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3734): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3734 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985574 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3786) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3786): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3786 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985574 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion6 moduloDibujo.sv(3858) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3858): variable \"posicion6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3858 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985574 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(3953) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3953): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3953 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985574 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(3977) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3977): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3977 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985574 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(3997) " "Verilog HDL Always Construct warning at moduloDibujo.sv(3997): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 3997 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985574 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4036) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4036): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4036 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985574 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4072) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4072): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4072 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985574 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4116) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4116): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985574 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4160) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4160): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985575 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4220) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4220): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985575 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4288) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4288): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985575 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4340) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4340): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985575 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion7 moduloDibujo.sv(4412) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4412): variable \"posicion7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985575 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4510) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4510): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4510 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985576 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4534) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4534): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4534 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985576 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4554) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4554): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4554 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985576 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4593) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4593): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4593 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985576 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4629) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4629): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4629 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985576 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4673) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4673): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4673 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985576 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4717) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4717): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4717 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985577 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4777) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4777): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4777 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985577 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4845) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4845): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4845 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985577 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4897) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4897): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4897 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985577 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion8 moduloDibujo.sv(4969) " "Verilog HDL Always Construct warning at moduloDibujo.sv(4969): variable \"posicion8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 4969 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985577 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5064) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5064): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5064 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985578 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5088) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5088): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5088 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985578 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5108) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5108): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985578 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5147) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5147): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985578 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5183) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5183): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985578 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5227) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5227): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985578 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5271) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5271): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985578 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5331) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5331): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5331 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985579 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5399) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5399): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5399 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985579 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5451) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5451): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5451 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985579 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion9 moduloDibujo.sv(5523) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5523): variable \"posicion9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5523 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985579 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5618) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5618): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5618 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985579 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5642) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5642): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5642 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985579 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5662) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5662): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5662 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985580 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5701) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5701): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5701 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985580 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5737) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5737): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5737 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985580 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5781) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5781): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5781 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985581 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5825) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5825): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5825 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985581 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5885) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5885): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5885 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985581 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(5953) " "Verilog HDL Always Construct warning at moduloDibujo.sv(5953): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 5953 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985581 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(6005) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6005): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6005 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985581 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion10 moduloDibujo.sv(6077) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6077): variable \"posicion10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6077 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985581 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6172) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6172): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985581 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6196) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6196): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985581 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6216) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6216): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985582 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6255) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6255): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6255 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985582 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6291) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6291): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985582 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6335) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6335): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985582 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6379) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6379): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6379 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985582 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6439) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6439): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6439 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985582 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6507) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6507): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6507 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985583 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6559) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6559): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6559 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985583 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion11 moduloDibujo.sv(6631) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6631): variable \"posicion11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6631 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985583 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6734) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6734): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6734 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985583 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6758) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6758): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6758 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985583 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6778) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6778): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6778 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985583 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6817) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6817): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6817 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985584 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6853) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6853): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6853 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985584 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6897) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6897): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6897 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985584 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(6941) " "Verilog HDL Always Construct warning at moduloDibujo.sv(6941): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 6941 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985584 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(7001) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7001): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7001 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985584 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(7069) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7069): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7069 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985584 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(7121) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7121): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985584 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion12 moduloDibujo.sv(7193) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7193): variable \"posicion12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7193 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985585 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7288) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7288): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985585 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7312) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7312): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7312 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985585 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7332) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7332): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985585 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7371) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7371): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985585 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7407) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7407): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7407 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985585 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7451) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7451): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7451 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985585 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7495) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7495): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7495 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985586 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7555) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7555): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7555 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985586 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7623) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7623): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7623 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985586 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7675) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7675): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7675 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985586 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion13 moduloDibujo.sv(7747) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7747): variable \"posicion13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7747 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985586 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7842) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7842): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7842 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985586 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7866) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7866): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7866 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985586 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7886) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7886): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7886 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985586 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7925) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7925): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7925 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985586 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(7961) " "Verilog HDL Always Construct warning at moduloDibujo.sv(7961): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 7961 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985587 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8005) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8005): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8005 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985587 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8049) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8049): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8049 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985587 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8109) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8109): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985587 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8177) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8177): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985587 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8229) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8229): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985587 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion14 moduloDibujo.sv(8301) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8301): variable \"posicion14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985587 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8396) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8396): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985587 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8420) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8420): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8420 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985588 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8440) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8440): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8440 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985588 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8479) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8479): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8479 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985588 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8515) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8515): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8515 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985588 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8559) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8559): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8559 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985588 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8603) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8603): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8603 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985588 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8663) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8663): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8663 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985588 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8731) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8731): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8731 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985588 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8783) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8783): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8783 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985588 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "posicion15 moduloDibujo.sv(8855) " "Verilog HDL Always Construct warning at moduloDibujo.sv(8855): variable \"posicion15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "moduloDibujo.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/moduloDibujo.sv" 8855 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680647985588 "|controladorVGA|moduloDibujo:instanciaModuloDibujo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloControladorVGA moduloControladorVGA:instanciaModuloControladorVGA " "Elaborating entity \"moduloControladorVGA\" for hierarchy \"moduloControladorVGA:instanciaModuloControladorVGA\"" {  } { { "controladorVGA.sv" "instanciaModuloControladorVGA" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680647985592 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[0\] GND " "Pin \"escalaRojo\[0\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647991618 "|controladorVGA|escalaRojo[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[1\] GND " "Pin \"escalaRojo\[1\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647991618 "|controladorVGA|escalaRojo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[2\] GND " "Pin \"escalaRojo\[2\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647991618 "|controladorVGA|escalaRojo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[3\] GND " "Pin \"escalaRojo\[3\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647991618 "|controladorVGA|escalaRojo[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaRojo\[4\] GND " "Pin \"escalaRojo\[4\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647991618 "|controladorVGA|escalaRojo[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[0\] GND " "Pin \"escalaVerde\[0\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647991618 "|controladorVGA|escalaVerde[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[1\] GND " "Pin \"escalaVerde\[1\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647991618 "|controladorVGA|escalaVerde[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[2\] GND " "Pin \"escalaVerde\[2\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647991618 "|controladorVGA|escalaVerde[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[3\] GND " "Pin \"escalaVerde\[3\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647991618 "|controladorVGA|escalaVerde[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaVerde\[4\] GND " "Pin \"escalaVerde\[4\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647991618 "|controladorVGA|escalaVerde[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[0\] GND " "Pin \"escalaAzul\[0\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647991618 "|controladorVGA|escalaAzul[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[1\] GND " "Pin \"escalaAzul\[1\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647991618 "|controladorVGA|escalaAzul[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[2\] GND " "Pin \"escalaAzul\[2\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647991618 "|controladorVGA|escalaAzul[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[3\] GND " "Pin \"escalaAzul\[3\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647991618 "|controladorVGA|escalaAzul[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "escalaAzul\[4\] GND " "Pin \"escalaAzul\[4\]\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647991618 "|controladorVGA|escalaAzul[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sincronizacion GND " "Pin \"sincronizacion\" is stuck at GND" {  } { { "controladorVGA.sv" "" { Text "C:/Users/osaro/OneDrive/Escritorio/oaraya_computer_architecture_1_2023/laboratorio4/controladorVGA/controladorVGA.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680647991618 "|controladorVGA|sincronizacion"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680647991618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680647991851 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680647998419 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680647998791 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680647998791 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "838 " "Implemented 838 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680647998976 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680647998976 ""} { "Info" "ICUT_CUT_TM_LCELLS" "803 " "Implemented 803 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680647998976 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680647998976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 202 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 202 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680647999032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 16:39:59 2023 " "Processing ended: Tue Apr 04 16:39:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680647999032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680647999032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680647999032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680647999032 ""}
