<profile>

<section name = "Vitis HLS Report for 'C_drain_IO_L1_out_13_x2'" level="0">
<item name = "Date">Tue Sep  6 09:44:24 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.317 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4615, 4615, 15.382 us, 15.382 us, 4615, 4615, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- C_drain_IO_L1_out_13_x2_loop_1_C_drain_IO_L1_out_13_x2_loop_2">3073, 3073, 5, 3, 1, 1024, yes</column>
<column name="- C_drain_IO_L1_out_13_x2_loop_4_C_drain_IO_L1_out_13_x2_loop_5_C_drain_IO_L1_out_13_x2_loop_6">1538, 1538, 4, 1, 1, 1536, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 284, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">2, -, 32, 33, -</column>
<column name="Multiplexer">-, -, -, 261, -</column>
<column name="Register">-, -, 454, 64, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buf_data_split_V_U">C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V, 0, 32, 33, 0, 2, 32, 1, 64</column>
<column name="local_C_V_U">C_drain_IO_L1_out_boundary_0_x1_local_C_V, 2, 0, 0, 0, 512, 64, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln17448_fu_527_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln691_525_fu_371_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_526_fu_397_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_527_fu_463_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_528_fu_538_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln691_fu_296_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln890_236_fu_544_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln890_237_fu_385_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln890_fu_284_p2">+, 0, 0, 18, 11, 1</column>
<column name="and_ln17440_fu_449_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp1_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage2_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp1_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op101_read_state9">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i53_fu_423_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="cmp_i_i_mid1_fu_417_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln89052_fu_302_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_383_fu_391_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="icmp_ln890_384_fu_403_p2">icmp, 0, 0, 11, 11, 10</column>
<column name="icmp_ln890_385_fu_443_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="icmp_ln890_fu_290_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="ap_block_pp1_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln890_fu_469_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln17440_1_fu_429_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln17440_2_fu_491_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln17440_fu_409_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln890_586_fu_316_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln890_587_fu_455_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln890_588_fu_475_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln890_589_fu_499_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln890_590_fu_515_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln890_591_fu_550_p3">select, 0, 0, 11, 1, 1</column>
<column name="select_ln890_fu_308_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln17440_fu_437_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">43, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_c6_V_phi_fu_201_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_c7_V_phi_fu_212_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_190_p4">9, 2, 11, 22</column>
<column name="ap_phi_reg_pp1_iter3_fifo_data_26_reg_274">14, 3, 64, 192</column>
<column name="buf_data_split_V_address0">14, 3, 1, 3</column>
<column name="buf_data_split_V_d0">14, 3, 32, 96</column>
<column name="c4_V_reg_230">9, 2, 4, 8</column>
<column name="c5_V_reg_252">9, 2, 5, 10</column>
<column name="c6_V_102_reg_263">9, 2, 6, 12</column>
<column name="c6_V_reg_197">9, 2, 7, 14</column>
<column name="c7_V_reg_208">9, 2, 5, 10</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_10_x2132_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_11_x2133_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_PE_10_1_x2106_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten22_reg_219">9, 2, 11, 22</column>
<column name="indvar_flatten8_reg_241">9, 2, 11, 22</column>
<column name="indvar_flatten_reg_186">9, 2, 11, 22</column>
<column name="local_C_V_address0">14, 3, 9, 27</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_525_reg_598">5, 0, 5, 0</column>
<column name="add_ln890_reg_568">11, 0, 11, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp1_iter1_fifo_data_26_reg_274">64, 0, 64, 0</column>
<column name="ap_phi_reg_pp1_iter2_fifo_data_26_reg_274">64, 0, 64, 0</column>
<column name="ap_phi_reg_pp1_iter3_fifo_data_26_reg_274">64, 0, 64, 0</column>
<column name="c4_V_reg_230">4, 0, 4, 0</column>
<column name="c5_V_reg_252">5, 0, 5, 0</column>
<column name="c6_V_102_reg_263">6, 0, 6, 0</column>
<column name="c6_V_reg_197">7, 0, 7, 0</column>
<column name="c7_V_reg_208">5, 0, 5, 0</column>
<column name="icmp_ln890_383_reg_608">1, 0, 1, 0</column>
<column name="icmp_ln890_reg_573">1, 0, 1, 0</column>
<column name="icmp_ln890_reg_573_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten22_reg_219">11, 0, 11, 0</column>
<column name="indvar_flatten8_reg_241">11, 0, 11, 0</column>
<column name="indvar_flatten_reg_186">11, 0, 11, 0</column>
<column name="local_C_V_addr_64_reg_626">9, 0, 9, 0</column>
<column name="local_C_V_addr_reg_592">9, 0, 9, 0</column>
<column name="local_C_V_addr_reg_592_pp0_iter1_reg">9, 0, 9, 0</column>
<column name="select_ln17440_1_reg_612">1, 0, 1, 0</column>
<column name="select_ln890_586_reg_582">7, 0, 7, 0</column>
<column name="select_ln890_reg_577">5, 0, 5, 0</column>
<column name="trunc_ln890_reg_587">1, 0, 1, 0</column>
<column name="icmp_ln890_383_reg_608">64, 32, 1, 0</column>
<column name="select_ln17440_1_reg_612">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_13_x2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_13_x2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_13_x2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_13_x2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, C_drain_IO_L1_out_13_x2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_13_x2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L1_out_13_x2, return value</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_11_x2133_dout">in, 64, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_11_x2133, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_11_x2133_empty_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_11_x2133, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_11_x2133_read">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_11_x2133, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_10_x2132_din">out, 64, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_10_x2132, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_10_x2132_full_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_10_x2132, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_1_10_x2132_write">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_1_10_x2132, pointer</column>
<column name="fifo_C_drain_PE_10_1_x2106_dout">in, 32, ap_fifo, fifo_C_drain_PE_10_1_x2106, pointer</column>
<column name="fifo_C_drain_PE_10_1_x2106_empty_n">in, 1, ap_fifo, fifo_C_drain_PE_10_1_x2106, pointer</column>
<column name="fifo_C_drain_PE_10_1_x2106_read">out, 1, ap_fifo, fifo_C_drain_PE_10_1_x2106, pointer</column>
</table>
</item>
</section>
</profile>
