================================================================================ 
Commit: e8dbd0ab51a2f664dfbc882a37e3ca5496e50955 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:27:17 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

2019-12-04 02:51:41 -0800
Original commit date: 2019-12-04 02:51:41 -0800
Original commit hash: b53b96a3364391d20aa0c8d1b4eeefb28ca94eab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 739f841f4ce38d8772e6b76b1d431cc9cb242a8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:27:14 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to version 2457_06, and FSP/RC revision to xx.24

Original commit date: 2019-12-03 22:59:36 -0800
Change-Id: Ica1408b4d5c7a8a3ba63e1dab20e54948f0f37aa
Original commit hash: 7604d6a370d3596537acc5bc9ea3e61a4c118e6d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9f59ae2ac7a41e684e411ad159efdec3ab1134ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:27:03 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.4.8.0

Updating MrcVersion.h and ReleaseNotes

Original commit date: 2019-12-03 21:46:07 -0800
Change-Id: Idddad2a1e725f6ee4caa7e9fc81e0ecc87c407f3
Original commit hash: 3ba84b908930cab58f5f0eb8fe82734188bced85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ce40749e6997b52dc72a48a142591be52a052fdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:27:01 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-12-04 03:07:36 +0000
Original commit date: 2019-12-04 03:07:36 +0000
Change-Id: I91b5a52831b353bfcc5b2510019d97eda2661f8d
Original commit hash: a27132d88561d92ed10ada0fabac6baf18f09287

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f01bd82ca60f8caa1376702be2e3c54067c399d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:58 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: MRC - ES2 fixes 

1. LPDDR Overshoot is not restoring cached values as expected, and also causing random failures -> Workaround
2. MRC using too much baseline memory -> Workaround
3. DCC settings are being overwritten -> Fixed
4. Enable Rx ODT training -> Enabled

Hsd-es-id: 2209859446, 2209860026, 2209669894, 2209860027
Original commit date: 2019-12-02 17:00:27 -0800
Change-Id: I6c662363bcec93a0325e91ac1eafd764fa29f34c
Original commit hash: f6b88f54919d2c6e919cd944d3c3bc3e437ad159

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 9328c1bdaa6cfe73509e0cae1caf52ac1e307667 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:54 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-12-04 02:44:54 +0000
Original commit date: 2019-12-04 02:44:54 +0000
Change-Id: I41d41d14d605802d6f6f2160acce9428bc9c3307
Original commit hash: d321d4a761ec0e3fd15827ebd3f161220422ab68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: be915b2a92685b175512da91b45fbb676234561f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:51 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: TGL-H CTE Enabling (part 2)

Issue:
Memory configurations with only MC1 populated result in an
MRC assert during Read Leveling training.

Root Cause:
The register offset for DataControl3 is calculated incorrectly resulting
in incorrect initialization of the DataControl3.Data variable. This
resulted in DataControl3.Gear1 getting set incorrectly.

Change:
Resolved code bug that was causing the incorrect DataControl3Offset
calculation. The "Controller" index from a previous loop was used
instead of the FirstController index.

Also resolved a rebase error where SampleDiv is not correctly calculated
and HiBwDiv is not set in the UlxUlt case.

Hsd-es-id: 2209623112
Original commit date: 2019-12-03 09:36:32 -0800
Change-Id: Ib931ab6bfb813366a1a287e9de8176be1c4e890a
Original commit hash: 4d8a351062a7d230a634b9ad0d0a2021a1233d9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1bae516935baa766a9c700ff08ef3990ef92b41d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:48 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-12-04 02:14:46 +0000
Original commit date: 2019-12-04 02:14:46 +0000
Change-Id: Iea47dd172253f06766834364f91dce23e19d3b7d
Original commit hash: ff6712bcdd1f8e106497afe3600a3e9ffa9765a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8e7df1a92956340a2f59e5bdd36cdff7dfece767 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:45 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MEM][DDR4] system hit BSOD/shutdown when entering PKGC7 and the memory is at G1 point

Issue:
    Running with DDR4 system (with only channel 1 populated), limiting the PKGC to PKGC6, and enable SAGV using the dfx on toggle mode
    and then open PKGC7, system will hang/BSOD/shutdown.

Root Cause:
    Stopping at BP inside MRC (right before it save the values for the training) and override the value of the catxeq so pcode can use it, system pass.

Change:
    Set OptCCCTxEq CMD/CTL TxEq to 0xC in power training for DDR as well in UpdateOptParamOffset() function in MrcCrosser.c file.

Hsd-es-id: 14010237684
Original commit date: 2019-12-03 14:47:24 -0800
Change-Id: Ifd41490a16203ff2c00826c3c2d29ed30e8e4431
Original commit hash: 7f374dbcfe1cb7b87d65657618f466e2bbd61c94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 12b1c5269b4427f05bfad818c887b1420d7f6e2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:42 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Setup: [TGL][MRC] Enable SAGV as Default

Issue:
    SAGV disabled by default due to multiple boot up issues.

Root Cause:
    SAGV enabled does not have enough validation results to be enabled by default at this point.

Change:
    Setting SAGV to disable by default to avoid issues when pushing MRC 4.7.x to master.

Hsd-es-id: N/A
Original commit date: 2019-12-03 16:14:54 -0800
Change-Id: Iecce5dab93dd06fa126628c0f3a039251074d2ff
Original commit hash: fc6d521c43244f39fa9014e7cf2404e1359e64fa

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 746b050b1f437cd568ac8301ba258a04f3b5a4b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:39 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Setup: [TGL][MRC] Enable SAGV as Default

Hsd-es-id: 2209851527
Original commit date: 2019-11-26 12:32:04 -0800
Change-Id: Ic386de2d7ebf99d782a7c0973fb3931f4319fd06
Original commit hash: ece8f5730ded0c88608c6c4dcb04e9fcb3be7934

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 1cf0562166750da031d6b4dfd1ef6d994e5259ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:36 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-27 22:06:04 +0000
Original commit date: 2019-11-27 22:06:04 +0000
Change-Id: I526b14840c75c996d0d681f5b0fd00f2f13419cf
Original commit hash: bfb449a618cb15508829ed8292ac718467f0332f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 592ffe4fd1c5b74baed0ba6194e04aef2489193d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:32 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][A0][MRC] Selfrefresh_latency and powerdown_latency need to be changed from the original document provided

Issue:
  LPDDR4 Gear1 failing

Root Cause:
  Powerdown_Latency and Selfrefresh_Latency needs updated values

Solution:
  Update these settings to 7 and 6, respectively

Hsd-es-id: 2209683028
Original commit date: 2019-11-20 11:34:21 -0800
Change-Id: I795f35b882d683e52cb3ba93e3133fa180edbeee
Original commit hash: 8800c402ac1d0831adf5a9c057c740a19e628cf0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 4136894e27c07b96859b96609d1bf5de2db2c889 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:30 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-27 21:41:42 +0000
Original commit date: 2019-11-27 21:41:42 +0000
Change-Id: Ie10efb0f9e0b0bee06cebd82977be22a7c1b3868
Original commit hash: 3571e2c04f24a13a99548d129094cfe9dfae2336

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 868ac0a27726f3884072ea5f401716764dd04fb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:27 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: MRC - TGL H Support, ICL merges, bug fixes, and code cleanup.

1. Power Training 2 DPC DDR4 support for TGL H.
2. RTT_PARK and RTT_NOM training added.
3. We now properly train per-rank params using all bytes instead of just the first one
4. Power Training now supports training RxDqsP and RxDqsN separately
5. 3D DIMM ODT training deleted, everything converted to use TrainDdrOptParam instead
6. Wrapped all the RxVrefOffset hacks from A0 PO in Inputs->A0 to make sure B0 doesn't break
7. Flipped RxDqsOdt and RxDqOdt training due to failures seen when RxDqsOdt is trained first.
8. Fixed the print failures in early 2D algorithms when only MC 1 is populated.
9. Fixed CCC TxEq to set bit 4 to 1 if LPDDR
10. CAC Analog changes for VDDQ = 700mV
11. Code cleanup - Deleted a bunch of older power training code no longer used

Change: TGL H Support, ICL merges, bug fixes, and code cleanup.

Hsd-es-id: 1409132130
Original commit date: 2019-10-28 15:38:07 -0700
Change-Id: I7788bd8ae1e9a937a7a4ccd5bfc7a2c93b9c0f36
Original commit hash: a95bd53bd5f15ea190d5562144f8ef6c19960aad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 91cc64a31bcae2843ca01e3a7d8ccbfb3ec2c504 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:23 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-27 02:21:27 +0000
Original commit date: 2019-11-27 02:21:27 +0000
Change-Id: I51db6c1f893d940bd2e6c53265fe8a8aabf9aac2
Original commit hash: 2d7cfeb10b06eeb6f7ad4faa512608a5126f9370

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5919d1e560ef2d8d98f6bac8300805a28faca421 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:20 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL UP3 A2][TXT Enabling]System stuck at PC DD5C (ECC_CLEAN_START) after issuing reset once secret bit is asserted in TXT Environment

Issue:
    When TXTClean enabled, Memory Scrubbing will perform Memory Read Test to check zeros, and system hangs.

Root Cause:
    This is 2nd entering of CPGC mode after setting to normal mode, required CPGC reset.

Change:
    Move out the setting of RD_CPL_CREDITS_INIT and  CREDITS_CONFIG_DONE from the one-time setting in Pre-Training and configure it whenever entering CPGC mode
    Clear CREDITS_CONFIG_DONE in normal mode
    Toggle Reset_CPGC from 0->1->0 in CPGC mode
    Save CHANNEL_ASSIGN and re-set after toggle Reset_CPGC

Hsd-es-id: 2209658238
Original commit date: 2019-11-22 13:42:30 +0800
Change-Id: I4a5961622996d967016675f61fb416584ac93fe9
Original commit hash: 544b6fa39f83c662da58fd50969b878b5443a587

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 89e24c41f3adea057ab406fc9b7ed73571cca792 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:17 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-26 01:00:05 +0000
Original commit date: 2019-11-26 01:00:05 +0000
Change-Id: I298394a6494a4febe692007a3becbd09b2d84a2a
Original commit hash: f8eda772beb496d6a67cde6f6d8cdaff8312d5a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 381532778a412557ed8cca36798c42e25f1c135c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:15 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Setting run1stcomp globally

Issue:
  run1stcomp is not set globally
Root Cause:
  Condition check is present
Change:
  Removing condition check
Hsd-es-id: 2209674868

Original commit date: 2019-11-21 16:23:37 -0800
Change-Id: Ic27fef6c2cadce1569e0a11217708d013267638c
Original commit hash: c45fe968195365ab78d9cdb2ed546999e21b40ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: a6199ba595d99b411e95f1cd7b1e458fb07d6d5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:12 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-25 19:01:36 +0000
Original commit date: 2019-11-25 19:01:36 +0000
Change-Id: I511c47e1994c7862df638ab89f76407941cada1b
Original commit hash: 104f024da1a0622bc779dcf0a8ffe054fd09f548

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 035298975deac6e1e15746de6b4dbc8f2097d032 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:09 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: TGL-H CTE Enabling

Added macro for max bytes in DDR5 channel.
Created a new function which configures Data Invert Nibble feature based on Stepping, SKU, and DDR technology.
  This function updates the MCMISC partiton, DATA partition.
Updated ProgramDeswizzleRegisters() to configure the MRR Order based on DDR Type.
Updated ECC Program as ECC defaults to enabled.
Updated Phy Init:
  Optimized multiple CR reads to use FirstMC/FirstCh instead of searching through a for-loop.
  Updated VsxHiTargetV -> VsxHiTargetMv to match units used.
  Created new variable BlockSdlWithRcvEn as the configuration formula is used multiple times.
  Added new update to TcoControl1 & CccVoltageUsed registers for field TxVsxHiLeakerComp for B0/P0.
  Added new B0/P0 field DqsOdtVss and its configuration POR.
  Added stepping check around VccDllSampler.PullDownSlope as the field doesn't exist in B0/P0.
  Updated fields based on spec version 1.16:
    VttGenControl - DdrCRForceODTOn
    DataControl3 - TxEq_RankMuxDelay_offset, TxPerbit_RankMuxDelay_offset
    DdrCrVrefControl - SampleDivider, LoBWDivider
Fixed compile failures for CTE.
Fixed skipping DCC steps in CTE.
Fixed EOF issue with GCC compile.

Hsd-es-id: 2209623112
Original commit date: 2019-07-08 17:24:12 -0700
Change-Id: I9ef0898cc95226faaacc5bd5a930a8c3ab2ff60c
Original commit hash: 89d6460cca9d332460134b895c81ada963c8542e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b2ea88a21223f84828df6e888e7bb6902314c8de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:06 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-23 01:31:36 +0000
Original commit date: 2019-11-23 01:31:36 +0000
Change-Id: I1e394b4ee6ac7780e96f725653fb3bc910e514a8
Original commit hash: 35f6978e0401e2142d2ca9f79a186623c44bed0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d5059d65104f4b56a6d6fea99ef0caf225834028 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:03 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Fixing StubCode build (Removing STUB flag for MrcGetPutChar function declaration)
Issue:
  Stub code build is failing
Root Cause:
  STUB flag is hiding MrcGet/PutChar functions
Change:
  Remove STUB flag

Hsd-es-id: NA

Original commit date: 2019-11-22 14:06:58 -0800
Change-Id: Ib33053b9054290f6f2978e36e9e8888e70e48e13
Original commit hash: 3ca35b83c29b2e7a2aaf3d88a0759b4bc86ad12e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h

================================================================================ 
Commit: 8e7af4ea9f741e2c70d68e68d3946234297a0431 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:26:00 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-22 23:51:08 +0000
Original commit date: 2019-11-22 23:51:08 +0000
Change-Id: Idd4a33d7740ee2051fb8b0d819bacc1511a34f2a
Original commit hash: 839ac731e825deb1a9b689fd51cd9edcd2f13808

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 21bdeb8e9e9e45959e989b271b4392c0e2229dca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:58 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Force CKE low in DDR4 Jedec Reset to meet Jedec Spec

Problem: Within Pre-Training we set the CKE signal high but never set it low before
setting the RESET pin high. This violates the Jedec Spec which states that CKE must be low
10ns before Reset is set high

Solution: Within DDR4 Jedec Reset force CKE low and then add a delay to account for 10ns plus additional
delay for CKE to acually be set low.

Fix: Forced CKE low and added 20ns of delay for the signal to properly meet spec

Hsd-es-id: 2209649329
Original commit date: 2019-11-14 14:16:46 -0800
Change-Id: I368d87c74e921cdfb15a3f05f954b3b775d51cdc
Original commit hash: 262f64beb0b3b014ecef3e897665c70862e6dda9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c

================================================================================ 
Commit: 3ba5d40a030d9ed2b4ca2e0ce66aa8e1fc6acb7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:55 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: None.
Original commit date: 2019-11-21 17:16:32 -0800
Change-Id: I476c90aa2b22317851c64e2e5f3160051138d77d
Original commit hash: d5d538b5e94c28aa370f24d87ec23087b8c3e29f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: efd795cd6f1ce9f4d09946f097b703f47c42a0a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:52 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL] U-LPDDR4 VDDQ knob does not take.

Issue:
    Changed bios knob for VDDQ to 700Mv, Log reports max 1100.

Root Cause:
    Vddq Override knob in bios menu is not fully enabled.

Change:
    Update PreMem PEI Policy to support VddqVoltageOverride knob.

Hsd-es-id: 14010414176
Original commit date: 2019-11-14 10:25:00 -0800
Change-Id: I9164c990b4a4b6bf2e4eacfa9189d13538bed8f0
Original commit hash: 477ad1e0024a1cb087db70fff54e3ffec2b4d6d3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: a94b65cacfd82e83d9433b9b39349deca31b83d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:49 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-21 02:21:08 +0000
Original commit date: 2019-11-21 02:21:08 +0000
Change-Id: I8ae1be557b72ac36557c3cf666a039be7dac0bd2
Original commit hash: f3b8df5ddc576199639d3cda297803f8f7c9f647

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b55aa9ed2bb87dcc2d0605eb62c1f48bcaa5c8ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:46 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Implement DDR5 Jedec Reset and Jedec Init Sequence

- Implemented DDR5 Jedec Reset and Jedec Init routines based on JEDEC Spec Rev0.88d
- Created DDR5 specific source files
- Implemented DDR5 MR definitions for MR0 through MR116
- GetSet Additions: GsmMccCsOverride, GsmMccCsOverrideVal
- GetSet Removals: GsmMccMr2Shadow, GsmMccSrtAvail
- Removed SetTcMr2ShadowReg which is legacy DDR3 code no longer needed
- Implemented MrcIssueNop and MrcIssueVrefCa functions for new MRH command
  types supported for DDR5
- Updated Refresh Timing functions for DDR5
- Updated MrcMrAddrToIndex to support DDR4 MR addresses and MPC commands
- Implemented unit test for MrcMrAddrToIndex
- Reduced tInit CTE timings to 10ns
- Added GsmMccMultiCycCmd to allow enabling of Multicycle MPC commands for DDR5
- Update: MC tRFC timing is now fetched from SPD tRFC instead of tRFC2
- Update: tZQCSGet now returns tZQLAT timing for DDR5
- Update: EnableMcMuticycleCs now sets MultiCycCmd bit required to enable multicycle MPC
- Update: MPC_Setup value now accounts for NMode and Gear as required in register spec
- Workaround: Denali expects DLL Reset as first command on 19ww36b model
- Update: ClkGrpPi and CkeGrpPi are now initialized for DDR5 in MrcDdrIoInit
- Update: Disabled RemapEnable since address remapping is not supported on CTE
- Update: Generic MRC FSM Timing Programming updated to support 19WW36b register definition
- Fix: tRRD is not initialized correctly for DDR5
- Update: SdramCount is now populated based on SPD PrimaryBusWidth field
- Update: DDR5 tXP timing
- Update: DDR5 Turnaround timings: tCCD_L, tCCD_S, tRDRDsg, tRDRDdg, tRDRDdr, tRDRDdd, tWTR_S, tWTR_L, tWRRDdg
- Update: DDR5 MR8 Read Preamble setting is now set to 0x1 - 1tCK - 10 pattern
- Update: DDR5 MR8 WritePreambleSettings is configured to 2tCK - 0010 pattern
- Update: DDR5 tRPRE timing
- Update: DDR5 UpdateSampOdtTiming
- Update: Adjusted tCL4RcvEn to resolve DDRPHY asserts on reads in CTE
- Fix: DDR5 tFAW timing incorrectly calculated
- Add: DDR5-4000 SPD for LocalStub mode
- Update: Turnaround timings
- Update: Configured phy settings for DDR5 preamble; tCKEValue; tWRPDEN
- Update: Adjusted Tcwl4TxDqs and TxDqPi\TxDqsPi for correct alignment to tCWL
- Update: Set correct DataControl3.wrpreamble setting for DDR5 2tCK preamble
- Update: Configure Single Cycle MPC commands at end of MRC
- Update: Jedec Init sets Command Timing mode for DDR5 DRAM
- Update: Applied workaround for 1607399243 (tMOD, tZQCAL, tZQCS)
- Update: Specify TDLLK units
- Update: Updated RoundTripDelay for DDR5
- Update: Added MrcGetNMode to fetch the currently configured Command Input Rate Timing (1N/2N)
- Update: Added 3tCK delay (CsOverrideDelay) between CS Override Disable and CS Override Value to avoid CA[5:13] transition during first NOP command
- Update: Adjusted Tcwl4TxDq for DDR5 1N mode
- Update: Adjusted Tcl4RcvEn for DDR5 1N Mode
- Update: Adjusted tCWL4TxDqFifoWrEn for DDR5 1N
- Update: Set GsmIocDataRxBurstLen to BL16 for DDR5
- Update: Dynamically enable 1N or 2N mode based on current NMode config in MrcSchedulerParametersConfig
- Update: Increased "Flash Size for GCC" by 4KB
- Update: Implement tMRR and tMRRMRW for DDR5
- Fix: Fixed bug where DDR5 SPD definition was used for DDR4\LP4\LP5 save restore
- Update: tMRR and tMRRMRW is now programmed for DDR5
- Update: Added DDR5 VREF calibration value enums for MR10, MR11, and MR12
- Update: Implement tRDPDENValue, and tWRPDENValue functions
- Update: Set MiscControl7.CmdDuration for DDR5
- Update: Frequency ratio is rounded down to an even number in Gear2

Hsd-es-id: 2208309416
Original commit date: 2019-09-10 17:31:26 -0700
Change-Id: I1c64c96ce81aa14461f688c860cd34503d8a0ad7
Original commit hash: f5141b2ac57fd15712c611319e2ed377718b7a48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 5125b197dd2aa9b81bb33f3c3a069ef397413b57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:41 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-20 20:05:55 +0000
Original commit date: 2019-11-20 20:05:55 +0000
Change-Id: I8b841c9fbe5c0db404ef7b207b50e03a593adbd7
Original commit hash: 286adf8a4b1a3c914e4a54450bb894865cdd4f51

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fd654f9b5b347bbd5dde6382fc194c077bbc1bda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:39 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Remove CMOS option for IccMax

Remove CMOS option for IccMax

Hsd-es-id: 2209682478
Original commit date: 2019-11-19 15:30:11 -0800
Change-Id: I819338c63fc126d049f10a4a56b2af9a50ef50d2
Original commit hash: 4fae3298da962dc5fea7d4af307aa466da94ef41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0de9fe33a2c072f115ed13cfbb09e2fc6da99ef4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:33 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-20 19:29:50 +0000
Original commit date: 2019-11-20 19:29:50 +0000
Change-Id: Ifd0c4cfd7cdce48e42c1ada3dcc38aa67b4aaf7c
Original commit hash: 57cb14686448cbe859a416667b25f2585a2ed299

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: be75560f316be96266fbcc285f558abfc3825ef4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:31 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Porting MRC interpreter changes from ICL to TGL

Issue:
    Training execution flow from MRC interpreter has multiple issues including multiple Jedec Resets
Root Cause:
    Missing functionality in TGL MRC Interpreter
Change:
   Port commits from ICL
   MRC Version: 0.0.2.86          Git commit: 43366eb
   Date: 2018/02/21 15:32:49      Updated By: ronen.katzelnick@intel.comI
   IclLakeSiliconPkg: MRC Interpreter improvement (commands History)
   Adding commands History (using keyboard arrows as history) to MRC interpreter

Hsd-es-id: 2208881946
Original commit date: 2019-11-12 16:30:16 -0800
Change-Id: I3644d07c252d37f5c0c9cb4909b06a50e766d7fb
Original commit hash: 8ae9b18ee2129c7889161119476b49d52865fb82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.c

================================================================================ 
Commit: f02c5ecddc8911acf30b6281bfcc83251e4af3f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:28 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-20 00:27:19 +0000
Original commit date: 2019-11-20 00:27:19 +0000
Change-Id: Ie6447aa15408a43e53f59298721cf02fd6931f8b
Original commit hash: fd2b7314658cf1d241bbbeec6117fe0c046fe29b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2826ed22c8a092324c440a55c1a0380d68a69616 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:25 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: [TGL][MRC] Update DDR checks for the READ_BIOS_MC_REQ_ERROR

Issue:
  The DDR checks for the READ_BIOS_MC_REQ_ERROR need to be updated for TGL.

Root Cause:
  New errors to be added.

Change:
  Added new error codes and error messages.

Hsd-es-id: 1409977435
Original commit date: 2019-11-12 16:37:30 -0800
Change-Id: I83c0cc1433a29769257e74111eb1ee0824d811f9
Original commit hash: e007f4f706bcb296462a7784b77b6f9c9d79a340

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a90136d7daf4fdd46770f897a53f402704ed13b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:22 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-20 00:05:09 +0000
Original commit date: 2019-11-20 00:05:09 +0000
Change-Id: I4f5879530d65d60165508504203fad239bd219f3
Original commit hash: bbd99416bab91124be783f103cbfabf732d386ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c54b75130e556ce59710f5080804dc2013ddf85a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:20 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] TGL Y update SPD for max freq to increase from 3733 to 4267

Update SPD data to allow for increase of max freq to 4267

Hsd-es-id: 2209649355
Original commit date: 2019-11-14 11:18:54 -0800
Change-Id: I0622c1e03043846eac9e237f8e1f0953114056cd
Original commit hash: 3396d144c86209767339643d3b86826b0fb661f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c

================================================================================ 
Commit: bf1aede30934038df776edced79bc102bfa2efc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:17 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-19 23:24:28 +0000
Original commit date: 2019-11-19 23:24:28 +0000
Change-Id: Ie241d373d3323bef3e25fd836fd7dab9c01573f8
Original commit hash: 0becd43aed47af8fdb5bc695aab9ecf76d4b2c4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 459ad48e7f812cdcc6620b2c31da9734dd4cb937 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:14 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\MemoryInit\Tgl: Changing CMOS SAGV hook for two bits instead of one

Issue:
    The CMOS hook for Inputs->SaGvGear is only looking at a single bit (MRC_BIT7) but SaGvGear has four gears, [auto/G1/G2/G4].
Root Cause:
    Two bits should be used instead of one to relect four gears.
Change:
    Every Inputs->SaGvFreq[MrcSaGvPoint3:0] calcualtion was changed to use BIT6 and BIT7 of CMOS value.
    Also added a function call calculating the gear number. TGL doesn't have Gear4 to BIT[6:7]==11 is decoded to Auto(0).

Hsd-es-id: 14010281652
Original commit date: 2019-11-07 17:07:25 -0800
Change-Id: I225c8fe35e6d54a0b319ff5e9aece424db2179df
Original commit hash: 8bc7f0afda44b2c065a17f44ba1e2bed4dd3c1be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h

================================================================================ 
Commit: 0eac5ddd08a9335bf28e154d7b775d9d395a884e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:08 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to Development branch 0.4.7.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: None
Original commit date: 2019-11-19 10:32:27 -0800
Change-Id: I39ae46ba1b619ae674b398d20f830ba1c068e96e
Original commit hash: a71a25c4ed2b24f37da39af80793f00be5b1d83d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aef7e4f3a1e82119bb541faa1092c41ece65ab6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:05 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to version 2457_05

Original commit date: 2019-11-27 13:08:26 -0800
Change-Id: I084c73f8445c8089ac2c3891619c121fea96c475
Original commit hash: 2b6410c4efc21d0829bff241c55d20affc78a79d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b5010c47bfea23acacf9a4c21893bbb94a903774 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:03 -0800 
-------------------------------------------------------------------------------- 
Temporarily disable SAGV and limit max memory frequency to 2133 on TGL-U/Y, DDR4 and LP4.

Hsd-es-id: N/A
Original commit date: 2019-11-27 13:04:05 -0800
Change-Id: I9c1d843b4cd7d02db372348ce53f31b5532d71c9
Original commit hash: aecbc3eee50068a38f0416211b6b59a1a5c61373

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: 8e73bd006d96dcbc0b0bcc79b68c6a4b0ee0d4cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:25:00 -0800 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x48

Hsd-es-id: 2209815882
Original commit date: 2019-11-26 15:06:46 -0800
Change-Id: I7f1efb64ed01b167cb7d059723cd23b34a522d02
Original commit hash: a7d260479a6596fd23e8c34624e599053c78a32a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b29da3190ecc05fde007b30bd40cac3ad65fd294 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:57 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to version 2457_04, and FSP/RC revision to xx.23

Original commit date: 2019-11-23 14:24:13 -0800
Change-Id: I953947054f419b0a74d838d59d48cc658cdc5e4c
Original commit hash: 0dd5c5dd5f40eca52051f26dac98fffa606597fd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: fc6f184dbaa2b3f119429fb01c63d0e796c15e73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:54 -0800 
-------------------------------------------------------------------------------- 
[TGL] KW scan: Fix identified KW issues for PCH Area

Hsd-es-id: 2209658194
Original commit date: 2019-11-21 17:09:27 +0800
Change-Id: I416ae362e406c7d6be4b86e3f764f266efd14b1f
Original commit hash: 820badfa46d561800aacb9d2e13f878717a9f7af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c

================================================================================ 
Commit: 368221e1b074de7282c8f663c81a544ccd701922 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:51 -0800 
-------------------------------------------------------------------------------- 
Package/Module:[TGL] KW scan: Fix identified KW issues for Platform area

1) Status initialization in MicrocodeUpdate.c
2) Added null check for handlebuffer in DxeTelemetryAcpiLib.c

Hsd-es-id: 2209658340
Original commit date: 2019-11-20 04:21:37 +0530
Change-Id: If129e058af5c0b453a3beadf9f7ef38edf31cc13
Original commit hash: 8609cd267f613867347b0f388fd1f77c940920ca

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
TigerLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c

================================================================================ 
Commit: 23afa9cc48203707fdbae5d655ff41aa60929f35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:48 -0800 
-------------------------------------------------------------------------------- 
Fix that Telemetry MSE is not set
  Add TelemetryMseEn () into the path of FSP dispatch mode.

Hsd-es-id: 2209673536
Impact Platforms: TGL, ADL
Original commit date: 2019-11-18 13:40:58 +0800
Change-Id: I53fd0132b8ce04e3ce2e149b595be4b876a9d7f3
Original commit hash: e3e69f6ce67436c6687c7b947ceb036e441e7920

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 6950695ae328cfa15ddb4ab3247bf32433f1be85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:45 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/PEP: PEP error PEG0.PEGP showing 100% activity during S0ix via sleep study.

PEG0.PEGP constraint is always enabled when CpuSlotSelection is M.2 no matter the device exists or not.

Hsd-es-id: 2209644301
Original commit date: 2019-11-15 18:53:18 +0800
Change-Id: If9bc0a8247d3daf4a10956323ea8fe8e757ffadc
Original commit hash: af3c01d6bf6599db638814ed7ff9f26148e849b1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/PepPcieSsd.asl

================================================================================ 
Commit: 9d34d525dcd87ab0d0d6f08addc7555cc6fe6278 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:43 -0800 
-------------------------------------------------------------------------------- 
[C1S] Responsiveness CPU setup variables are written to NVRAM twice each boot Changes

Copy the setup variable into temporary variable and Update SetupCpuFeature variable only if not equal

Impacted Platforms: ADL, JSL, RKL and TGL

Hsd-es-id: 1608218329
Original commit date: 2019-11-13 11:31:19 +0530
Change-Id: I98e908a884d28aad2f9b4649f3a6b6338586de50
Original commit hash: 168a47a3443014594dc067925fe1ef2de0ec60b7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: 952ec1f37209139e88c945bb71b2a1bc0211dbd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:40 -0800 
-------------------------------------------------------------------------------- 
Disable Intel Advanced Menu->PCH-IO Configuration->HD-Audio Configuration->Audio DSP Feature Config->BT Intel A2DP as solution to HrP limitation

Intel Advanced Menu->PCH-IO Configuration->HD-Audio Configuration->Audio DSP Feature Config->BT Intel A2DP->Deselect the same
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h - remove override for BT Intel A2DP
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h - remove override for BT Intel A2DP

Hsd-es-id: <2209625727>
Original commit date: 2019-11-08 15:42:20 -0800
Change-Id: I21396e3d0638f25a413a993d04458bb0ff7c5832
Original commit hash: f78919e140081fd0143e0a838ac95b0971256a43

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: c12b63fed80f19f9f8252d57e80545f7ebaf06bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:37 -0800 
-------------------------------------------------------------------------------- 
BluetoothPkg: Fix the issues reported by Klocwork

Add error handling to fix the issues reported by Klocwork.

Hsd-es-id: none
Original commit date: 2019-09-27 13:26:25 +0800
Change-Id: Ic2dc11149e08d0c51197ff62656661b39c443a0b
Original commit hash: 1e26156bba423c18231e1d0fd18506f6501bd60d

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c
BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.h
BluetoothPkg/BluetoothHidDxe/BluetoothHidProtocol.c
BluetoothPkg/HidKbDxe/HidKbDxe.c
BluetoothPkg/HidKbDxe/KeyBoard.c
BluetoothPkg/HidKbDxe/KeyBoard.h
BluetoothPkg/Include/Library/BluetoothLib.h
BluetoothPkg/Library/BluetoothLib/BluetoothLibGatt.c
BluetoothPkg/UsbBtHciDxe/UsbBtHciDxe.c

================================================================================ 
Commit: 8fb13288d2cdfb0c977c8027ad8519ad87329cee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:34 -0800 
-------------------------------------------------------------------------------- 
[TGL][PEG]with L1SS limit to L1.1 but L1SS state shows L1.2

L1SS should program according to BIOS setup option

Hsd-es-id:1608941417

Original commit date: 2019-11-19 10:38:55 +0530
Change-Id: Ieffecaaa19b63889d482d075abb119f1d798c9ba
Original commit hash: 37b37f10c2a3552cb614ff9bcd8785ed14b62489

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 3dbc1067db1e8d8499a55bf3889d99a9075da793 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:32 -0800 
-------------------------------------------------------------------------------- 
[TGL KW] Fix identified KW issues for SA area
Hsd-es-id:2209658285
Impacted Platforms: TGL

Original commit date: 2019-11-16 22:38:34 +0530
Change-Id: I6ef37740097cb99c947836af1d4258291e658d0e
Original commit hash: e53ffdaa2b697221c209bf9d2d94e96e935d5c9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: 74464b1d134c6c41706d7a0b70db48e379b4ed79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:29 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Disable NDE for xHCI IP lower than v18_0

According to BIOS Guide all xHCI controllers with IP version lower than
V18 shall have NDE Sideband messaging disabled.

Hsd-es-id: 1808428357

Original commit date: 2019-11-14 13:47:15 +0100
Change-Id: Ib55b624d4e3770454357e00341930e0e1f403619
Original commit hash: ec18e6aed789a4dc500649f2a65f1fc61e7a2a55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: d714847ff8514b16ef65b6a15eabca4381f0db54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:26 -0800 
-------------------------------------------------------------------------------- 
[PCIe] Moved the presets-to-coefficients mapping programming to the early stage of initialization

As per the BWG this bit should be set before programming any power management registers in PCIe

Hsd-es-id: 1409724736
Original commit date: 2019-10-24 19:17:32 +0530
Change-Id: Iadb66588632ecf92e8da18db6ced2561efaa3afa
Original commit hash: 6e78ae86d8ab536f9f09f98f3e3f87d9b4fbf055

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieLinkEq.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 5f62c40d4b790c4d80e9f787adb4035fd9824d57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:24 -0800 
-------------------------------------------------------------------------------- 
[TGL-U A3] [PCIE] RTD3 Device Initiated Exit Failure

Add Vendor ID check to detect end point

Hsd-es-id:2209245168

Original commit date: 2019-11-05 10:42:24 +0530
Change-Id: I62142087a512e8d76cf62b79dc72ef87cc6df4d6
Original commit hash: 7d76c0459e6671568a2726ebce4ae1ad02de1d58

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 46202252c3d3ff8200abc450b5e44567428293eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:21 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

2019-11-23 00:23:35 -0800
Original commit date: 2019-11-23 00:23:35 -0800
Original commit hash: b41c5017e42157d1fda1e9bf08ad3ad19647e5a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: ab7641f10b346d93e00a0bc3897e8648cfd9ce9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:18 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to version 2457_03, and FSP/RC revision to xx.22

Original commit date: 2019-11-22 13:40:57 -0800
Change-Id: Ibaec39a1301278772becb4076cc103365c92a2e9
Original commit hash: cc73c191a2dd58c4288b82926764255f58507135

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c2854a6fbf563af7e0f78aad5e8d638f290442dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:15 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg]: SUT automatically reboot during resume from S3

TXT registers were not being restored in the EDK build.  Root cause event
notification times are different between FSP vs. EDK build. Fix is to ensure
TXT register restoration occurs after S3 Boot script executes.

Hsd-es-id: 1409178731

Original commit date: 2019-11-17 19:36:44 -0800
Change-Id: I5ea04c4bc13818025faf9cbbef33d88efec1afd8
Original commit hash: 979ae7051e7fb7ec472bc757e6f56e0f44e8dd7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPei.c

================================================================================ 
Commit: 6cef78c5f37d3985a9130f154706cc61b829c08e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:12 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Port ICL TxtDxe

  + TXT Device memory allocation
  + TPM Establishment bit is de-asserted

Hsd-es-id: 1608792012
Original commit date: 2019-11-18 17:14:11 -0800
Change-Id: I36deed79f99a9acfdf34ae7a4f19c5ef1c25b48a
Original commit hash: 9b68e691016bfc560d38c86d6e75640358270f85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.c

================================================================================ 
Commit: 1bd6a2f79702890801f1eaa9e8ac4e23de9a2f05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:09 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Add PTT to the supported TXT configuraitons.

TXT should be available when using a PTT configuration.

Hsd-es-id: 14010440664

Original commit date: 2019-11-17 19:31:35 -0800
Change-Id: Iddf03fc425ddb938729b4ce10c38bb777c082320
Original commit hash: 04d6e23ee9232c681abcb2c88daf519f84d42ffa

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 493023ad93d6f40888e3ae1ac5cd42bf19f21c73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:06 -0800 
-------------------------------------------------------------------------------- 
[BoardPkg] Fix the build error if TPM is enabled but TXT is disabled

Tcg2PlatformDxe calls several functions from TpmPlatformHierarchyLib as we still need some basic initialization from TpmPlatformHierarchyLib for TPM even TXT is disabled, so the solution here is using the library instance in MinPlatfomPkg for TXT disabled case.

Hsd-es-id: 14010426407

Original commit date: 2019-11-16 11:21:45 +0800
Change-Id: If989db245cca23b30f0b19583e25cad3d640425c
Original commit hash: 9f051bb6b55d2260e5f9464b5b70cdddc086d18f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 1573cc2637b9efc69a238dbcde509ca5f04bef8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:24:03 -0800 
-------------------------------------------------------------------------------- 
[TigerLakePlatSamplePkg]: Configure platform to enable TPM TXT provisioning

Refactoring changes from the MinPlatform architecture removed the platform
configuration required for TPM TXT provisioning. To fix this issue we are
introducing the TpmPlatformAuthLib module that allows to do platform specific
configuration while still using the MinPlatform Tcg2PlatformDxe driver.

Hsd-es-id: 1607355698
Original commit date: 2019-11-04 14:15:34 -0800
Change-Id: I1b3ccffe5e923ed34552bab2d2e588aecd4d9d30
Original commit hash: 478a89ef61668999bce55db130ea8b1af7417e6e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakePlatSamplePkg/Features/Txt/Library/TpmPlatformHierarchyLib/TpmPlatformHierarchyLib.c
TigerLakePlatSamplePkg/Features/Txt/Library/TpmPlatformHierarchyLib/TpmPlatformHierarchyLib.inf

================================================================================ 
Commit: 01105c289ac3f422b8384feed4475290c4a5b9a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:58 -0800 
-------------------------------------------------------------------------------- 
[TigerLakePlatSamplePkg]: Fix execution dependency between Tcg2Config and TcgSetupDxe

Due to new changes in the EDK2 implementation, a execution
dependency bug was uncovered between Tcg2Config and TcgSetupDxe modules. To
solve this, the logic to patch the TCG configuration variables was moved to a
callback function to execute at the EndOfDxe signal.

Hsd-es-id: 1608178234
Original commit date: 2019-11-08 03:17:13 -0800
Change-Id: I6027c2b0eed411aaf3b7f7ff1d87212870c611b8
Original commit hash: 9da0aca1d7f5abe2d51eabbe0689d8745abebf63

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c
TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.inf

================================================================================ 
Commit: 681598ab3244f878f4df14a27c9ebe808a258714 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:55 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to version 2457_02, and FSP/RC revision to xx.21

2019-11-22 12:57:15 -0800
Original commit date: 2019-11-22 12:57:15 -0800
Change-Id: Ieed9ab7f36252be4b8d00a04bc63748cc7f68806
Original commit hash: eff67574ef3c7cd1ab5f18804479a4660229fed1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 579c0ea575d90ff552faea172ee3234c3f90d2c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:51 -0800 
-------------------------------------------------------------------------------- 
[TGL-U-A6][PM] Change C-state latency values from 0

Revert "TGL-U CRB [A2][BIOS]:C-State Latency control MSRs are programmed by BIOS."
This reverts commit e88fdda76c52422539f3440f28e5f8f0e84f33ac.

Hsd-es-id: 2209680082
Original commit date: 2019-11-21 11:06:20 +0800
Change-Id: Ic01c4d54740cc5c0f28f5ea6839c94fb222ac85f
Original commit hash: 15e76d6b91a4a150709e366652860c504b5cb5e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 2598187df3f9aa40acbe5e5e081571993aefec1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:48 -0800 
-------------------------------------------------------------------------------- 
[TGL] Fix Setup Setial IO Setting blank issue

Some file missing by below revert commit
SHA-1: c5c664399bfd6309e2ebb09461876b10ace28bfd
Revert "[TGL] Use Structure PCD with multiple SKU support to replace setup variable patching table."

Hsd-es-id: N/A
Original commit date: 2019-11-19 19:17:53 +0800
Change-Id: I2b2db5743a18ffad2464a68166359040d6347da8
Original commit hash: dce689c9eb654eaeaead292b16fdec640e0a2727

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: ef44a61b2fe67f3894238ce87c9a18648c5a3c3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:45 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to version 2457_01

Original commit date: 2019-11-21 14:59:18 -0800
Change-Id: I7c84a9cd3637995012da427416c22ba5f2d89540
Original commit hash: b59499f65f78837c300b6b0fdf28b23bc942e4cc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3a664fbb4d69feb87103427ca062c7c8b958484f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:42 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.4.6.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: None
Original commit date: 2019-11-18 12:02:08 -0800
Change-Id: I60903d14c2f54e753e6aac3c68356b249e501afc
Original commit hash: d1908b756aa9e8aca5b4e2afe2f457b9b60999f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 987e6f46152bdc9df1defea8f3cd10ba2fcbeacb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:40 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Updating SA_SETUP to new ChHashOverride element to the end of SA_SETUP.

Updating TigerLakePlatSamplePkg/Include/SetupVariable.h to add new item at the end of SA_SETUP.

Hsd-es-id: None
Original commit date: 2019-11-18 09:15:25 -0800
Change-Id: Id8855c2153e1acae2056906d762462b4d8c519e9
Original commit hash: 925985dba4ab939be922979a09825437efddb58c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: ae5eadd083bb1cc2eea250dbcc5c0eca0547c1e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:37 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Updating FspmUpd to add any new item from ReservedFspmUpd.

Updating TigerLakeFspPkg/Upd/FspmUpd.dsc to add any new item from ReservedFspmUpd.

Hsd-es-id: None
Original commit date: 2019-11-15 18:02:05 -0800
Change-Id: Ibe8e10f833b390b6882c48a898b006c7b8019bab
Original commit hash: 67ea3fb91374009d09423b93db3800ba2c54112c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 141b4c7247e3809140c23ea325bde495b2352ce8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:34 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-15 22:15:41 +0000
Original commit date: 2019-11-15 22:15:41 +0000
Change-Id: I8cca04e1bb394e3395ff84b67dec80f5b8d8d65f
Original commit hash: ecc57bd2e674f8f83e8d5eb1abf3ff64de434c33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 18c171543ba015bf6c3f13857d0af637cb148c9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:31 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Channel Hash Override option does not take effect at input parameters.

Issue:
    Channel Hash Mask and Hash Interleave are set to POR values, regardless of Channel Hash Override setup option is enabled, this option does not take effect.

Root Cause:
    Inputs->ChHashOverride value is forced to FALSE.

Change:
    Remove forcing value Inputs->ChHashOverride = FALSE from MrcSetupMrcData() function in MemoryInit.c

Hsd-es-id: 2209641758
Original commit date: 2019-11-12 16:56:34 -0800
Change-Id: Ia8be703645d028ba463ec62fc2d39b6b227e5136
Original commit hash: 929dcee2c14ba0294344b109fab8619dd14f1b53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: cd89eda1f0c5c6244646d5081f6b4a731e819736 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:27 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-14 21:55:14 +0000
Original commit date: 2019-11-14 21:55:14 +0000
Change-Id: I5d288cff8726d8418f223e1e03dd1ae434c54095
Original commit hash: 7f3ea20426a26d501b59da7f79357e1fd3106a0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 613253e6b74fb8ca17f1820fe77bdc352e86d855 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:24 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Changes based on EV feedback/debug

Re-enable VccDLL Step3
Disabled RDODTT and RMTBIT
Enabled DCC
Increase SenseAmpDuration by 2 for LPDDR and Gear2

Hsd-es-id: None
Original commit date: 2019-11-07 17:50:44 -0800
Change-Id: I77409ce4e24896a8f2b2d470d20eb8be424efa48
Original commit hash: 90355c064798844c27107ce7fcf576f777f5a5e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: ff06bd4b28152298ebd58db2d3d65f09e3b764bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:21 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-14 20:25:58 +0000
Original commit date: 2019-11-14 20:25:58 +0000
Change-Id: I3539e7619c42c6dfe8df39295088fd35e74beba9
Original commit hash: 7bfc00261d5b7b44111e0407e43f8979c51892c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b60429b4852b3cc0cc3650b0879d748e912f542 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:18 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Incorrect placement of VccDllBypass variable in PhyInit

Issue: Setting SafeMode does not cause VccDllBypass to be enabled

Root Cause: VccDllBypass variable setup is done prior to SAFE being updated based on input parameters

Fix: Move this to after SAFE is updated.

Hsd-es-id: None
Original commit date: 2019-11-13 11:03:15 -0800
Change-Id: Iee10c98171c4d1b4ca86504b02813af4bc725614
Original commit hash: 809a40f36fc95cae85818ef2aa26f64ab3f4abbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c93777b5bfa418b5f8cde572b52f2197c2b61fe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:15 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-11 20:42:37 +0000
Original commit date: 2019-11-11 20:42:37 +0000
Change-Id: I864d80cc1994f2a0a843f1e767c675ce78169635
Original commit hash: dc7bb1e51e424a1139674aea1bf8ccc10de54e12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 121771764c88d810605146b645fb2f5bff791f3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:13 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: uCode update to version 0x42
Issue:
	We need minibios updated to at least 0x3C to avoid certain problems with SAGV transitions.
Root Cause:
	The current patch in minibios is 0x20.
Change:
	0x3c patch faces GP Fault exception during boot so 0x42 is used instead.
Hsd-es-id: 14010371593

Original commit date: 2019-11-08 15:07:31 -0800
Change-Id: I9360cbfff34c4ff48a8e66772710978be8a2ebb5
Original commit hash: e62d9c8eb21cca1a05927c2af44c83476a64a946

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_80000042.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_81000020.inc

================================================================================ 
Commit: 93f7b0461bbd735c76ff69bbee80cf075420e23f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:09 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-08 17:14:48 +0000
Original commit date: 2019-11-08 17:14:48 +0000
Change-Id: Icd4f070eba90c7f470d5c6a0433361a95bd31c36
Original commit hash: d16e5f4166cc7ca9c87d84840859837cd86b473f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3acc6a6cd01e6d6b0e96ad516ef9212336831547 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:06 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Ccc Per Bit Translation

Issue: cccperbitdeskew comp code is wanting to be set the same across all CCC pins associated with the Phy Channel.
       DDR4 was not correct accounting for the pins on other channel registers
       UpdateTcoComp is not set correctly

Solution: Separate the GetSet enums to be separated MA/CA fields, CTL fields and MISC fields.
          Default setting of UpdateTcoComp to be 1 and only clear when DCC is targeting CLK in CCC

Fix: Added the GetSet enum items and usage of it
     Updated code to correctly set UpdateTcoComp

Hsd-es-id: 2209257509
Original commit date: 2019-10-17 15:00:10 -0700
Change-Id: I4eafb22c484179838b5687299c37be6a1e2ab55c
Original commit hash: 873c4ef462f5e3a454f3d3d8f4ebae4f88523b37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7e6c62b4750fbb1ed68eb81954dd9d660184c8f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:23:01 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-08 03:36:56 +0000
Original commit date: 2019-11-08 03:36:56 +0000
Change-Id: I86c4e2d64401f16528ac4123f753e51ef3098642
Original commit hash: 5268b96c9985ee6351aa3230fc7d548885f74d61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3ff627edff48ad931869301028b8d678d1d25e25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:58 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] VccDll fixes

Issue: VccDll enabled is causing failures during DDR4 w/ SAGV and w/ Gear1

Root Cause: DDR4 w/ SAGV is due to WeaklockEn not being reset during PhyInit
            DDR4 w/ SAGV has a W/A to skip Step 3
            Sweeping individual NBias partitions not detecting trip point
            DDR4 w/ Gear1 failure has a W/A for setting BlockTrainReset during ReadLeveling

Change: Skipping Step 3.
        Step 4 is now sweeping all partitions associated to VccDLL instead of per partition.
        Modified Step 4 sweep to allow for direction reverse when hitting the edge of search.
        Added Step 4 convergence check.
        WeaklockEn reset to be disabled during PhyInit.
        Added BlockTrainReset around the IoReset at end of VccDll Training

Hsd-es-id: 2209568105, 2209573956
Original commit date: 2019-10-30 14:07:11 -0700
Change-Id: If2e9d3d31ee42d6386f02fb47dd2503960ec8ece
Original commit hash: 1595fe1f465b1e387041d5120bcc4399eaf4b64c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7d56f4ab81eaca0ebeec10c418910ddb7667144c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:55 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-06 20:10:33 +0000
Original commit date: 2019-11-06 20:10:33 +0000
Change-Id: I748baf9689bc9f36c2c226880812194160645ebc
Original commit hash: 1f0cdd1933f394b49b7a46602acda3d0c0d57cd9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5e54d97729554b4b8bee6bab6d7e087668c47e66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:52 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC][ES2]Bypass VccDll for LP4 at >3200 freq

Issue:
    For ES2 bypass VccDLL

Root Cause:
    Bypass VccDLL for freq > 3200 and Enable VccDLL for freq <= 3200

Change:
    Updated MrcDdrIoInit() function to check root cause conditions then VccDllControl.Bits.Bypass and VccDllFFControl.Bits.Bypass to True for A0 stepping only.

Hsd-es-id: 2209584553
Original commit date: 2019-10-31 18:29:31 -0700
Change-Id: I26529037f1e8fb12e52fe938be18653fc4a8f3f4
Original commit hash: 4785a76892bee7d23e3fa0aacd9ef04faac5437d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: bde5e4207c5e6e0b31c004bd16e1d18fe0a0f0ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:49 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-06 00:26:59 +0000
Original commit date: 2019-11-06 00:26:59 +0000
Change-Id: I284b8a11bd181ab0a5c6780bb608865ed489d260
Original commit hash: ec395919f523bf0e5b6efa865bb28e22917dc046

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 31533e713e2596bf99d62c5fe03061e15e08706c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:47 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Incomplete setup of RankEn during FrequencySwitch

Issue: Hang seen in booting dual rank LP4 system when DCC is disabled even in Gear2

Root Cause: Incomplete setup of RankEn during FrequencySwitch function should have also checked DCC being enabled

Fix: Add the check of DCC training step enablement

Hsd-es-id: None
Original commit date: 2019-11-05 15:22:31 -0800
Change-Id: Idfa7a210f9c0522324636fbb1f5f55395f347a19
Original commit hash: fcff87c9c6229321755b3ac41824513b1c94ef04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 7cf9042d4fc26f7c874287cac1d7bbaee7d40553 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:41 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-04 23:34:37 +0000
Original commit date: 2019-11-04 23:34:37 +0000
Change-Id: I622868d313d9b202ae50677f276bc9b3990913ef
Original commit hash: e72b5dac89d8fd28d8ea5f3fd8aba13fdc76d4f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e5ff80c9bef7c137c41114baf3d21e3fded454eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:39 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Update Read Voltage Centering 2D to support LPDDR5

Changes:
    SAL-P  will be used for  Even UIs (0,2,4,etcc) and SAL-N for odd (1,3,5, etccc)  if the following is met:
        (Comp_TargetNUI-Comp_OffsetNUI)%2 == 0
    SAL-N  will be used for  Even UIs (0,2,4,etcc) and SAL-P for odd (1,3,5, etccc)  if the following is met:
        (Comp_TargetNUI-Comp_OffsetNUI)%2 == 1
    Added RdVBit1 for RxVocUnmatched

Hsd-es-id: 2209509972
Original commit date: 2019-10-14 19:34:33 +0800
Change-Id: I8f867b1efd540fc86ab4c3d2945f31c65c742490
Original commit hash: fc99c09b34e934a182301da3c35372844a17db6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 23d49ab90f23959f850b2b648d662d794eb7439f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:35 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Enable DCC for DDR4 by default

Enable DCC for DDR4 by default

Hsd-es-id: None
Original commit date: 2019-10-18 12:04:24 -0700
Change-Id: I861f2180b396fb90634ae55834d084e89da0b484
Original commit hash: 1aa17c5e8e0e8c12436905657a723d95d60adf4e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 017070be8afcc913630f8a91d94983ee4917b7bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:32 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-02 00:56:50 +0000
Original commit date: 2019-11-02 00:56:50 +0000
Change-Id: Idd1a56ec6de14ae9dc67741941cc855782468339
Original commit hash: 13a7da08870ba82a7b9c86944eddb34a4b2769e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cb71bf5587686403a5fd067b3d2ff38604adc507 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:29 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Per-bit RMT doesn't handle DDR4 PDA mode TxVref correctly

Issue:
    On DDR4 TxVref values are being set in PDA mode by TGL MRC, and per-bit RMT restores blank values, and then set to a uniform value across all DRAMs.

Root Cause:
    The resulting margins are often way off (by as much as ~10 ticks) from what per rank RMT gives, after which the system is left in a worse state with reduced TxVref margins.
    This issue will cause our per-bit TxVref margin data to be unreliable, and may cause random functional failures as well if per-bit RMT is enabled during those boots.

Change:
    Workaround to disable WrV in Per Bit RMT to unblock FV/EV until there is a resolution for this issue.

Hsd-es-id: 2209587653
Original commit date: 2019-11-01 15:43:01 -0700
Change-Id: I0ff2512b7d83a077b3b775c77461cbd3b43e6691
Original commit hash: 3f83dcc2f7231c78800f40206bfecd69f3cc4ba3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 184e5e31df1247e0b0cc7dcc600c0502166f8d2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:27 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-01 16:31:22 +0000
Original commit date: 2019-11-01 16:31:22 +0000
Change-Id: I581080c7252e07faef986f653b65a4744520952c
Original commit hash: 5da3b133f6ee629a5f29068ad5c74ca2304a13c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 13933ddbabb9849749a845bfced624bb512053b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:24 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: MRC - Power Optimization, Training Time Optimization, and PDA TxVref fixes

1. Debugged power optimization in power training. This is fully functional, but turned off by default for now.
2. Made a number of optimizations to decrease training time for DDR4 and LP4x
3. Fixed the bug where margining TxVref in PDA mode during power training could cause the system to randomly fail.

Change: Power Optimization, Training Time Optimization, and PDA TxVref fixes

Hsd-es-id: 1409132130
Original commit date: 2019-09-19 13:11:25 -0700
Change-Id: I082c3845f592b5cda6e62d4f78d416128ca9b966
Original commit hash: 7836dc64818d5436b165207230c19b64e439a771

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: c887dc370eb56f1640667cd547a417241242d806 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:20 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-01 01:10:15 +0000
Original commit date: 2019-11-01 01:10:15 +0000
Change-Id: I4bd108970a0bf3aa69174c2a7a5407b21fc56c3b
Original commit hash: 8930b9a52a8bf9e6544a5b48518147157600d68c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ce7e8e1a52cfba21c7a4429197ccad22dc12adf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:17 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Enabling Buffer Reclaim by default

Enabling Buffer Reclaim by default
Skipped Enabling of BubbleInjector at end of MRC

Hsd-es-id: 2209331767
Original commit date: 2019-10-15 11:16:55 -0700
Change-Id: I96a1a77cf9402dbdaaeff9396c1e1e5d8ebb5793
Original commit hash: 17c174d320df914d3e250d9e3783ed11ca70b835

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: cba7ddb11883841d0c4182ef9bfaeba925c03b4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:14 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-31 23:33:16 +0000
Original commit date: 2019-10-31 23:33:16 +0000
Change-Id: Ie5f60746a275c8f6deecd7103216df999e9ae231
Original commit hash: 9ab48a65f4b63563d6d696a5a614f701f638f9e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1ef4c9b3714b5b1a25f30ff35205bab06d695e9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:09 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-31 18:41:46 +0000
Original commit date: 2019-10-31 18:41:46 +0000
Change-Id: I54f56ccd5248058315c6939841329095b54c8740
Original commit hash: 4bfcd687195bcaaa92748ed5548efe3b8a028642

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 237c667b685687f500f9b7ee47f2882fa148da91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:06 -0800 
-------------------------------------------------------------------------------- 
C1S/Memory: [TGL][U-A9][LP4][MRC]Forcerxon Causes Gear 1 frequencies failing normal mode memory test

Issue: ForceRxOn being set and causing normal mode memory test in Gear 1

Root Cause: The original MRC flow was to set ForceRxAmpOn to 1 in SOT and then set it back to 0 at the end of
   Read Leveling, but there was an MRC change in version 0.4.0.6 to read the value of ForceRxAmpOn at the
   beginning of Read Leveling because if you're in SAFE mode, it does not need to be set to 0.
   Since that commit, ForceRxAmpOn has been enabled for DDR4 and LPDDR4 because there's no way for it to not
   be on regardless of the phy init value.

Change: Add code in SOT to restore ForceRxAmpOn to what it was at start of training step.

Hsd-es-id: 14010268608
Original commit date: 2019-10-30 17:24:51 -0700
Change-Id: I089424f029c322ee7ca9e8ce23a9b915bd50424c
Original commit hash: 218f4244427139cca3a7cfb6e165d744ee386e95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 2bffc0d22e09b6bf727f712e14e2c3bcdb0acf7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:03 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-31 17:09:04 +0000
Original commit date: 2019-10-31 17:09:04 +0000
Change-Id: I5ac6e61d1a53b0db1a7ce65610cf53d02fa83a55
Original commit hash: cd8bade29b7bb21497a7cb2c613f3b6478c093d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 15d5b6473cf8c1d957d3a30a7ab52e11ba7b09a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:22:01 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][U-A9][LP4][MRC] Need to Disable Enablespinegate for LPDDR4 G1

Issue: With this enabled, LP4 Gear1 is failing normal mode memory test

Change: Keep Spine Gate disabled if in Gear1

Hsd-es-id: 2209576075
Original commit date: 2019-10-30 17:40:09 -0700
Change-Id: I3b6fe22da7e0a78cb465218f9af1d379416c7b5c
Original commit hash: d47d18789fb90533c10fb14584e72f2172d14819

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 4cd37010502811838ad63a6c1a66a9fbea2fbe4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:58 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-31 02:09:18 +0000
Original commit date: 2019-10-31 02:09:18 +0000
Change-Id: Iacf65b2e9934e383f390a26a2ddb275f07b5ec61
Original commit hash: 5abc45fa1d809fe24218367df1abdbbe8718f278

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9798786bf0d9b2c004f4ddf08c36c7ad30792cf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:55 -0800 
-------------------------------------------------------------------------------- 
C1S/Memory/Tgl: [TGL] [MEM] Need to set Ranken=0 for CCC and data during freq switch due to not hit DCC FSM not completing

Issue: ECT failing with DCC enabled in Dual Rank

Solution: During freq switch flow ranken should be 0 for CCC and data. at low freq we switch to 1067 gear 1,
          and at gear 1 dcc should be disabled.

Hsd-es-id: 2209585151
Original commit date: 2019-10-29 18:40:28 -0700
Change-Id: I17081a8d09e695f684a66a6100c01f161a7956e8
Original commit hash: 6d95ec3e1949bad6070495aebfa16f94264838b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: e75689e76e1c2b0944b2f421e5255c2f62b8abc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:51 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-31 01:31:32 +0000
Original commit date: 2019-10-31 01:31:32 +0000
Change-Id: I345d6e490743eea1baf17bda76bd0b6b86f7b09b
Original commit hash: ef494debe140bb762219f7e9b068868ef66dcad7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 16f9c6c2cf12a04d712cb58b034f9340f33e1318 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:49 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Enable VTT for single rank DDR4 only

Issue:
    Enable VTT when single rank is present. Need to validate this feature in mass, hence the priority.

Root Cause:
    Other issues with DDR4 2R that are WIP to be resolved.
    Once those issues are resolved and DDR4 2R is stable, will do a run with Vtt enabled and then suggest to enable by default or debug any other issues that show up.

Change:
    Added logic condition in MrcSetOverrides() function to check if single rank is detected for DDR4 DRAM type then enable OdtModeVtt by default.

Hsd-es-id: 14010231018
Original commit date: 2019-10-25 16:53:17 -0700
Change-Id: I61d53a7ee6ae4894851593518288e5b08f3b0032
Original commit hash: cc49fecf6463cdd270aaa85848e586e7d50504e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 6ffe8ff60dbffd29e2e3e2cdbbb5fd4296217c1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:46 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-30 23:14:00 +0000
Original commit date: 2019-10-30 23:14:00 +0000
Change-Id: Ibb14d2b3d2c8d6d926e92350bf0bde488978111f
Original commit hash: 2fc3cb213807f9aade70b2e86594afe40a394f1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6f4030dcff54245aec70b9141c1f19af5d55c0a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:43 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-29 19:02:31 +0000
Original commit date: 2019-10-29 19:02:31 +0000
Change-Id: Ib7858212f0ca53f6269616363ac2f8943cf8fa1a
Original commit hash: ac3dafd36c22a99335fec6485fb5afea0063c84e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bdfe3ffb286d528f4090076de6b66a7c3b49e2a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:41 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Match P and N values for TargetOffsetUI FSM Results

Issue:
    When MRC runs the TargetOffsetUI FSM for the unmatched receiver, there is a possibility that the results will be different for the P and N receiver.

Root Cause:
    In order for comp to behave similarly for both receivers, the TargetNUI and OffsetNUI values should be forced to match if they are different and match the larger of the two.

Change:
    Adding check to verify if DqsPTargetNUI, DqsNTargetNUI or DqsPOffsetNUI, DqsNOffsetNUI values are different. If so, then match TargetUI's and OffsetUI's to larger value between them.

Hsd-es-id: 2209470681
Original commit date: 2019-10-23 09:24:31 -0700
Change-Id: Ib99a1e8eaf85567a96bb98355381bcd0c8c61829
Original commit hash: 7e67f07896ef80c608e45fbd0ae2feac6a6cfb1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: f37f71f5784b48941a9c240b649cbac32d47c87b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:38 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-28 16:43:18 +0000
Original commit date: 2019-10-28 16:43:18 +0000
Change-Id: I4f582f2c781d3d1e2f6a0dd77b4459a1293d3f39
Original commit hash: 5af5ab8786920790ba6c36b17e083b205605523a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 356536749c1d34e90bf31c3bf91cd6dcd12fe06c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:35 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] DDR5 MC and timings updates

Changes:
    configure the following fields and create corresponding getset accesses:
            MC0_CH0_CR_TC_ACT_STRUCT.trefsbrd
            MC0_CH0_CR_SC_GS_CFG_TRAINING_STRUCT.Block_cke

    configure MC0_MAD_DIMM_CH0_STRUCT.ddr5_device_8Gb based on device population
            - update getset routines to support new ddr5_device_8Gb field on P0

    Update getset routines to access PBR_Issue_NOP field and set it to 1 for DDR5
    created DDR5 defines for MRH commands
    Update the following timings for P0/DDR5:
            - tZQCAK
            - tZQCS
            - tZQCAL
    Created function to configure tPRPDEN for all steppings

Hsd-es-id: 2208887628
Original commit date: 2019-09-11 13:33:35 -0700
Change-Id: Ic294d296878a1587fb82e5167d8bfd72c20b4c11
Original commit hash: 6786a8ef24f1061b314bc6ff28d7809ac9d553cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: 427bfeb5ad6da62a8c6a78acd66d6fe723c8433a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:32 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-25 20:53:29 +0000
Original commit date: 2019-10-25 20:53:29 +0000
Change-Id: Id4eb6b4ded2241ed104cc2d535ac813e30dfb498
Original commit hash: b5bac0b0bdb7e4ddaf603be34b541ebdc6a61c4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aabe00680111a60bdc964ea7d16675d3b61176da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:30 -0800 
-------------------------------------------------------------------------------- 
Client OneSiliconPkg/MemoryInit: [TGL][MRC] MC Updates based on CR differences with P0 CRIF

Identified changes after comparing MC CRIF files between "A0 18 -WW51a" and "P0 19 -WW26e":

- Initialize new fields based on POR values:
     - MC0_CH0_CR_SC_GS_CFG_STRUCT.WCKDiffLowInIdle
     - MC0_CH0_CR_TC_RFP_STRUCT.SRX_Ref_Debits
     - MC0_CH0_CR_TC_RFP_STRUCT.RAISE_BLK_WAIT
     - MC0_CH0_CR_TC_SREXITTP_STRUCT.tSR
     - MC0_CH0_CR_MCMNTS_SPARE_STRUCT.rdbuf_vc0_credits
     - MC0_CH0_CR_MCMNTS_SPARE_STRUCT.rdbuf_vc1_credits
     - MC0_CH0_CR_TC_LPDDR4_MISC_STRUCT.tPREMRR

 - Fix MC0_CH0_CR_SPID_LOW_POWER_CTL settings for P0/B0
 - updated IO ODT Termination mode based on platform and technology
 - updated the following routines to avoid scaling form tCK to WCK,
   the scaling is being done by the caller instead:
      - tSRXGet
      - tMODGet

Hsd-es-id: 1409715039

Original commit date: 2019-07-24 11:49:16 -0700
Change-Id: I4e76cbf1ffb2f0db3c5d2b653bef2978a034e283
Original commit hash: 087a349b43e7b5bc4244e5e7d44367233c3cc437

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: dc98157365f81423afd9d31e10ddbf3fa46bcaff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:27 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-24 01:29:04 +0000
Original commit date: 2019-10-24 01:29:04 +0000
Change-Id: I548ae43735a15b17d5a0b687558d0a958726558a
Original commit hash: 97b2dd0fbd60ef6ebdd99f37306be2124e01f317

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8a30a31b4eb91264ae1427ce7053eb5a0a89759f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:24 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: MRC - LPDDR Overshoot equations & analog tuning

1. Implemented the LPDDR Overshoot equations, and called the comp routine in the correct places.
2. Tuned all analog params
3. Misc. power training fixes

Change: LPDDR Overshoot equations & analog tuning

Hsd-es-id: 1409132130
Original commit date: 2019-09-11 17:25:56 -0700
Change-Id: I18abe4d7cf857c4ba19b8476b35e1342832ac730
Original commit hash: 8d59b2ab17cfa9a8d847f7cf4bab5f254a6c142c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: a40dca675c3debd57c9a91798280a2d83e9fc252 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:20 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-23 01:37:18 +0000
Original commit date: 2019-10-23 01:37:18 +0000
Change-Id: I2376c248241c9fe7c912d7922f69afbd543d6706
Original commit hash: 76a6fd17b4183a747170b800138055211c7bc44e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 58de422cb4e567898456e465af4cd0fc4f04e26b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:17 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-A0][MEM] MC Register values need to be updated to POR - Part 2 DDR4 and LP4x

Issue:
    MC registers for DDR4 and LP4 are not set to their POR values (TGL U/Y).

Root Cause:
    Recent register scrub for DDR4 and LP4 showed that the MC registers still need to be populated with correct POR values.

Change:
    As part of the second wave of register list (details in tracker-link), implemented the following register field changes for LPDDR and DDR4 to POR values:
        - common.channel_ehash_0_0_0_mchbar.ehash_mask
        - common.mcdecs_misc_0_0_0_mchbar.spare_rw
        - common.sc_qos2_0_0_0_mchbar.rw_read_starvation_window
        - sc_pr_cnt_config_0_0_0_mchbar.sa
        - sc_pr_cnt_config_0_0_0_mchbar.ring
        - sched_third_cbit_0_0_0_mchbar.dis_cke_off_in_refresh
        - mcmnts_spare_0_0_0_mchbar.decoder_ebh
        - common.channel_hash_0_0_0_mchbar.hash_mode
        - common.channel_hash_0_0_0_mchbar.hash_lsb_mask_bit
        - common.channel_hash_0_0_0_mchbar.hash_mask
        - ddrccc_cr_dccfsmcontrol_0_0_0_mchbar

    Added new Setup Option for Channel Hash Configuration Override (Inputs->ChHasOverride), default value set to 0 for POR values configuration
    based on Memory Type detected (DDR4 or LP4), if set to 1 Channel Hash Configuration will take the values from the input parameters.

    Added bit-logic condition in ZoneConfiguration() function to allow Channel Hash Configuration Override.

Hsd-es-id: 2208250230
Original commit date: 2019-10-01 21:12:59 -0700
Change-Id: Ibe03ee3aa72785dc205a306e1133fa00932764fa
Original commit hash: 14e7613e0084292a63bb281697713a63b42bdf84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 8b7a78e1eace84f843e1460a5587e8aa27aba062 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:11 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-22 21:46:21 +0000
Original commit date: 2019-10-22 21:46:21 +0000
Change-Id: I73398a3058b3401cdff2f7eff33fc817fb795701
Original commit hash: 4aa531c110b839a66e33f94389b9659794bdcc33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: acc907a8b03cadaef1a5b5079f3658d379215908 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:08 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update DCC for DDR4 Mixed Configuration (1R and 2R)

Issue: Mixed config causing Rcomp Timeout failures due to incorrect broadcast of RankEn during DCC PreJedec function during restore method.

Solution: Use the RankMask of each populated channel for restore purposes.

Hsd-es-id: 14010065016
Original commit date: 2019-10-16 18:45:08 -0700
Change-Id: If951a9bf389c9795aeead0dbe7f867fbcb7cd7ec
Original commit hash: 98b44d3d44babb1c3ae803dd6ba77b8a4baca4d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 42c255063182c7f76ff1dfcd48b364df4c690b86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:06 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: TGL: 1D RxVref Centering need smin/max checks for center point calculation

Issue:
    RxVref margin sweep offset range is not checking min/max boundaries for 1D sweep centering point calculation.

Root Cause:
    Limiting the sweep range offset based on min/max and current RxVref value is easier than trying to set a new valid RxVref center.

Change:
    Added logic conditions in DQTimeCentering1D() function to check for sweep offset values are valid in between RxVref min/max specification,
    if outside boundaries Start/Stop sweep offset values adjusted accordingly.

Hsd-es-id: 2207524174
Original commit date: 2019-10-11 14:38:03 -0700
Change-Id: I8dd8003137707f3b10ce8dfa5cbefdcd26f6ef2c
Original commit hash: be13182ac5e4ecb6b5c7cbae8a5dd127f772051a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 6a1d5486afc357440e8dbac892679f3f8f65398d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:03 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-22 18:41:14 +0000
Original commit date: 2019-10-22 18:41:14 +0000
Change-Id: Id5b4f1c2df9cd480019e0fce8463e78c8fa1256b
Original commit hash: d543862f73f7137ebba49fa9ecb2f95fe18bee66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0390ac39ee0f4b4337a84006563db75bbf97622b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:21:00 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL] SAGV sets Vddq ODT even if VTT ODT is enabled

Issue: VTT cmos setting is only applied on the 1st SAGV point due to the variable not being saved/restored
       when transitioning between SAGV points

Solution/Fix: Add code to save/restore these CMOS settings

Hsd-es-id: 14010247708
Original commit date: 2019-10-21 17:47:42 -0700
Change-Id: I311a26607e1ba569d1098c918dcd07e879def448
Original commit hash: 062622c573175e7b140b7b64bf4384553a636d1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 0fb656644e949fffa7b3e238383d4ebdb30ae44b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:58 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-21 07:32:18 +0000
Original commit date: 2019-10-21 07:32:18 +0000
Change-Id: Ie460c32bc21a4df6fe33379fdaf26eb343e04566
Original commit hash: df43fb6bb7a2c5671cbc0e3ce85efaf98cb58dd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f412430b7003813c0904b1ae823d1a9154bd5042 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:53 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-18 23:04:18 +0000
Original commit date: 2019-10-18 23:04:18 +0000
Change-Id: If80b0796f073f17c6e3d59d71a789a9b6c29ec4d
Original commit hash: f2268e504890798027c9140a9ced4bc42ac096a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b240bfcb7e88ec9125eb44653346242a0308c55b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:50 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Memory Controllers : allow ignore Lbinfo bit indication to FWD data

Issue:
            Please make sure bit 15 of register 0xd81c of both MC0 and MC1 (IPs 80 and 86) is set.
            If this bit is not set, the MCs response with invalid tag ID.

Root Cause:
            This bit needs to be set as part of the POR values

Change:
            Set this bit in MrcSchedulerParametersConfig for both MCs

Hsd-es-id: 1807537221

Original commit date: 2019-10-11 12:58:25 -0700
Change-Id: I50d673a6603baa99e283ca7510eca6970008d1f9
Original commit hash: aaf3977322bb04ac791daa0a48b9eb32d35d1bd8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: f1dccb6d554a19bd237a7ac3d7a5152fb4eff35b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:47 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-16 01:36:05 +0000
Original commit date: 2019-10-16 01:36:05 +0000
Change-Id: I61056e489d5138f93ce41739eb379d0b13d9deba
Original commit hash: 88ee2a5afff0405c3fe3977bfd4461fa74048ac4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 03e545593cbaf47c52588c181e8c018c194d1ea8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:44 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] DCC changes for DDR4

Issue:
Incorrect programming of initial DCC registers, specifically RankEn/LaneEn/RankMap.
RankEn settings needed updating when either CCC or Data DCC FSM is not targeted
Dual Rank DDR4 was having CLK not correctly enabled in DCC Init testing
PreEct DCC was failing on DDR4 due to PDA being utilized before system is ready.

Solution:
Fixed the programming of initial DCC registers to match the populated channels instead of broadcasting setting based on
first populated channel.
Disabling RankEn based on whether DCC FSM is targeting only Data or CCC.
Updated GetSetEnum for CccRankEn to target Rank1 of Dual Rank DDR4.
Changed PreEct DCC ResetSequence to use the initial TxVref values.
Updated DCC steps to skip when in Gear1.

Hsd-es-id: 14010065016
Original commit date: 2019-10-11 11:46:02 -0700
Change-Id: I1aa05da7a6e1a90c2beb6f71818d8a08b10f448a
Original commit hash: 7296df2617041c55e70b5906ed72001725fbdd3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 18fc0506350c26df4468a03a8682b3ef32250b8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:41 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-15 21:36:36 +0000
Original commit date: 2019-10-15 21:36:36 +0000
Change-Id: I868d14dc2c5c166600358a8a0dc93c3f676eb37b
Original commit hash: b8c963e22940b726cb4b40c9364bdb4925cf51cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 43c7da02f4f8e16ddb7d5c8c38867e6967bde32e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:39 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update VccDll setting

Skipping VccDll when MC0 is empty

Hsd-es-id: None
Original commit date: 2019-10-11 15:21:49 -0700
Change-Id: Ib6a95bb49a50175546a971a0618821f45d0963cd
Original commit hash: 859b1b1e06c91579b1b5380a1557b80689f3ea29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: e3939d97b8bda86b1a4c4420503e1524bdd338d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:36 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-14 23:31:39 +0000
Original commit date: 2019-10-14 23:31:39 +0000
Change-Id: I88bd3211374ccb8ddd71265b321c338e823fa224
Original commit hash: 8ceebd36db7126867fe2ec67ed8c635600f2112f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cadd2424b073042daaec5eecab6a75b4003cd9f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:33 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: System fails @ Memory Scrub for Dual Rank 1DPC SODIMM

Issue:
  System fails to scrub if DdrOneDpc is enabled.

Root Cause:
  CKE_On isn't set correctly for ddr4_1dpc.

Change:
  Use MrcCkeOnProgramming to correctly set the CKE_On.

Hsd-es-id: 14010066328
Original commit date: 2019-10-04 16:54:44 +0800
Change-Id: I893d98bf93dbc6c98942d6be1d33a5e6e7ddf5fc
Original commit hash: a7174fe3629aaa75d778bc755166ce1a7f238350

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: 7c36eeb3c8c95f523330053eb3c1e041620be864 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:31 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to Development branch 0.4.5.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: None
Original commit date: 2019-10-15 09:33:50 -0700
Change-Id: I461ffdec173a4105f6089c7c090ccf4e0f55f4ca
Original commit hash: f653e459a6fcb89478fdf98f5eac042247e7ad15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 640053a60ce6f20e00388b8566a257851930de92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:28 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-18 18:35:25 +0000
Original commit date: 2019-11-18 18:35:25 +0000
Change-Id: I82ea34b58147df682cc5360ecef7233c8a90cfda
Original commit hash: 8704c678d8a9e2e804ed59cbf7092b42059a1aa3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 60faf8fa7615fe75a8f241ab381639ab13abe842 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:25 -0800 
-------------------------------------------------------------------------------- 
[TGL-A2] Align base and size so that TGL enDebug Trace to memory can work
Changes done to make sure PsmiMemoryBase is outside Remap region and is naturally aligned.

Hsd-es-id:14010042743
Impacted Platforms: TGL
Original commit date: 2019-11-13 23:19:08 +0530
Change-Id: I18fb67d73c4a2f90db87a064060dbf88990e516f
Original commit hash: 359425a3becb139d79da24b15e4c5fc2e97bfaf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: ae79f4f3ab0360d421064b1e16838eab5069aa03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:23 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-16 03:54:03 +0000
Original commit date: 2019-11-16 03:54:03 +0000
Change-Id: I771428213a4c25dbe5af185d81b6a532d674f800
Original commit hash: 430838a853c3db0599575f593247729a921f0a4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d8e265b0fb452974b91c8575398a1c655a9e7c0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:20 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Fixing access outside of array boundaries for RxDqPb, TxDqPb, RxDqVrefPb, TxDqVrefPb

Issue:
  Klocwork scan reported potential access outside of boundaries for arrays RxDqPb, TxDqPb, RxDqVrefPb, TxDqVrefPb
  Issues 1456, 1727, 1727 , 11766, 11767
Root Cause:
  Array size was 2 (MAX_RANK_IN_DIMM) instead of 4(MAX_RANK_IN_CHANNEL)
Change:
  Change the array size to 4(MAX_RANK_IN_CHANNEL)

Hsd-es-id: 14010281376
Original commit date: 2019-11-15 16:30:47 -0800
Change-Id: I9b98a56d4fb0751e087fbee17ee0fc38ac7fe51a
Original commit hash: 38a60474a26c30f2567636ed0082c09be7ad3d0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h

================================================================================ 
Commit: aeb6f34bc6c7c58bb5e5999bd719e8728b897f12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:17 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-11 17:34:57 +0000
Original commit date: 2019-11-11 17:34:57 +0000
Original commit hash: 574ecff9d23e23cefcc24e5ff9f5803d836204c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 40cda0a16072cd419b0a7234bccfed7062f29e0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:15 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Fixing usage of potentially unititialized variable MemConfigNoCrc and unititialized array DccOffset

Issue:
  Klocwork scan reported potentioally used unititialized variable MemConfigNoCrc (Issue #11788)
  Klocwork scan reported potentially used unititialized array DccOffset (Issue #11832)
Root Cause:
  MemConfigNoCrc declared locally but not set to NULL only inside SiPreMemPolicyPpi != NULL condition check which was returning FALSE.
  Further MemConfigNoCrc is checked for NULL which may cause unexpected expected behavior.
  DccOffset is declared locally but initialized inside loop which may be skipped.
  Further usage of DccOffset may cause a failure.
Change:
  Move MemConfigNoCrc = NULL outside of condition check.
  Set DccOffset values to zero explicitly in the beginning of the MrcDccLut function.

Hsd-es-id: 14010281376

Original commit date: 2019-11-15 15:16:16 -0800
Change-Id: I6c775636e31754c7dd8f2f51e178654c02995ce3
Original commit hash: 895a41e32e3873990f7a9f9b81c7192ebfba71e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 4e65c6ee93f9d9292f208e144921a0dbfd15b193 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:12 -0800 
-------------------------------------------------------------------------------- 
Clean up TGLZ0 flag
Hsd-es-id: 1608220593

Original commit date: 2019-11-03 22:57:14 +0530
Change-Id: I6c909a726755e900ddb1d908f8c87be91f86999a
Original commit hash: b3ed5d150596f35add42aa4f8302f6e2abb7c90b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsPmInit.c

================================================================================ 
Commit: 8224f1c18654351b20afe52f88a0cb7ef4e25ca6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:09 -0800 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x44

Hsd-es-id: 14010423035
Original commit date: 2019-11-14 15:12:24 -0800
Change-Id: Ia8c7f4a1e13abf4bf09116a6d799b5bf0c38186a
Original commit hash: c67ec22a034d4857d4922a2ecad6373515df0d76

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 447925b4f8030dcbc8c6d39300e6dca4441c80ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 21:20:06 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

2019-11-16 00:23:32 -0800
Original commit date: 2019-11-16 00:23:32 -0800
Original commit hash: 6cf63725476512e4fd2bf8d172dbd4e0a07ad8a5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenAligned.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenMicrocodeVersion.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenXdr.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/WindowsCapsule/CreateWindowsCapsule.py

================================================================================ 
Commit: 5ba97cf993afec4e4984e50c5074831a7cf76432 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:18:22 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-11-10 09:07:37 -0800
Original commit date: 2019-11-10 09:07:37 -0800
Original commit hash: 3fc338e9b88408812ea14c4769ce20457b552453

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a73edb88101cfe59819d3e69a9be53967e1aa2dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:18:19 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

2019-11-10 08:49:13 -0800
Original commit date: 2019-11-10 08:49:13 -0800
Original commit hash: 6f7c6a6cdd0fd2f1bdb2e883bb1c2322a6ee0e71

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 43c1476b355c9990e00abf2e1d0042fc0fa553d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:18:16 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2457_00

2019-11-10 08:09:25 -0800
Original commit date: 2019-11-10 08:09:25 -0800
Original commit hash: 1c97ee31f83e0da83cf1410e42b29eab679c0ef3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c83f16ed5ff1474d0bd7989e42c042e1faaaf342 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:17:58 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-11-09 09:11:54 -0800
Original commit date: 2019-11-09 09:11:54 -0800
Original commit hash: 70b85afe1335052e9d7c598eba30afbe736194d1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 53af1aa75b2008b1c8af4e99d6ce2ea0bde28cf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:17:54 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2456_00

2019-11-09 09:10:28 -0800
Original commit date: 2019-11-09 09:10:28 -0800
Original commit hash: 5f49c8682f371a73183f8d1b5dd485fa81741f80

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2fce7472243a0645fe183edd7bec59be1c4fd408 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:17:52 -0800 
-------------------------------------------------------------------------------- 
[TGL][PEG]Add new setup option for TxOverride for Gen3 and Gen4

Add two new setup options Gen3TxOverrdie and Gen4TxOverride
Add functionality for Gen4 TxOvrride Pre-Cursors and Post-Cursors

Hsd-es-id: 1608624770

Original commit date: 2019-11-06 10:20:15 +0530
Change-Id: Ice726ba6339c4a1a75d615e5f608da9de6293691
Original commit hash: 49f306479eeed8ee7d4cc3eaa3e0cb7a96e0a72d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 1ebc182f406b73b528641b1df2a1f3e1eaaa9dad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:17:39 -0800 
-------------------------------------------------------------------------------- 
[RKL][TGL] Fix Variable Assert

Variable Assert caused by SHAID a77ebd3f659f34c2f8c45e916869729a6a67b421

Hsd-es-id: 2209626964

Original commit date: 2019-11-08 15:59:25 -0800
Change-Id: I8a656470518905fa0057e7d060cc03453ec7f329
Original commit hash: 0e9ac3b36a97280663b3e8e18326cd4e9d46d25e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 4de6ec2f020859578aadf078c1b43bc2f9a31c56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:17:34 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Confirm the requirement of sign/unsign for FwBinaries FV

1.BiosGuard and BootGuard ACM will verified by CPU microcode.
There's no requirement for UEFI secure boot to put them into a signed section and authenticate them or it would be redundant.

2.ElixirSpringsPatch need to run in PreMem and be verified by BootGuard ACM.

Hsd-es-id: 2209584243
Original commit date: 2019-10-21 14:03:12 -0700
Change-Id: I712b6fdaaa10a2dba7aebf7fcd4f55f11823a0be
Original commit hash: d58259644a52ee8f1523f531f21c11976325ee68

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf

================================================================================ 
Commit: 7f5df8241e800b260f444f8f716243d20453370a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:17:20 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

2019-11-08 11:35:24 -0800
Original commit date: 2019-11-08 11:35:24 -0800
Original commit hash: 9138855c9261cf9556e666836194610941eaffbe

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: a0c5dba2560dc8eb3e325ccfed102251e2fe5d06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:17:12 -0800 
-------------------------------------------------------------------------------- 
[TGL] ACPI errors logged in System.evtx after Wi-Fi adapter Reset/Recovery

Instead of PCI_Config access, provide CNVI pci base address as the OperationRegion offset

Hsd-es-id: 14010271529
Original commit date: 2019-11-07 15:20:45 -0800
Change-Id: I3d84df39d055b6c82a1fcb0ca1152b369dca4be5
Original commit hash: 3b267851d4fbf5fecef7e8da02fde77253f0ff47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Cnvi.asl

================================================================================ 
Commit: 4fcac87b4e016b9a4bce5ea83c19076e9808f2da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:17:10 -0800 
-------------------------------------------------------------------------------- 
Add support for PcdRklCmlCompSupport

- Add new PCD gSiPkgTokenSpaceGuid.PcdRklCmlCompSupport to support CML-S/RKL-S + TGP cross compatibility
- Add new prep command "prep rkls" that builds the cross compatibility BIOS

Hsd-es-id: N/A
Original commit date: 2019-10-31 16:05:51 -0700
Change-Id: If882bb0ab240b27b11436bd19c301f321861e2ad
Original commit hash: 954fce0b9a319f0edf65bc734d9d177e9fb74262

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgBuildOption.dsc

================================================================================ 
Commit: 0812aaa64059d59b3c92709075b0717f4fb6cb1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:17:06 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2455_00

2019-11-08 09:05:33 -0800
Original commit date: 2019-11-08 09:05:33 -0800
Original commit hash: a3c4403a22c546420f2d54cf0e4d25bf7322999a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7394ed205a95d5435d8a67db0d6f2b6a082756fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:16:59 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-11-08 09:03:33 -0800
Original commit date: 2019-11-08 09:03:33 -0800
Original commit hash: f0a3247036c998b06307012979b0136a7f4d3d1c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: fd04c4f0a95a8eb726543ccea9fea31c5501a03f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:16:53 -0800 
-------------------------------------------------------------------------------- 
Accessing PEG60 congifuration space causing ASSERT in JSP boot
Since CPU PCIe is not a POR for JSP,Added PEG60 configuration dump only for TGL.

CheckIn SHA id: a4bfb452c396298e582a3a86b5940e7fe552eea8 causing ASSERT.

Hsd-es-id: 1607848215
Original commit date: 2019-11-08 17:51:49 +0530
Change-Id: I9f43efe385b639d20db6f819ac744a79d864e621
Original commit hash: 7d77f5273428a728d42f11b24974528484d7671d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/CpuPcieInitCommon.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/PeiDxeSmmCpuPcieInitCommonLib.inf

================================================================================ 
Commit: 69d28899141bd6722ca39ca3addd6ad86a7a73e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:16:46 -0800 
-------------------------------------------------------------------------------- 
Update of EBG USB policy

Adding code so that USB policy settings shall be updated based on Setup
values and USB OverCurrent and USB2 PHY parameters provided by Board design
Renamed PHY_PARAMETERS structure to USB2_PHY_PARAMETERS for uniform name
between projects.
Changed GetPchUsb2MaxPhysicalPortNum to return correct number of 14 ports
number.

Hsd-es-id: 1808350426

Original commit date: 2019-11-04 11:46:37 +0100
Change-Id: I98ea275c477c4030a55847b6a755c4c1bae70d2e
Original commit hash: c8a72e4dcabdb18fb0cbb12d71d9925a1d21868a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c

================================================================================ 
Commit: 44dcd2c42df48bb424d85875f347e51739bc32fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:16:36 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS Guide updates for xHCI IP v18 - rev19

Enabling TRB prefetch for TTE, Enabling TTE prefetcher,
updated LTV-Limit, Disabling USB2 Port L0 LTV based on active sync,
TTE policy updates regarding mis-uFrame checking and disable INTR
Complete - split limit to 3 uFrames

Hsd-es-id: 1808951112

Original commit date: 2019-11-06 15:26:07 +0100
Change-Id: I6e1dd7cd4f277891d3f7d8850e44a5a53b3e2617
Original commit hash: de315141b3c554f876687c7a91e6917d3b3fffe5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: c6fe7aa3f61080b904786a125de665d2e08b2864 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:16:26 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit NVS CI Update auto-generated NVS structure definitions

2019-11-08 02:21:13 -0800
Original commit date: 2019-11-08 02:21:13 -0800
Original commit hash: 0c2ed80fb527c902d7aafbc185b3d8cd23752252

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: fdf5ef352295af90ed258a7b5526a13a7a3f203e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:16:01 -0800 
-------------------------------------------------------------------------------- 
PcdFspApiModeEnable should be removed

Cleaned the PcdFspApiModeEnable which is obsolete
and has already been replaced by
gIntelFsp2WrapperTokenSpaceGuid.PcdFspModeSelection.

Hsd-es-id: 1507529229
Original commit date: 2019-11-07 15:40:10 +0800
Change-Id: I3d6fe242f6b0184304d63af9e32244986b1c1e0c
Original commit hash: a0b6f20cc945586f3d9a11fb1b9c90bb4b51476a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/SiPolicyLib.h
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc

================================================================================ 
Commit: a4f2beb241792be8823f2c5ce5895378ca9551b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:15:44 -0800 
-------------------------------------------------------------------------------- 
[TigerLakePlatSamplePkg] TGL - SECURITY : FvRecovery3 is not verified during S3 resume chain-of-trust

Removing code which skips BiosinfoChecker on S3. Fix synced from ICL

Hsd-es-id: 1607954933
Original commit date: 2019-10-30 11:19:04 +0530
Change-Id: I89d0bf702dce25cd30abae130405d2a931a8b68e
Original commit hash: 7a78e2d20c0e107b31e249859756c01818f3996f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c

================================================================================ 
Commit: 49d50668f5c83225d0bc93ad3b338bb3b49a33d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:15:25 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-08 00:12:37 +0000
Original commit date: 2019-11-08 00:12:37 +0000
Original commit hash: b39fbf3854f9d258c6c1478c183b5dc2ad118bab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 71ea1ce805787cda7cb0c72062b586c89b85204d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:15:23 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm

Hsd-es-id: 2207670304
Original commit date: 2019-07-24 16:09:38 -0700
Change-Id: I3575e960768b882c0f0a94690bb9ada0c32d13e4
Original commit hash: e48cad300dde0faf7987baaecf77c2584fd1aea1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/TwoLmRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/BzmInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c

================================================================================ 
Commit: df98d22dd53d05dd0568dc307aab5dee1f5cd2d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:15:15 -0800 
-------------------------------------------------------------------------------- 
New ACPI Device ID for each platform generation

Assign new ACPI device IDs for select devices scrubbed under OS modern servicing.
Changed ACPI ID and other references for HID and DPTF related devices.

Hsd-es-id: 2209594401
Original commit date: 2019-10-31 17:53:21 -0700
Change-Id: I76108b9ef6998b10cf97c7491cb825c1aba6a557
Original commit hash: 9a7992139656e1fd69992397cfae300a92c64c3b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/EC/Asl/EC.ASL
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/ChrgParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen1Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen2Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen3Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen4Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen5Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl

================================================================================ 
Commit: 85d41aa30444a1cb30687269c750bf3da8b7613c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:15:12 -0800 
-------------------------------------------------------------------------------- 
[TGL] VMD D3Cold support for physical devices

Added VMD RTD3Cold support for Physical devices mapped under VMD

Hsd-es-id: 1807457404
Original commit date: 2019-10-23 16:53:15 -0700
Change-Id: Iade82b7c3aef4d536b3d228b8993bb0e1458101a
Original commit hash: 9fa3b9b4499c876801b479fc6508193fbe245c9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/VmdInfoHob.h
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdSata.asl
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/BoardAcpiDxe.inf
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL

================================================================================ 
Commit: b4cdb13d7482d88b741027e9bcf51199ce1b7ab8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:14:46 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-11-07 10:18:45 -0800
Original commit date: 2019-11-07 10:18:45 -0800
Original commit hash: ba3be890124cfa5b4deb255c1dc2774cf4afce8b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: cdd01650f168a6bcdac77ed32f7f631e4f8a1ec4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:14:40 -0800 
-------------------------------------------------------------------------------- 
PeiOcWdtLibNull missing OcWdtResetCheck() function

As reported, the null instance of PeiOcWdtLib required sync with overall functionality of full Lib.
This patch addresses that concern.

Hsd-es-id: https
Original commit date: 2019-10-31 00:31:58 -0700
Change-Id: I9566f3332a0fc912e0da6ede97e67c97aab30c88
Original commit hash: c0f95c94a4b3bea608e734d235f94b473bd9d840

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Wdt/Library/PeiOcWdtLibNull/PeiOcWdtLibNull.c

================================================================================ 
Commit: d954a3c0974039cab98d407fbf865d51dd7d634d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:14:33 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2454_00

2019-11-07 08:55:18 -0800
Original commit date: 2019-11-07 08:55:18 -0800
Original commit hash: 63f4bbd1dd1d398b277e87dd00235c3c2d0a9082

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0cd6070ac8aeda35c3a6dc06107ac733060a9ee4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:14:22 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/CpuPcieRp: Set the right logical operator

Fix build error with coreboot toolchain.

Hsd-es-id: 14010354337

Original commit date: 2019-11-05 20:52:44 +0530
Change-Id: Ie3d1aecba8b9541475d44502c879514252b703f1
Original commit hash: ef4009147cb9238e7e5498e7267fba0d7748a566

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 701fd10d3cae52d8c84b04bdaf91cc0f38cd4518 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:14:19 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg PeiCpuInitLib: Update code to follow latest EXS binary format

Follow latest EXS binary format at
https://sharepoint.amr.ith.intel.com/sites/tgldoc/tglhas/Shared%20Documents/Power%20Management%20and%20Delivery/Features/DBA%20Support/Direct%20Battery%20Attach%20Support.html.

PATCH_REV_MASK is renamed to PATCH_VER_MASK.
EXS_ID is added for EXS version matching.

(patch.PATCH_VER_MASK & version) == patch.EXS_ID needs to
be used for EXS version matching.

The version matching has been done in GetElixirPatch(),
so no need to do any more in LoadElixirPatch().

Hsd-es-id: 1409573045
Original commit date: 2019-10-12 18:27:55 +0800
Change-Id: I421b3c80f5bd390e10e06f2939034e5ace876d8d
Original commit hash: a175e2dfff0fe17bf31c154dcff28c0c63d8b585

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/ElixirSprings.c

================================================================================ 
Commit: c7d36025ab3c9861343cbb3d9a835056f13d0c58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:14:16 -0800 
-------------------------------------------------------------------------------- 
PeiPchSmmControlLib uses DEBUG_INFO for SMI control reg read/writes - too verbose.

Changed DEBUG msg level from INFO to VERBOS.

Hsd-es-id: 14010340111
Original commit date: 2019-11-01 15:18:04 -0700
Change-Id: Ideff153b7e39e8c61d3e395434b6ababe91aab9a
Original commit hash: 24b20f1037710413dd1df37623b218abfeeba5b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c

================================================================================ 
Commit: 5b8fb79ab55d3f5873f86caeae05703b5b6c2553 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:14:09 -0800 
-------------------------------------------------------------------------------- 
BIOS to always enable PSF Forced Relaxed Ordering (FRO) for RS0 downstream completion

Set Ingress/EgressFro bits in Psf Ports according to BWG

Hsd-es-id: 1409051397
Original commit date: 2019-06-10 17:16:39 +0200
Change-Id: I160f01b9d1e76c21dc257a90e93d51650727fafb
Original commit hash: 54cfc26b802605a29e7317c54249e9ae27d04805

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Register/PsfRegsVer1.h
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Register/PsfRegsVer2.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibInternal.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer1.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer2.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer4.c

================================================================================ 
Commit: 9b34c7cf3114c5259fbecbabd415917c73de1d1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:14:00 -0800 
-------------------------------------------------------------------------------- 
Printing PEG60 PCIe configuration space through side band access

Hsd-es-id: 1607848215
Impacted Platforms: TGL
Original commit date: 2019-10-17 17:20:48 +0530
Change-Id: Ibdcf2bd5a60d357fddd7b44fa116fc4995862632
Original commit hash: a4bfb452c396298e582a3a86b5940e7fe552eea8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: 6f22788e898add5983b1829960668ad6c5fc9901 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:13:52 -0800 
-------------------------------------------------------------------------------- 
[C1S]  PowerLimits Override programming should be moved to respective FRU

Problem: Power limits override table is kept as common for all platforms
Solution: Power Limits override table is moved to FRU based on Platforms.
So Power limits can be changed in override table based on the platform

Hsd-es-Id: 1608501377
Original commit date: 2019-11-06 12:35:39 +0530
Change-Id: Idbdca53f9dcea7b5a9ccc0e36e3ce1154887ad90
Original commit hash: 536990f0fe2279e9540d36ee39b9cc9f3bcf4d6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 483c8d86b3f830829facbe638e3a3ec71aece8da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:13:49 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-11-07 01:32:46 -0800
Original commit date: 2019-11-07 01:32:46 -0800
Original commit hash: 834f38ccb4dfeecbcabd9459b3181abde37fbbf1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9e6a41cd6861457251471aa996dff6deda779da9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:13:46 -0800 
-------------------------------------------------------------------------------- 
USB-C virtual wire OC pin-per-port for USB Overcurrent


Solution:
  1. Add Virtual Wire GPIO pad group in PeiDxeSmmGpioPrivateLib.
  2. PeiUsbInitLib update PCH.U2OCM[PortIndex] and CPU.U3OCM[Index]
     for Virtual OC GPIO setting.

Hsd-es-id: 1408871657
Original commit date: 2019-11-07 11:26:35 +0800
Change-Id: I416a6ac25726d1edb1e8c5e529cd5bbe70d9ba7f
Original commit hash: cfadad77b46c4424f5e0dd8a06c4eb293a78dc1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Usb/UsbConfig.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PchDefaultUsbOcMappingTable.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: e34a3d9c985f61520f36e923cdf77c3432a271bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:13:43 -0800 
-------------------------------------------------------------------------------- 
[ITSS]Modify PCH RC ITSS Dxx->PIRx mapping to align with ICL-LP/H/N BDFs

In PCH ITSS lib array storing information on Device to PIRx register mapping needed to be adjusted for each PCH series

Hsd-es-id: 1805972140
Original commit date: 2019-09-16 17:07:07 +0530
Change-Id: I75f1fd827bc0625959e6eeddadf69c3a0c67e2bd
Original commit hash: 5863bf916a85091676e657fa24517fd6fcb399cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer1.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer1H.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer1Lp.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer1N.c

================================================================================ 
Commit: 82a3653c490176acf473033bb82e449f9a6f0897 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:13:38 -0800 
-------------------------------------------------------------------------------- 
1808863187: [ME] Redesign MeType Library

Create common MeTypeLib:
MeTypeLib can export only information that can be gathered
from ME Type Get HECI message.

Any other functionality should be moved MeUtilsLib
ME Detection should be executed once on the boot flow.
Any other (later) METypeLib answers for the ME Type should be made
based  data stored in the HOB (BIOS should not change boot path,
even when ME behaves abnormal)

MeTypeLib library should use additional library 'MeTypeGet'.
MeTypeGet should depend on the way that ME can be detected.

HECI message format should be parent feature request compliant

Hsd-es-id:1808863187
Original commit date: 2019-07-31 14:19:55 +0200
Change-Id: I0e03e49109bf74572c2a454beb8ff880c5cc9561
Original commit hash: 79b4a2d1a9ab496c733776d7aba39692341d0229

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/MeTypeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c

================================================================================ 
Commit: 7a6589f23994260aed5c8bad189b1afed612ff7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:13:33 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Graphics: Gt Dss enable changes for Gen12

Fuse register 0x913c indicates the DSSes enabled
There are only 6 Dual Subslices on GEN12

Hsd-es-id: 1507517864
Original commit date: 2019-11-05 10:06:11 +0530
Change-Id: Icaf2e5bd1efc22b3a56ee2a6648bb03aa8c91f85
Original commit hash: ca94ef17d87f25521c495f84dcfc2bca2c2a1b41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: 5f3e12655710c2961231b42460d3a5886274b936 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:13:28 -0800 
-------------------------------------------------------------------------------- 
[Policy Check] Code Enhance
In order to remove TC"VisualStudio RC Pkg(FSP)" dependency to save build time for Policy Check.

1. Move PolicyCheckInternalOnly from FspBinPkg to FspPkg
2. Remove ClientOneSiliconPkg.dec in FspPkg -> PolicyCheckPei.inf
3. Add new option /header for build FSP reference header only in BuildFv.cmd
4. Add new option -header for build FSP reference header only in BuildFv.sh

Hsd-es-id: N/A
Original commit date: 2019-10-30 16:09:55 +0800
Change-Id: I2ea3e045bcab13705ffe34204c1bb827ad995b59
Original commit hash: aeaf9f8fff00b780b3a9143aaeaf2e5b3b7e2881

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/BuildFsp.cmd
ClientSiliconPkg/BuildFsp.sh
TigerLakeFspPkg/BuildFv.cmd
TigerLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: baf4e24c5177409aa66f0f1ef4014eba3f848204 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:13:01 -0800 
-------------------------------------------------------------------------------- 
[JSL]: Clean up ISH code as it is not POR for JSL

Clean up of ISH modules and supported functions
for JSL.

Hsd-es-id: 1607660864
Original commit date: 2019-10-25 15:40:44 +0530
Change-Id: Icca095a934a3a5e255555713c1b824eee7c858b9
Original commit hash: 9fced57cf4b83cfc761d882e61fab754e966297b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 769a4a28e470a9aba8e9cc746b417a899b403c18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:12:41 -0800 
-------------------------------------------------------------------------------- 
[TGP-LP A3] 2-wire DCI OOB connection breaks when the system stays in S0i3.1

2-wire DCI OOB via Typc C SBU GPIO pins needs to mask IOStandby signal to remain connection in low power state.
GPIO IOStandby is supported since TGL.

Hsd-es-id: 14010079629
Original commit date: 2019-11-01 19:51:01 +0800
Change-Id: I2389336c9624dec824c87da121d9e97cbceb7f24
Original commit hash: c806dadcc20ae4982aa93cfa39d2eadf356996c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Library/DciPrivateLib.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Register/DciRegs.h
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDxeSmmDciPrivateLib/DciPrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 3c5c6e8840221c801fe7c7db2a78ead892ad089a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:12:27 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBordPkg/BoardPkg DSC, FDF: Clean up FILE_GUID for SecureBootConfigDxe

As TigerLake uses SecurityPkg's SecureBootConfigDxe driver,
which is the same as MinPlatformPkg Core, FILE_GUID override
is not needed. This commit cleans up FILE_GUID override for
SecurityBootConfigDxe for TigerLake.

Hsd-es-id: 2209562866
Original commit date: 2019-11-04 01:40:08 -0800
Change-Id: I62328c4308483fe1721b08b5c1bd204f55138bc0
Original commit hash: d55dc93120f6891214892e6a0ffd93e0491f5aaa

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 4e90dc4a6d5cc65de805fd084c072c2e3b33657b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:12:24 -0800 
-------------------------------------------------------------------------------- 
BIOS releases fail to boot and hit PEI_ASSERT

Fixed GPIO IoStandby handling by returning Success on not supperted PCH

Hsd-es-id: 2209586880
Original commit date: 2019-10-31 13:25:40 -0700
Change-Id: I26eb8b3485479f7f522ff3a6f2f35c618335f046
Original commit hash: 4480d819013405fb514268a5f751373958a43c89

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c

================================================================================ 
Commit: 81b9d5fdc2a2baf1dae6f21b57e223f8e58f6e32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:12:05 -0800 
-------------------------------------------------------------------------------- 
FpsPkg early initialization of additional UART in FSPT

- Added support for another UART in SecPchLib
- Created new Upds PcdSerialIo2ndUart

Note:
This change is only valid for FSPT.
1st UART is mainly used for Debug purposes.
2nd UART might be used for platform specific action like communication with EC

Hsd-es-id: 14010309928
Original commit date: 2019-10-29 14:29:11 -0700
Change-Id: I0c554a41cf8e81260e138d22144795a8dc35a9a9
Original commit hash: 1935734b011fab4509882454f1fe9c0091a17f4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
TigerLakeFspPkg/Library/SecFspSiliconLib/SecFspSiliconLib.c
TigerLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: f69a583ed193fcd013acd58ce0b7e484d99a8d63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:12:00 -0800 
-------------------------------------------------------------------------------- 
HSD: iASL compiler is not causing build to fail for ASL code errors.

Change OEMID field to 6 characters in these SSDT's.
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtSds/ThermalSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl

Update to latest Intel ASL compiler, 18 October 2019 version 20191018.
TigerLakePlatSamplePkg/Tools/Iasl/iasl.exe

Hsd-es-id: <2209581543>
Original commit date: 2019-11-05 13:28:21 -0800
Change-Id: I29a4ef83f5a8f72fd90aab3d3a15498330d21833
Original commit hash: 4f4c9f84fc63e733db0642941bf2610baeddd334

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtSds/ThermalSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Tools/Iasl/iasl.exe

================================================================================ 
Commit: 390374d5c274e19b2e754a1c8deb72e7356d209b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:11:54 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2453_00

2019-11-06 09:48:38 -0800
Original commit date: 2019-11-06 09:48:38 -0800
Original commit hash: 3cbb54cff1d2a375850b4a76a167defd0b385c28

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4ef18bda1389a6a398fdb733b1c488c2b6a4afe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:11:45 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

2019-11-06 09:13:32 -0800
Original commit date: 2019-11-06 09:13:32 -0800
Original commit hash: 45203a4cb58b56101d1bd67736e37783ff11d84c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 57afa44a73c6e7631c3ae0cd16289b720a241fa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:11:42 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

2019-11-06 09:00:17 -0800
Original commit date: 2019-11-06 09:00:17 -0800
Original commit hash: 8f8abaec6d651d0b9bc2d0c39b22c87beb216109

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl

================================================================================ 
Commit: 349c1ef33807df524d533b46da05395f8b13b320 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:11:19 -0800 
-------------------------------------------------------------------------------- 
LPIT: Linux need PC10 counter support via LPIT table

Expose the setup option for PC10 counter support in LPIT table.

Hsd-es-id: 1507239734
Original commit date: 2019-10-29 16:08:08 +0800
Change-Id: I2084143e178eeb8b7ef8be34bbdb30efe3cf1cb4
Original commit hash: f70bb05c0490c002a9b3c88b1fb5282781d2db52

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 247774d85658a8fc0587a10034e5856d6a3b47fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:10:40 -0800 
-------------------------------------------------------------------------------- 
[TGL][Camera]Change camera name in Camera3-Link option

Change A12N08B to A12N08BU for specific IMX362 as UF camera in Camera3-Link options

Hsd-es-id: 14010335413
Original commit date: 2019-11-01 17:35:27 +0800
Change-Id: Ie555aff69e180a4fed3dd27bbd706d0719a84d5f
Original commit hash: 73823fa3efea02a4480f96b1dd5fbb63dad50075

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 5910558d6d564d45eb1aecab204b770c457f164b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:10:20 -0800 
-------------------------------------------------------------------------------- 
Responsiveness cold boot delay due to PciHostBridgeDxe module.

MTRR settings configured by MinPlatformPkg PlatformInitPreMem
modules may not fit to all platforms so a new library class
SetCacheMtrrLib created in MinPlatformPkg for flexibility.
Client platforms rely on FSP to configure MTRR so include
Null library instance and improved ~100ms boot time.

Hsd-es-id: 1409780027
Original commit date: 2019-11-01 11:50:27 +0800
Change-Id: I6cf7e576b3cc2ada5f0cbaa8219a0eb23008cbe5
Original commit hash: a4a957ae25e68fa897f4239b2f0f5945a526c099

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkg.dsc

================================================================================ 
Commit: 152c09f21e8e2205fb934ac6ea003592d9ef6cc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:09:46 -0800 
-------------------------------------------------------------------------------- 
[TGL KW] Fix identified KW issues for platform area

Fix some KW issues on below files,
 - Intel\TigerLakePlatSamplePkg\Features\CapsuleUpdate\Library\SeamlessRecoverySupportLib\SeamlessRecoverySupportLib.c
 - Intel\TigerLakePlatSamplePkg\Library\DxePlatformBootManagerLib\BdsPlatform.c
 - Intel\TigerLakePlatSamplePkg\Library\PeiPolicyBoardConfigLib\PeiSaPolicyBoardConfig.c
 - Intel\TigerLakePlatSamplePkg\Telemetry\Library\DxeTelemetryAcpiLib\DxeTelemetryAcpiLib.c

Hsd-es-id: 14010281658
Original commit date: 2019-11-04 16:12:39 +0800
Change-Id: Id73313c30af7a44f16d8df0f1d1ededca0dfa2eb
Original commit hash: ac726ac99b27e3a54aa490628ec258caf6302982

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
TigerLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c

================================================================================ 
Commit: b39e1a9c82a9eb7158df81654fa7baade9712a3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:09:41 -0800 
-------------------------------------------------------------------------------- 
C1S/Me: HeciReadFileMsg() shouldn't trust datasize value it gets back from ME

Issue: The data size read back from HeciReadFileMsg command might exceed the memory caller allocated.
Resolution: Check data size before copying content. Merge SHA-ID: 0b26b5d2a2deab5c2fb29839ba277dafd47ca255
Impacted: All C1S platforms.

Hsd-es-id: 2208925942
Original commit date: 2019-11-01 18:43:09 +0800
Change-Id: I848f70edfd994571e04aedec8e539330fd69a96b
Original commit hash: 7d89ea03983ee1af40ed4a706fda185b2cdf4e68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 4f24bd65b684251182bb249fa17febe24d583221 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:09:38 -0800 
-------------------------------------------------------------------------------- 
C1S/Me: [CML] integer overflow in HeciPdtUpdateMsg().

Issue: Length calculation contains a UINT16 integer might overflow.
Resolution: Change to UINT32 to calculate length. Merge SHA-ID: fb336fa16fafcdac28459b80ec19d64d24624b7d
Impacted: All C1S platforms.

Hsd-es-id: 2208925987
Original commit date: 2019-11-01 19:26:57 +0800
Change-Id: I8123682a65743944e18268fa5d40d91482458afe
Original commit hash: 72703cb6f731c1924d60e05840636e320f094b9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: c47201128103a3f36c636028e8dca19d4844ce88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:09:17 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: Change DTT BIOS menu from DPTF to DTT

Change DTT BIOS menu from DPTF to DTT
Change "Power Sampling Period" to "Battery Sampling Period"
And other cosmetic changes

Hsd-es-id: 2209561497
Original commit date: 2019-11-04 18:35:19 -0800
Change-Id: I84c8ecddb0d085c93f6e6bb287bc1b352c7e8b91
Original commit hash: d91b37738cb280b743d2e655e34fc6cb2c2dd66c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Psm.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtSds/ThermalSds.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/BiosDataVault.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/ChrgParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/HelperFunctions.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/BiosDataVault.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir1Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir2Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen1Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen2Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen3Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen4Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen5Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/WrlsParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.c
TigerLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.h
TigerLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.inf
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: bfa35a0eb0a17d02e11463f85f82818ad3cd60fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:09:11 -0800 
-------------------------------------------------------------------------------- 
Revert "[TigerLakePlatSamplePkg]: Reintroduce PTT support into TGL BIOS"

This reverts commit a9f7b0c85e744e193f694a4173167a3d03063b7a.

Original commit date: 2019-11-05 16:13:01 -0800
Change-Id: I23bb3ca8bfc41363b4fc8d146bd8447c5c7c2676
Original commit hash: e6aec701a58a866597f03702b86aaaceb549c443

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/Tcg/Tcg2PlatformConfig/Tcg2Config.vfr
TigerLakePlatSamplePkg/Features/Tcg/Tcg2PlatformConfig/Tcg2ConfigDriver.c
TigerLakePlatSamplePkg/Features/Tcg/Tcg2PlatformConfig/Tcg2ConfigDxe.inf
TigerLakePlatSamplePkg/Features/Tcg/Tcg2PlatformConfig/Tcg2ConfigDxe.uni
TigerLakePlatSamplePkg/Features/Tcg/Tcg2PlatformConfig/Tcg2ConfigDxeExtra.uni
TigerLakePlatSamplePkg/Features/Tcg/Tcg2PlatformConfig/Tcg2ConfigImpl.c
TigerLakePlatSamplePkg/Features/Tcg/Tcg2PlatformConfig/Tcg2ConfigImpl.h
TigerLakePlatSamplePkg/Features/Tcg/Tcg2PlatformConfig/Tcg2ConfigNvData.h
TigerLakePlatSamplePkg/Features/Tcg/Tcg2PlatformConfig/Tcg2ConfigPei.inf
TigerLakePlatSamplePkg/Features/Tcg/Tcg2PlatformConfig/Tcg2ConfigPei.uni
TigerLakePlatSamplePkg/Features/Tcg/Tcg2PlatformConfig/Tcg2ConfigPeiExtra.uni
TigerLakePlatSamplePkg/Features/Tcg/Tcg2PlatformConfig/Tcg2ConfigPeim.c
TigerLakePlatSamplePkg/Features/Tcg/Tcg2PlatformConfig/Tcg2ConfigStrings.uni
TigerLakePlatSamplePkg/Features/Tcg/Tcg2PlatformConfig/Tcg2Internal.h
TigerLakePlatSamplePkg/Features/Tcg/Tcg2PlatformConfig/TpmDetection.c
TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c
TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.inf

================================================================================ 
Commit: 70c3077f5330d787c78310cf9a131607d5314987 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:08:50 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-05 18:32:49 +0000
Original commit date: 2019-11-05 18:32:49 +0000
Original commit hash: 4bfef3c0bf556439f0aaa39175b4c06adf37d3f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1777066bf62fcdc13094d6d2ef272187bb906880 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:08:42 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL] [MEM] Request to remove gear1 frequencies from MRC defaults temporarily

Issue:
    Requesting MRC to remove Gear1 from the frequency table until these are resolved, due to a few problems (HSD 14010284607 - LP4, HSD 14010240384 - DDR4, HSD 14010192462 - DDR4)

Root Cause:
    Modify the table as below.
    LP4:
      Point 3 -> 4267G2
      Point 2 -> 3200G2
      Point 1 -> 2933G2
      Point 0 -> 2133G2

    DDR4:
      Point 3   -> 3200G2
      Point 2   -> 2933G2
      Point 0,1 -> 2133G2

Change:
    Updated SaGvGearPor and SagvFreqPor table arrays as requested for a temporal workaround.

Hsd-es-id: 2209567955
Original commit date: 2019-10-29 18:18:29 -0700
Change-Id: Id1ee695ace79833c6efc6a622e4eb2bd52bf835a
Original commit hash: 261d04cdccbe25a26b265f9e73af85b11c90fab0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b5604e8d25e26482ad856f33289ae41dcfabca06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:08:36 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-11-05 09:40:40 -0800
Original commit date: 2019-11-05 09:40:40 -0800
Original commit hash: 259742122b1c63a86b592394a82ca4fa387bb075

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 8682a27053b312925ad41232bfe677645dd2b951 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:08:30 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2452_00

2019-11-05 08:24:35 -0800
Original commit date: 2019-11-05 08:24:35 -0800
Original commit hash: b97ea2cd151d45581a39e2e8adb94b5566b4915c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d53007375475aeb0baf49c4d912315dd15652479 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:08:25 -0800 
-------------------------------------------------------------------------------- 
EGS: BIOS shall properly initialize GSX for GPIO expansion feature

Offsets for GSX registers added to GpioRegsVer3.h
PeiDxeSmmGsxLib added to C1S GPIO IP block
 just with the corresponding EBG files.
GpioGsxLib.h added to public interfaces inside C1S.
GpioGsxLib defined to use the new library added to C1S (PeiDxeSmmGsxLib).
Deleted EBG files of GSX library from SouthClusterCdf.
Deleted PchRegsGpioEbg intermediate header file.

Hsd-es-id: 1808525959
Original commit date: 2019-09-17 16:28:45 +0200
Change-Id: Ifb738eb95e6d8eefc3171a8f20fb1ab1cb5ec185
Original commit hash: aac18cf5c10e361351d84c585fd03d61aaf3d34f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GpioGsxLib.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer3.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxDataVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxLib.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/GpioGsxLibrary.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/PeiDxeSmmGsxLibVer3.inf

================================================================================ 
Commit: ef254856bca4243bba04630400ad059c59a3b7d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:08:19 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: USB programming update for IPv18 to rev18

Enabling TRB prefetch for TTE
Removing XHCI_ECN_REG programming for XHCI with DID 0x1BCD

Hsd-es-id: 1409953192

Original commit date: 2019-10-21 14:23:05 +0200
Change-Id: I04c792455a9fcd20512aa431fe2b664cc91e6491
Original commit hash: 3c003fe52fa118c4b7b928d075e77d203f2b521b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: c72b3af0d987a1c5ad02627b95f3914041013ae9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:08:06 -0800 
-------------------------------------------------------------------------------- 
C1S/Me: memory leak without clearing data in PrepareMeBiosPayload().

Issue: MBP contains sensitive data and it is resided in memory after calling PrepareMeBiosPayload ().
Resolution: Clear buffer content before exiting function call. Merge SHA-ID: 0a981ed8f998c437e79b5ba8e5f10e4d45ea8cd8
Impacted: All C1S platforms.

Hsd-es-id: 2208925899
Original commit date: 2019-11-01 18:57:28 +0800
Change-Id: Id633d4e04c14d8cba97d63dfbd07521f1f01ed32
Original commit hash: 225a73d21eefaefaee518ecd73d156c3811778ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c

================================================================================ 
Commit: 7c908afa5274db4f6d1e9b3413627320df204cf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:08:00 -0800 
-------------------------------------------------------------------------------- 
[JSP][PCIe]: Fix for Slp_S0 issue with Thunder peak WiFi card when PCIe speed is set to Auto in BIOS

BIOS workaround to do speed change earlier for Intel Wireless-AC 9260, so that Endpoint will be in correct state by the time downstream devices configuration is executed.
Merge ICL commit id 6055ebb0caa7eba19bf058132f869429e2be46bd

Hsd-es-id: 1606680526
Original commit date: 2019-09-23 18:32:24 +0530
Change-Id: I5c81d31bff5ba8407e59adee1e8a11e3c4293ec3
Original commit hash: db6e348b4ad55e92eedd94fbd48a3e9cf61dd2c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 40e4a1b95756ff9d4e29e2b44f1ce66539ac8b4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:07:46 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/CapsuleUpdate: uCode Capsule Update Support

Add uCode capsule update support.

Hsd-es-id: 1507236892
Original commit date: 2019-10-02 18:13:21 +0800
Change-Id: I943de6bf84e6f5a94b54befd916d417bda786b15
Original commit hash: fdfca2cd3718a92524ff31fac37dca7128415018

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformuCode.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/MicrocodeFmp.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/MicrocodeVersionFfs.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/BiosUpdateHelpersLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/PlatformFlashAccessLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/MicroCodeUpdateHelpersLib/MicroCodeUpdateHelpersLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/MicroCodeUpdateHelpersLib/MicroCodeUpdateHelpersLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/MicroCodeUpdateHelpersLib/ParseConfigProfile.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/mC0806C0_F0000000.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/mC0806EB_0000009A.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_0000003e.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenAligned.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenMicrocodeVersion.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenXdr.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/WindowsCapsule/CreateWindowsCapsule.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/WindowsCapsule/SAMPLE_DEVELOPMENT.pfx
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: d15de899c48ea04e4fc85a571ea6df4547701112 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:07:38 -0800 
-------------------------------------------------------------------------------- 
BIOS support for CSME Resiliency.

Implemented CSME Resiliency support in BIOS.
1) BIOS backs up ME FwUpdate Image from flash to storage in normal boot.
2) BIOS initiates ME Recovery if ME corruption is reported in FWSTS registers.

Hsd-es-id: 1607958338
Original commit date: 2019-10-25 21:51:17 +0530
Change-Id: I50dac628cdb24927981930f819c9168ebf01d188
Original commit hash: f8999cdf9df541421025d78a3b7d277d94fa1365

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/SerialStatusCodeWorker.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/TraceHubStatusCodeWorker.c

================================================================================ 
Commit: b49092dfb91dd36523826fdc60dca4ad62b31fbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:07:12 -0800 
-------------------------------------------------------------------------------- 
[ADL] CpuRegbarRead16 (CPU_SB_PID_IOM, PCI_VENDOR_ID_OFFSET) is 0xFFFF because ADL doesn't have IOM IP

IOM ready bit is needed to be checked for forwarding rest messages and not VID_DID since it is not a PCI device.

ADL-S and RKL does not supports PCIE Gen4 PHY initialization through IOM.
It supports SAM for PEG init still,then port ID may need to be reflected to ADL-S and RKL definition for further gen4 init req.

CPU PCIe is not a POR for JSL

Hsd-es-id: 14010290646
Impacted Platforms: TGL,ADL,RKL, JSL
Original commit date: 2019-10-30 15:42:16 +0530
Change-Id: Idf9a32be140f592fa2455109d75b1a77f74f6f89
Original commit hash: 5d4f4734bb82a6de9b9042c3c01d9d80818460c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/CpuSbiAccessLib.c

================================================================================ 
Commit: fed40c3ad2d32303f280202768578b3fe164aa46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:07:04 -0800 
-------------------------------------------------------------------------------- 
HDA audio codec not found in device manager

Hsd-es-id: 1808669321

Original commit date: 2019-11-01 17:21:37 -0700
Change-Id: Ib1e79836fba4227c65d47fc0898b02cfbf7fb917
Original commit hash: 3731376d8432f620436e923d2a59b8076c7318ed

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: e7d44ceffc58f8465d1adc1b54260e50998dd519 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:07:00 -0800 
-------------------------------------------------------------------------------- 
[TigerLakePlatSamplePkg]: Reintroduce PTT support into TGL BIOS

Changes for cleaning up ClientCommonPkg removed PTT support.
To fix this issue we are introducing a platform driver Tcg2PlatformConfig.

Additionally, due to new changes in the EDK2 implementation, a execution
dependency bug was uncovered between Tcg2Config and TcgSetupDxe modules. To
solve this, the logic to patch the TCG configuration variables was moved to a
callback function to execute at the EndOfDxe signal.

Hsd-es-id: 1608178234
Original commit date: 2019-11-04 13:19:30 -0800
Change-Id: I93e0b087916311db0c7ceb5d24a94c3b188e4cd0
Original commit hash: a9f7b0c85e744e193f694a4173167a3d03063b7a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c

================================================================================ 
Commit: 26c031c0477702336b8af6667bd0aee4a54c5f92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:06:45 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: Change BAT1 to 1 as Windows returns Device ID of 1 for Battery instead of BAT1

As DPTF is not able to identify Battery Participant. Renaming UID string to 1 from BAT1

Hsd-es-id: 2209339851
Original commit date: 2019-11-01 16:42:55 -0700
Change-Id: I57d822efe01b0c9b694c527ef4d0b6a6278001a4
Original commit hash: 865f79ba0ff321f851e03807a4735db81a4794d7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl

================================================================================ 
Commit: 41cdf18bcaead2793e858ee189241f2e89a31669 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:06:42 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: Power Boss Policy Tab- Conditions table: ARTG Last Known Value always displays 0 regardless of whether the charger adapter is plugged in or not
EC reports ARTG to be 15000 mW. but is using 150000mW chargers, and ARTG should reflect that
EC reports Platform Rest of Power(PROP) in W instead of mW

Masking bits to send Power Source Type Bits [3:0] so that ARTG can provide AC adapter rating.
EC can only send 2bytes=15000mW but system uses 150000mW, so multiplying the ARTG value with 10.
EC is sending value 25W for PROP, multiplying it by 1000 to convert it in mW.

Hsd-es-id: 14010301493
Original commit date: 2019-11-01 13:38:08 -0700
Change-Id: I2cf5010b5460ca0e1afe78c62599cd9e4b7c46ef
Original commit hash: a5ef5163644d235944fa9e579e7c78833067db1f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/EC/Asl/EC.ASL
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl

================================================================================ 
Commit: 13eac6bc14e9c0ee60eb2dc2d394f23f6e58b618 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:06:10 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

2019-11-04 10:26:37 -0800
Original commit date: 2019-11-04 10:26:37 -0800
Original commit hash: 9dac569d325a888061ea4120439c75ebeba1820b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: f941fd1273d62804a99c30f9de1b73403c0864f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:06:07 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-11-04 10:04:25 -0800
Original commit date: 2019-11-04 10:04:25 -0800
Original commit hash: 9353e90d14f302e1efef4ee3ed41334c402c3086

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7011c2250b2d857e9851e9d4d501526f2e590849 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:06:04 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/PlatformInitAdvanced: Adjust the condition for the dependency of CNV FV.

Include all of the Network support types as CNV FV dispatch condition, otherwise PXE/Http boot over LAN will fail.

Hsd-es-id: 1409826079
Original commit date: 2019-10-30 13:56:22 -0700
Change-Id: I8ca745c55ed3cbd930ad4f20eaf135bdfff90779
Original commit hash: 384ecc616578042eb91e7b720f3c9777cecab874

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: e92add9c4571089c91b01c3d1e92427fd4a49234 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:05:53 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2451_00

2019-11-04 08:25:07 -0800
Original commit date: 2019-11-04 08:25:07 -0800
Original commit hash: 85b08b417b0eb9f2faefc1674e50d7d4ed93b6e4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0c5397753bd87f6fafb86e3a8b448552c6da4138 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:05:35 -0800 
-------------------------------------------------------------------------------- 
[TGL] [RKL] [FIVR]: VNN and V1P05 bypass current threshold in BIOS option should support up to 0.5A

PchSetup.hfr has been modified to support maximum value of 500 for IccMax in BIOS setup
FspsUpd.dsc has been modified to support maximum value of 500 for Fsp configuration

Hsd-es-id: 1409739484
Original commit date: 2019-08-28 15:00:37 +0200
Change-Id: I51331d4957ad59c80ef2d28259a6a2f94b4bb935
Original commit hash: 5dbe86b7f4a47fd9b948beb851942566d095246e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Fivr/FivrConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 95c080dec9c1856f1170945ff30e8311562d854a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:05:23 -0800 
-------------------------------------------------------------------------------- 
Revert "TigerPlatSamplePackage: Removing BIOS WA of reset issue"

This reverts commit af01105557609b356155387f1eb2172185e85bb4.
CrashLog is kept disabled before stable IFWI with required fix in PMC.

Hsd-es-id: 1507345323
Original commit date: 2019-11-04 15:56:05 +0800
Change-Id: I69f5ce8547ee063e91e0c0581bf2a04eddbbb627
Original commit hash: 39759a8dbdf0a9d43a7c26a39c21fd3381447cfe

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr

================================================================================ 
Commit: db513120e8cd42cfe314d36375e947e0a45eb6df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:05:18 -0800 
-------------------------------------------------------------------------------- 
BIOS setup option to display FSP mode

Hsd-es-id: 1608325948
Original commit date: 2019-10-30 15:20:19 +0800
Change-Id: I9aed0e559ec57394841d3b74da7ccef486d03d7b
Original commit hash: 724bf437172ea37f7526bfa9405756e2534a5da6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/Main.vfr
TigerLakePlatSamplePkg/Setup/Setup.c
TigerLakePlatSamplePkg/Setup/Setup.inf
TigerLakePlatSamplePkg/Setup/Setup.uni

================================================================================ 
Commit: 4d344e7b88635dfedb1bbccc3cf8a84925db4bb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:05:15 -0800 
-------------------------------------------------------------------------------- 
Use GetUtcDateTime.py from EDK2 BaseTools.

GetUtcDateTime.py has been upstreamed so platform should use it
and remove old local scripts.

Hsd-es-id: 1507513932
Original commit date: 2019-10-30 21:46:49 +0800
Change-Id: I22d5c1853faeea4884a2ac32d123f053a9405538
Original commit hash: 3b590a98a3a897a2b6c20b821c9828154bd47807

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/BuildFv.cmd
TigerLakeFspPkg/BuildFv.sh
TigerLakeFspPkg/Tools/GetUtcDateTime/GetUtcDateTime.py

================================================================================ 
Commit: d49959ac0e840bd4382d01d0047d2690bd39f5fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:04:49 -0800 
-------------------------------------------------------------------------------- 
SBX: Fix build problems after merge for SwSandbox platform - take#3

Resolution: Add SmmAccess in IntelSiliconPkg to adopt new C1S change and remove dependency of AdlCpu folder.
Impacted: SwSandbox package.

Hsd-es-id: 2208247328
Original commit date: 2019-09-25 16:23:19 +0800
Change-Id: I9d9a682da85685a899315ee78e253498313eac96
Original commit hash: 2a110dac34280b72beb4ebee16411e037c2c6cd3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: 5d1a3f0f1c1bb6fa1bdd515125fe38b7c102b963 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:04:35 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2447_00

2019-11-03 16:21:41 -0800
Original commit date: 2019-11-03 16:21:41 -0800
Original commit hash: 679c2371b607b5322be17f31492407fb6e955606

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a023059dbddb1499fc3392f95b62641190192f42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:04:32 -0800 
-------------------------------------------------------------------------------- 
Revert "[TGL] Use Structure PCD with multiple SKU support to replace setup variable patching table."

reason: SUT hangs at 0b48PC with EXT_EDKII/EXT_FSPWrapper Debug Images with Assert.

This reverts commit 7d633ffbbc5f90818d79fe49de665690950beba6.

Hsd-es-id: 1507015144
Original commit date: 2019-11-01 13:13:07 +0800
Change-Id: I273563f69beff373fdaba957543f35d95a5855f5
Original commit hash: c5c664399bfd6309e2ebb09461876b10ace28bfd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/Features/Setup/Include/Library/SetupInitLib.h
TigerLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
TigerLakeBoardPkg/Features/Setup/Library/PeiUefiVariableDefaultHobLib/PeiUefiVariableDefaultHobLib.c
TigerLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c
TigerLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.inf
TigerLakeBoardPkg/Include/AdvancedSetup.h
TigerLakeBoardPkg/Include/BmSetup.h
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedIncludeEdk.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
TigerLakeBoardPkg/StructurePcd.dsc
TigerLakeBoardPkg/StructurePcdSle.dsc
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakePlatSamplePkg/Features/MultiFv/DecompressFspsDxe/DecompressFspsDxe.c
TigerLakePlatSamplePkg/Features/MultiFv/DecompressFvMain2Dxe/DecompressFvMain2Dxe.c
TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/Bm.vfr
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
TigerLakePlatSamplePkg/Features/UiApp/UiApp.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
TigerLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
TigerLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: 75ee6197e5bcbe5d3cfe1c0d722a5b53816a3417 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:04:21 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-11-03 10:32:02 -0800
Original commit date: 2019-11-03 10:32:02 -0800
Original commit hash: 79916cd80b7cf6e295b9dfcfcbcd18ebed3ab584

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5e9f5f7a11fe5f76eff1d91e9a775efb903833b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:03:59 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-11-02 10:59:43 -0700
Original commit date: 2019-11-02 10:59:43 -0700
Original commit hash: d35fd132a88a2fc413a93f1292d06e6aa911a5eb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7be524d3e02a1904632a2aaa9b7862e82f1ff697 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:03:50 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2446_00

2019-11-02 09:14:46 -0700
Original commit date: 2019-11-02 09:14:46 -0700
Original commit hash: 9471af0f08ef2b948981112c5648d0f938d1d732

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4bb501559696561193139417de8b820a26e234e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:03:34 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update-test CI BIOS Version to 2445_02

2019-11-01 18:18:17 -0700
Original commit date: 2019-11-01 18:18:17 -0700
Original commit hash: a95b45da1f84bc1e40fd9ec5fc44899020bccce6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 599a047ba83cdfd7c17a5c1e4cd14fe7dd71ac08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:03:24 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-11-01 22:33:24 +0000
Original commit date: 2019-11-01 22:33:24 +0000
Original commit hash: 4b0ac054cdc601d140e1066557ea0c3ddfbcb9fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 363f0b9ef08c40163105d8fd0830b996ae1ac3b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:03:20 -0800 
-------------------------------------------------------------------------------- 
GpioNativePrivateLibVer2 missing GPIO_THC_CLK_LOOPBACK in GpioGetFunctionIoStandbyConfig()

Added Gpio Io Standby handling for THC CLK LOOPBAKC

Hsd-es-id: 14010323798
Original commit date: 2019-10-31 10:03:42 -0700
Change-Id: I8f36f30bd044e40469d4e023d02e62f7e4990a9c
Original commit hash: 96d97934f45b151e61941870947c104d5c024c7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 8f2d2d2a289264663a75ca9c7b2e29b14f7fb2da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:03:17 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Automation systems failing

Issue: WeaklockEn is incorrect cleared in some builds

Fix: Correctly setup WeaklockEn when in those builds

Hsd-es-id: 2209234738
Original commit date: 2019-10-14 18:11:03 -0700
Change-Id: I5bd8da33f08615df1ce276106b1c447c3c700efd
Original commit hash: 0d8cf149999f30695eeaab43f68e82b3f87d56c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: 92dc186746ee544707fa9fd2a84dc56f9b8d9b0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:03:01 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Temporary workaround to avoid Mps assert.

Hsd-es-id: 1306470226
Original commit date: 2019-10-30 16:16:11 -0700
Change-Id: Iddb40d8f3515d7e5f5ccd42a9e06882d70b2136a
Original commit hash: 906ca22907121a88ef2399ccbea93eeef406e193

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c

================================================================================ 
Commit: ce0cda9bdccd658dd0e412790bd4c270316416fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:02:48 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-11-01 11:34:58 -0700
Original commit date: 2019-11-01 11:34:58 -0700
Original commit hash: a1b09426cf2d4ceb6b750a847a689aef4c2f3265

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f57c0b2a25ed554138208ec8ae4094b66b05c809 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:02:44 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

2019-11-01 10:11:51 -0700
Original commit date: 2019-11-01 10:11:51 -0700
Original commit hash: ed4091647d5d914cabbb8c53f15ec2b702da37a7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl

================================================================================ 
Commit: 47968922b09f420ede8a095430943ed5ce13a9c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:02:41 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2445_01

2019-11-01 10:08:02 -0700
Original commit date: 2019-11-01 10:08:02 -0700
Original commit hash: cd1ea89f81cdfe93316e3fb903a89f55ce12d9e7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8ed3daf1503ef94d31c46e47071f2023400a9f54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:02:15 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2445_00

2019-11-01 03:48:01 -0700
Original commit date: 2019-11-01 03:48:01 -0700
Original commit hash: 95aacd88f53beed9b38b1e793467037340f64c84

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 767b8fc72a3c9aa53d44df0c81f5b14d0cca44f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:02:12 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove SocketLga775Lib.h

Use SMRAM_SAVE_STATE_MAP in SmramSaveStateMap.h to replace
SOCKET_LGA_775_SMM_CPU_STATE in SocketLga775Lib.h.
Other definitions in SocketLga775Lib.h could be removed directly.

Hsd-es-id: 1507469838
Original commit date: 2019-10-22 14:34:13 +0800
Change-Id: I7f47b17246d61e35b97010b5bc69781cca145ad1
Original commit hash: 694bf72d9d9c44b14980da2da02efc9c7da30129

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c
ClientOneSiliconPkg/Include/Library/SocketLga775Lib.h

================================================================================ 
Commit: 8e77bc55c9ab347d5dce26b8422b00f071d94e8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:02:09 -0800 
-------------------------------------------------------------------------------- 
[TGL][GCS] Add GCS board name support

Add "TigerLake U GCS LPDDR4" list in the BoardId=0x15

Hsd-es-id: na
Original commit date: 2019-11-01 16:21:56 +0800
Change-Id: I39063490a61b876be23d1cd534571d40e9e75c1d
Original commit hash: 97c593c4a91d65ece3b105163ad09ec88b821254

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: 9bb030a4621a15256f68e27f9f8a066a09dafe2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:02:04 -0800 
-------------------------------------------------------------------------------- 
[WOSPM] [TGL-U] BIOS specifies incorrect frequency for SLP_S0 Residency Counter in ACPI LPIT Table

Frequency specified for SLP_S0 counter is 8197 Hz

Hsd-es-id: 2209367736
Original commit date: 2019-10-30 16:21:48 +0800
Change-Id: I67ccdb29440d77f593150621dd4be8caf326288d
Original commit hash: 2c47c03cb46356b7bf25744cd0ed6570eda65328

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.inf

================================================================================ 
Commit: 5a14599fb65e83d560b8ec3cc223ff51363af53f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:01:38 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update-test CI BIOS Version to 2444_01

2019-10-31 21:35:54 -0700
Original commit date: 2019-10-31 21:35:54 -0700
Original commit hash: 8dff94ba71752956f9f7b7b7d465bc2247e98ee6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 537a181308893549984945bb0051a61696873c95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:01:24 -0800 
-------------------------------------------------------------------------------- 
TigerPlatSamplePackage: Removing BIOS WA of reset issue

PMC FW fix in v1009. Removing BIOS WA which disables Crash Log.
Revert "[TGL] Disable CrashLog as setup default temperarily"
This reverts commit b3450ec750a189de1f1246352c59fb67c8d12e26.

Hsd-es-id: 1507345323
Original commit date: 2019-10-31 14:57:23 +0800
Change-Id: I1efe48dafc95866cf9ed9b780d8644b1ca6a456f
Original commit hash: af01105557609b356155387f1eb2172185e85bb4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr

================================================================================ 
Commit: 0b778ceb0c2a893bd9045e5c2fd9248fb871ed5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:00:50 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/HeciTransportPei: Moving debug information before ASSERT statement.

In debugging the attached HSD the SUT hung at the ASSERT in this area.
In addressing why we reached the ASSERT, I found that there were debug statements that were placed after the ASSERTs.
To potentially make future debugging more effective, I moved the debug statements before the ASSERTS.

Hsd-es-id: 2209583825
Original commit date: 2019-10-29 13:24:45 -0700
Change-Id: I55a9ad9a76cbd6fdf5fd23d3857a2d54b664d062
Original commit hash: 5880e825cf018a2f2b74504c5063ddc8475c7032

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c

================================================================================ 
Commit: 19e0ea7527f1e31f05f3df7d0ca0f4910f3dd50e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:00:47 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: [Part10] DPTF BIOS Dependency Reduction

Removing Trip point from processor participant and removing _TSP method from BIOS.
Also, removing CLPO is the Current Logical Processor Offlining setting. This setting is based on the legacy p-state (_PSS) which is no longer valid with HWP.
PlatSamplePkg/Features/Dptf:Additionally, LPM policy is no longer supported in DTT today. Therefore, we should remove these items from BIOS menu and ASL code.
LPOEnable
LPOStartPState
LPOStepSize
LPOPowerControlSetting
LPOPerformanceControlSetting

Hsd-es-id: 2206899817
Impacted Platforms: TGL, ADL, JSL, RKL.
Original commit date: 2019-06-26 16:45:14 -0700
Change-Id: Iee13f29227f73cfb8534aa47e7300a6a63d05480
Original commit hash: 5c5ff53767e84c8d104a5bf3a87e3fdb11b13338

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 722b3f5880d99d61d6c1fe77ba699f7a92db45bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:00:27 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-31 11:15:50 -0700
Original commit date: 2019-10-31 11:15:50 -0700
Original commit hash: f78a04f710b8474340e78df1c79ea93643609705

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 655415541f8c450dda02230d7b25aea47b69c75e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:00:24 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-31 18:15:35 +0000
Original commit date: 2019-10-31 18:15:35 +0000
Original commit hash: 249e63d4368d4a5124c3392daf2e546321601d7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 42c00ec31d4225fce107ce4d2cbe160d27c6d98b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:00:21 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Bios hang in Simics after power button override test

MRC trainings are not supported for Simics and should be skip in BIOS for execution on Simics.

Hsd-es-id: 2209556440
Original commit date: 2019-10-30 12:02:58 -0700
Change-Id: I46035c97d886cf611f3354637f6726111457d05f
Original commit hash: 6ed8750a9cec72fe910c15cf705f06ae0151b3b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 0d794110589490a7eefdfa4fad06b06bf4a5d5ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:00:17 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

2019-10-31 09:59:01 -0700
Original commit date: 2019-10-31 09:59:01 -0700
Original commit hash: d53dc680da180144094b67dc778aef60078397a3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf

================================================================================ 
Commit: 4c8579370aa0f7803977a289de387c66f8d80a43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 19:00:06 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiCpuInitLib: Fix Ac Split lock to enable for all cores

Fix Alignment Check Exception to be enable across all cores instead of
only on bsp core.

Hsd-es-id: 14010246113
Original commit date: 2019-10-18 12:00:43 -0700
Change-Id: Icc8b646e6cc641b5f576d66f969eccd8934dae53
Original commit hash: 6829bcef237af7fee3097637d2fe19600a8d6819

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 5e0281de459c8c700af5b4caa7aa8af58b1fde77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:59:42 -0800 
-------------------------------------------------------------------------------- 
1306864558: C1S: Use MeType library for SV ME detection and remove ME_OPERATION_MODE_SPS

ME_OPERATION_MODE_SPS is obsolete. Currently SPS ME (and other)
is detected based HECI message.
Also detection based onn ME_MODE_SV_FW is removed and performed via MeType lib
however Dfx/Sv ME exposes MeMode == ME_MODE_SV_FW
and supports detection via message.
Disabled MeType is "virtual" ME used when interactions with ME are not possible:
 - DWR flow
 - SPS Ignition

Hsd-es-id: 1306864558
Original commit date: 2019-07-10 15:37:48 +0200
Change-Id: I6ada85c293157e51c6991d97b859e0ced811830e
Original commit hash: 1390d4fd7c3d70215b5337a09d9d60039e8305df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MeState.h
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/DxeMeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/MeTypeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: 59d216564b2dc0357729aaa190e4a1b130c7b126 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:59:36 -0800 
-------------------------------------------------------------------------------- 
[TGL] HDA audio codec not found in device manager

Sdi enabled policy should be updated.

Hsd-es-id: 1808669321
Original commit date: 2019-10-31 11:42:58 +0100
Change-Id: Ic70f698e7c225092e25e8c2435d655b56547abb9
Original commit hash: c8ad3bb6ff9d8e1e9606e4e31ca56f8b6bf6b9c3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: 7aabb2f6aeacb6daf140f870129773fa7e0fb609 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:59:28 -0800 
-------------------------------------------------------------------------------- 
[JSL]Reverting "Update of EBG USB policy", as it was impact the system hang on JSL REV1

This reverts commit d9d1cc78010ada4566712cd27a728c14c0576309.

Solution:

Reverting commit to solve system hang issue on REV1 RVP.
Hsd-es-id: 1808350426

Unit Test:
Board is booting to OS without any system hang, after reverting.

Hsd-es-id:NA
Original commit date: 2019-10-31 13:45:06 +0530
Change-Id: Ic68a36bd9bf2890803a486b9194a211647a049de
Original commit hash: b09d080ee8a2b43e7c1030f4c4b079f36b650422

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c

================================================================================ 
Commit: ba09d603870ac0aa9fd891329837297c0af4d9a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:59:12 -0800 
-------------------------------------------------------------------------------- 
[TGL_U][CSLP][Rainer_R] System can't enter Package C-state after updating 2321.08 RC

1. FirmwareConfiguration should be changed to "Test" so all the test policy will be updated correctly.
2. FSP-S UPD Cx should be set to 1.

Hsd-es-id: 2209566517
Original commit date: 2019-10-30 11:23:19 +0800
Change-Id: Iac8914a8913cd7c8b0674e46c7a353b9f25658b2
Original commit hash: 202768af8ec77299122562e6affe7e401c824384

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: 574a0f0dead5e7c53fcf8beb899ed043f8841597 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:59:04 -0800 
-------------------------------------------------------------------------------- 
[PCIe]: Update VER1 code to match ICL codebase - PCIE

Handling the delta between TGL and ICL default register values

Hsd-es-id: 1607950151
Original commit date: 2019-09-25 14:56:23 +0530
Change-Id: I93b8f9f4231d5474e2235b390f5d4e15c91c3957
Original commit hash: be048e86d96d41b704c151eeb06ad136ff3a47bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c

================================================================================ 
Commit: 3b9f3a987c31fcd03542b35e93c9cf0e10db441b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:59:01 -0800 
-------------------------------------------------------------------------------- 
[JSL_PSS_SIV][VP][REV02]  Intel Smart Sound Technology Audio controller in Yellow Bang state

Dsp enabled policy and UAA compilance mode policy should be updated.

Hsd-es-id: 1608107894
Original commit date: 2019-10-30 14:39:29 +0100
Change-Id: I8526434f414073ec115615cbc082fea554aef1da
Original commit hash: 4f26c1d6dae75f462b3825ddf2adfd8a6315ed3e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: 62037d3e4f5eb0a7641299013f7c16332a246f48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:58:50 -0800 
-------------------------------------------------------------------------------- 
Integrate latest RKL GOP V1025

Hsd-es-id: 1608288575
Original commit date: 2019-10-27 14:36:21 +0530
Change-Id: Ife7673f8899252c171a4672397664777b6ac1371
Original commit hash: bbfebec11aedf597259c33230d315e35f9c3c466

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/RklCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 49bb1fd14edd0c097029286738fe8b9a29b842c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:58:47 -0800 
-------------------------------------------------------------------------------- 
Implement Fail Safe EC Fan control to avoid silicon burnout after hung state

Added EC function to set Cpu temp-PWM speed point to kick in to handle failure condition within EC control

Hsd-es-id: 2209561623
Original commit date: 2019-10-22 16:40:58 -0700
Change-Id: Ic11f04f3d981cbb2667f54855986c999ba36c4a2
Original commit hash: ddbb07a3c24cbcb610fde09a47e7c9355032ec3f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakePlatSamplePkg/Include/Library/EcCommands.h
TigerLakePlatSamplePkg/Include/Library/EcMiscLib.h
TigerLakePlatSamplePkg/Library/BaseEcHwLib/BaseEcHwLib.c
TigerLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
TigerLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: d8f920a5a6f0dd06956cc2c907e75acf4c42cf6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:58:14 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-30 23:23:01 +0000
Original commit date: 2019-10-30 23:23:01 +0000
Original commit hash: b26bcdc21d9d636e000f28c824eb77cfc72eb1d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cd4e3b899208c35e60e85ca1e17f41280f9601aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:58:11 -0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-U][DDR4]: MRC not choosing correct frequency "Could not find the matching frequency 3199"

Issue: Ratio to frequency calculation is incorrect.

Problem: Formula used did not use UDIVIDEROUND macro which made all division to be floor.

Fix: Reuse the formula that is already calculated for DMFC.

Hsd-es-id: 14010298139
Original commit date: 2019-10-28 12:00:05 -0700
Change-Id: I03a9b173d16644683fc4cb89790011e1c4656a8b
Original commit hash: dadba564e22445610f6d428314aa6aab80e2e0f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 53e47c6c435526fe435ac0dabbcf845557238de0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:57:58 -0800 
-------------------------------------------------------------------------------- 
[RKL-S][VP] BIOS ASSERT observed on ((Data32 & B_PCIE_PCIEPMECTL2_PHYCLPGE) != 0)

Hsd-es-id:1507498832
Original commit date: 2019-10-30 14:05:40 +0530
Change-Id: I653cdf9cbfcbf97872ecb32f64a062657d14fb69
Original commit hash: 9361861144535ab1f36d2daf5c385d1798a08aea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: dc12e6acac104c2fdcc439c9e896594eff0cc731 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:57:55 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][feature][14010301307][change_request][ADL MRC][Enable Roundtrip Matching feature]

- Added support for the new Roundtrip Matching feature in MC:
 - MrcRoundTripMatch() is called at the end of Read Leveling training.
 - In CTE is it also called at the end of JEDEC Reset.
 - Added GetSet for TR_RRDVALID_CTRL/DATA fields:
   GsmMccRrdValidTrigger,        // Trigger RRDVALID FSM (Roundtrip Matching) per rank
   GsmMccRrdValidOverflow,       // RRDVALID FSM Overflow indication per rank
   GsmMccRrdValidValue,          // RRDVALID FSM result - gap value, per rank
   GsmMccRrdValidSign,           // RRDVALID FSM result - gap sign, per rank
- MERGE_REQ_READS_PQ.enable_rpq_req_merge needs to be disabled when cpgc_in_order is used
- Skip MrcEccClean() on Simics
- Added Rank parameter to MrcGetMcConfigHash()
- Added PI shift according to gear for the following registers:
 - RXCONTROL0RANK0.rxrcvenpi
 - TXCONTROL0RANK0.txdqsdelay
 - TXCONTROL0RANK0.txdqdelay
- Added GetSet for DATATRAINFEEDBACK.ddrdqrxsdlbypassen, this bit is needed during JWL step.
- Removed programming of XARB_CFG_BUBBLE_INJ which was causing bubbles injection and broke B2B reads.
- MrcSchedulerParametersConfig: do read/modify/write on SCHED_SECOND_CBIT instead of starting from zero value,
  to avoid clobbering fields that are '1' by default.
- MrcJedecResetDdr4: swap the order of CKE low and DRAM_RESET# deassert at the beginning of the flow.
- Set CPGC2_V_CHICKEN.RTN_BYPASS_DISABLE = 1, needed because of two CMF instances in ADL

Hsd-es-id: 14010301307
Original commit date: 2019-10-29 15:48:54 -0700
Change-Id: Ia731f3904de9b9b60abedca975e884a3994594b9
Original commit hash: 0904e10b81f1c3e77e8078b86d5daf7f36cff8fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 24ae5966e85e219900e2ed5c286c40511fa56657 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:57:42 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-30 11:01:55 -0700
Original commit date: 2019-10-30 11:01:55 -0700
Original commit hash: f328a9a54fa1d115379dc791f282fe9a5bcc2b9b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b9ea50086f1f86354e92b3f5a3880ddd148fe70e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:57:39 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

2019-10-30 10:29:09 -0700
Original commit date: 2019-10-30 10:29:09 -0700
Original commit hash: ade59f4b2902194adf71891d423e946c1203a3e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h

================================================================================ 
Commit: 43f68bd418d034e025d5b00aaeaefc51c06e9d09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:57:36 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2444_00

2019-10-30 10:06:52 -0700
Original commit date: 2019-10-30 10:06:52 -0700
Original commit hash: 5737508163bff07418771833a05832746bd23152

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 99c7f7174c76e157bc3099d8a84d84116b24050e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:57:28 -0800 
-------------------------------------------------------------------------------- 
1808900130: [ME] Corrections for WS flow

1. Correct comments for mPCH changes
2. correct debugs in MeUefiFwHealthStatusLib.c
3. Fix reading ME FW Status reading

Hsd-es-id: 1808900130
Original commit date: 2019-10-30 11:51:45 +0100
Change-Id: Ice9ebd83fbf27e5d830b7f6753f6b9eb6f1118dc
Original commit hash: b691b7e1934064c3cf1a1517e727cc3a60c29ff3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/HeciControlProtocol.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c

================================================================================ 
Commit: ae96920db8a64c2163750e30b4d309f4f807492d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:57:17 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/DxeMeLib: Fixed potential buffer overflows in HeciMsgDxeLib

Hsd-es-id: 14010036581
Original commit date: 2019-10-28 13:08:58 +0100
Change-Id: I8414a4783a22688d39aed847a1d134de4d81ff8c
Original commit hash: 175066a4ed5e8279a3d15b97b44b68dd313132b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 75f4de96bed66a4dd76ac6a766f3f925b6ec8987 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:57:14 -0800 
-------------------------------------------------------------------------------- 
NHLT: Devtype for PDM should be 00 due to specification

Update NHLT.

Hsd-es-id: 1808092481
Original commit date: 2019-07-23 13:54:26 +0200
Change-Id: Ic304854fc78b59221ba2f700568400792e154e12
Original commit hash: e0c34b53b9dbcab9e58066b760d32401a4986c16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/DxeHdaNhlt.h
ClientOneSiliconPkg/Pch/IncludePrivate/DxePchHdaNhlt.h
TigerLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltEndpoints.c

================================================================================ 
Commit: 70cfc9348c58b5f01b80d23be2acff9aa382baff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:57:11 -0800 
-------------------------------------------------------------------------------- 
[PPR_SIGHTING][HSLE EBG] BIOS Assert on PeiHdaInitLib booting 17D06 EGS CRB BIOS on 19ww37a EBG SA model

Update Ebg policy.
Disable Sndw0, Dmic0 and Dmic1 are not supported in Ebg,

Hsd-es-id: 1808863521
Original commit date: 2019-10-21 15:21:29 +0200
Change-Id: Ic1e79771ba3b60f1ef8dc8f8a6afad5d33c70d36
Original commit hash: 02a89dea674123a6bb9897412fe0bae01fb14a00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 1d7338e64642a36b137adcf3aa5eb3fcca9586c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:57:08 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add dynamic XTAL qualification enable

Ported dynamic XTAL qualification enabling from ICP
codebase. When all conditions in the PCH are met for
XTAL clock shutdown BIOS will enable the XTAL qualification.
When one of the conditions is not met BIOS will disable the XTAL
qualification.

Hsd-es-id: 1607853964
Original commit date: 2019-10-28 15:13:21 +0100
Change-Id: I0d94c88e83f90f84d9c5eb81b9c067edbf36deda
Original commit hash: 3febf6da1caa96770a91c71c8177177297545e7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/CnviRegs.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Cnvi.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchCnviAcpi.c

================================================================================ 
Commit: 5e90e1f4256be5fbcc854f1d8abd62f753d4f85e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:57:05 -0800 
-------------------------------------------------------------------------------- 
Fix TcssXhciCallback doesn't enable TCSS related IP when enable CPU XHCI from SETUP menu.

Hsd-es-id: 1507505387
Original commit date: 2019-10-28 11:13:52 +0800
Change-Id: I5ff1e3023d492812bdf0c7256fd71125c0872981
Original commit hash: f7cc954ef56795fca587ef69bdb37426f9867ace

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 8472d3a5c2af3e97889cdcdeb651978a47d36424 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:57:02 -0800 
-------------------------------------------------------------------------------- 
BIOS Guide Updates for USB v17 (rev19)

Updating LTR High Idle Time and Medium Idle Time for ICP-N and JSP PCH

Hsd-es-id: 14010066591

Original commit date: 2019-10-03 15:59:50 +0200
Change-Id: I330a0f1c9215d12223335a12681249781e5280dc
Original commit hash: 25544fe035bbb5e4308de5759ca4620e66a63c30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 244bc8ebd4b04a7b927de2931e190e825145a41e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:56:59 -0800 
-------------------------------------------------------------------------------- 
Update of EBG USB policy

Adding code so that USB policy settings shall be updated based on Setup
values and USB OverCurrent and USB2 PHY parameters provided by Board design
Renamed PHY_PARAMETERS structure to USB2_PHY_PARAMETERS for uniform name
between projects.
Changed GetPchUsb2MaxPhysicalPortNum to return correct number of 14 ports
number.

Hsd-es-id: 1808350426
Original commit date: 2019-09-27 13:52:05 +0200
Change-Id: Idd1d2e1ddcac8b42d93a22622f49ee1e265cada7
Original commit hash: d9d1cc78010ada4566712cd27a728c14c0576309

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c

================================================================================ 
Commit: 56dcdda2cf5f146a33718c471cb102bfb08dbcbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:56:24 -0800 
-------------------------------------------------------------------------------- 
TGL-U CRB [A2][BIOS]:C-State Latency control MSRs are programmed by BIOS.

Hsd-es-id: 1607500518
Original commit date: 2019-09-25 20:17:13 +0800
Change-Id: I16300da3a6025c9a7075eabb7fb81840c203c68b
Original commit hash: e88fdda76c52422539f3440f28e5f8f0e84f33ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 0da1886bdf0bf6f5df5b5621abf6f5545ef6c320 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:56:00 -0800 
-------------------------------------------------------------------------------- 
Refactoring Cpu Generations, steppings, type to FRU

corrected the TGL-H support

Hsd-es-id: 1608130353
Original commit date: 2019-10-29 11:23:00 -0700
Change-Id: I0d7514d220eae3c6d0c784cfd1dda5e1c80e91ab
Original commit hash: c9c436509a0d42f4897a203ce8ad6bf18c50899e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 3eff70d5204d8b0e5fc44bb6b2823d6f4647dbe0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:55:52 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2443_01

2019-10-29 14:28:58 -0700
Original commit date: 2019-10-29 14:28:58 -0700
Original commit hash: b5c8ee9e96a11daf7f4133223a69edc05cb17376

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cee18cd385e46244c3f051dc6605b94fbdf9e349 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:55:44 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

2019-10-29 13:24:02 -0700
Original commit date: 2019-10-29 13:24:02 -0700
Original commit hash: a0c5fb4a9bcba4e5054d5166329731f2fca0b89d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c

================================================================================ 
Commit: a69f43b2bb2bba82e22930a29ffbda5f5d1ab66d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:55:41 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-29 13:22:37 -0700
Original commit date: 2019-10-29 13:22:37 -0700
Original commit hash: aa6951fc6ef14ac0aa6f4f2eed6ced9f4b6953b3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c25b53b05ece66e10b84b69e1c3fea15954cd620 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:55:25 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Setup: Grayout all tcc features when tcc mode is enable

Grayout all tcc features when tcc mode is enable.
Add missing VMX feature to tcc mode.

Hsd-es-id: 1408243941
Original commit date: 2019-10-28 13:55:35 -0700
Change-Id: Ic2a237d784f8dea1534682fed45e5a33c6f80315
Original commit hash: 11e6ca500d567362cc8461d938fd1c083f75804f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/Advanced.vfr
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 4d2f40155929498f05b2c22fc7f6f0744865386c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:55:16 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update Amy Test BIOS Version to 2443_00

2019-10-29 10:00:58 -0700
Original commit date: 2019-10-29 10:00:58 -0700
Original commit hash: cb620a4a8bb3e4b933d8f7ac9553b0a6846eabb6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 30920e16c8850a395ccad6da3488b178e07cad69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:55:03 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Incorrect GPIO is toggled for pwren during RTD3 flow for PCIe x1 slot

GPIO GPP_F9 is the PWREN pin for PCIe x1 slot.

Hsd-es-id: 14010237825
Original commit date: 2019-10-18 11:09:12 -0700
Change-Id: Ie2ab624380e6f9faba6ecdf9ed71f3e3b6d943f7
Original commit hash: 400e9cfec687f126b374bdc65d1ac534be5520d1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 818f9e175b6aa91e4f9a39555b90c5d999420c4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:55:00 -0800 
-------------------------------------------------------------------------------- 
[TGL KW] Fix identified KW issues for SA area
Hsd-es-id:14010280890
Impacted Platforms: TGL

Original commit date: 2019-10-25 22:47:10 +0530
Change-Id:If4aa5e4470f803dd3a95c1fb96ae10e97ffa20f9
Original commit hash: 1277af7b682db1785677acb544d11a6410c504bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: bcbcadc11fac52f20c4076b4d6b382612213d0b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:54:52 -0800 
-------------------------------------------------------------------------------- 
Add ESPI_SMI_LOCK setting to S3 BootScript

ESPI_SMI_LOCK bit is reset after Sx hence in S3 case we're losing its setting.
Due to that modified setting ESPI_SMI_LOCK bit and added it to S3 BootScript.

Hsd-es-id: 2208294902

Original commit date: 2019-10-04 14:02:08 +0200
Change-Id: I75739933c875fa910833965aac3f9b64a33f3173
Original commit hash: c04f93c12d6dee0a1a8edcf96f8e012b3df2fc11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibWithS3.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcherServer.inf
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c

================================================================================ 
Commit: bb32cad90b8d2971e1f655a73b865fe2a389b108 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:54:43 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Rst: NVMe Storage Remapping is removed from POR and BIOS for South Cluster/PCH EBG shall be updated

Created RstCrLib library instance for EBG (Ver3). The function RstGetCycleRouterNumber () should return RST_PCIE_STORAGE_CR_INVALID.

Hsd-es-id: 1808882436
Original commit date: 2019-10-15 11:23:12 +0200
Change-Id: I64ad8b13ee30aa29952da3bfd936ace7511a8387
Original commit hash: 9580c2d42aa0195af2b7722c885c1a0719e06e1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/PeiDxeSmmRstCrLibVer3.inf
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer3.c

================================================================================ 
Commit: 89b9334a47f4d7b2ffdd4988e91cb1bd6ca23fd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:54:41 -0800 
-------------------------------------------------------------------------------- 
Clean up TCSS register header files for RKL

Hsd-es-id: 1507446514
Original commit date: 2019-10-14 16:22:29 +0800
Change-Id: I38b3cc2762ebd1b6377ace7f87f9883510ed6c54
Original commit hash: a31fcf1c61fcd957acd820d071170d9ed1b2635b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/CpuUsbRegs.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/HostDmaRegs.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/ItbtPcieRegs.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLibNull/DxeITbtPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLibNull/PeiTcssPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 262c4bd1341d75c1536cea929f4b33221333e93b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:54:37 -0800 
-------------------------------------------------------------------------------- 
[JSL] REV02: Corrected DMIC CLK1 and DATA1 Gpio pins

The DMIC CLK1 and DMIC DATA1 pins are wrongly configured to
GPP_ S_4 (instead of GPP_S_2) and GPP_S_5 (instead of GPP_S_3)
in the code for REV02 silicon.

Hsd-es-id: 1608323834
Original commit date: 2019-10-25 16:09:07 +0530
Change-Id: Ib328257f69a01b6471b056c2b38c64ed48de46c5
Original commit hash: 4bf49f44965cf6b0824fe3b58ebecb6e3b62156e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c

================================================================================ 
Commit: 89bab703415e35adbddfd3310a080a100f75b254 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:54:32 -0800 
-------------------------------------------------------------------------------- 
EagleStreamPkg/HwAssetDxe: Support for pushing Hardware Asset Table to ME

In case of client FW in the ME, the BIOS must support sending hardware asset
tables to the ME. Added basic AMT setup.

Hsd-es-id: 1306749586
Original commit date: 2019-09-06 11:01:36 +0200
Change-Id: I70fb644d834efac8e84ea36ea3e91d2751a62c79
Original commit hash: 5844c1471113ee071d249d091236c39d41a624b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.c
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.inf

================================================================================ 
Commit: 4418e7bc21ce30938861fe1ccfd875b0d85dc713 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:54:13 -0800 
-------------------------------------------------------------------------------- 
[C1S] [GPIO] Encoding for TxLock in function "GpioGetPadConfig" not done properly

Encoding for TxLock in function "GpioGetPadConfig" fixed

Hsd-es-id: 1808544854
Original commit date: 2019-09-19 10:58:35 +0200
Change-Id: I93e4ca21b67dee18792d7ac829ae6611a9bddb5c
Original commit hash: 66ba1d46eafdb6f67ea1c4ff58d93701bff875e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GpioConfig.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c

================================================================================ 
Commit: 125a90a1da3bd3814f670d73f863e651f0bbf790 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:54:08 -0800 
-------------------------------------------------------------------------------- 
[TGL] Responsiveness regressions observed in S5 in PCIe PreMem RpInit

Hsd-es-id:1409764116

Original commit date: 2019-10-21 13:17:17 +0530
Change-Id: I3605104266f683b11b9dc34c2d5afd228f33e8e3
Original commit hash: 7c36819e708eda521e82b827134fb68d3c34a297

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 062c54f9c318aecc68d780638d0e6d45258d6d8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:53:33 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-29 00:16:25 +0000
Original commit date: 2019-10-29 00:16:25 +0000
Original commit hash: 50027f5c5965538980eb62e923830c2617486022

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0d2dc837e40f9b4e48cf4fd6c1e5a1d17d02ba0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:53:12 -0800 
-------------------------------------------------------------------------------- 
[TGL] TME restoration of keys does not account for flash update flow

-Update TME Initialization flow to account for BOOT_ON_FLASH_UPDATE mode
-Update TME Initialization flow to always lock MSR_TME_ACTIVATE
-Update locking of MSR_TME_ACTIVATE to be handled like DRNG and have retires
-Port updated TME Initialization flow to MiniBios

Hsd-es-id: 14010022565
Original commit date: 2019-09-17 18:44:54 -0700
Change-Id: Id77a5ab4638f50ad8ffc7615680523a117c7307c
Original commit hash: 198a93d05b320f9b8bca7e93577fe3eef6c4b3bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/ArchMsr.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h

================================================================================ 
Commit: 1dd4f79a22a162f8b59175709eb51d02737dd5b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:53:04 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-28 21:46:14 +0000
Original commit date: 2019-10-28 21:46:14 +0000
Original commit hash: 0839c33deab27528a57351f8f129688f4fa78f61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ce3b1b40aea94fee0b1fccd4e9941c997e039412 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:53:00 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Include/Register/PmcRegs.h
PlatSamplePkg/Features/Dptf :Add new ACPI methods for PCH participant GET methods

The request is to provide GET ACPI methods in PCH ACPI device.
GET ACPI methods added (no param, but returns the value) -
GFFS: to read FFFC_FAULT_STATUS register from PMC
GFCS: to read FFFC_RFI_STATUS register
GFC0: to read RFI_CONTROL0 register
GFC1: to read RFI_CONTROL2 register
GEMI: to read EMI_CONTROL register

Hsd-es-id: 2207660142
Original commit date: 2019-10-08 16:09:03 -0700
Change-Id: I490cf1ca06fab6bcb4e9945013d4c05e75547f83
Original commit hash: edf728d5eef100dff5d900b7b21287cce7a7352f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl

================================================================================ 
Commit: d50e33058f6ebed0960ca20125b2ec59b28e46dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:52:54 -0800 
-------------------------------------------------------------------------------- 
Copy ICL MemoryInit for RocketLake Project

Hsd-es-id: 1306892240
Original commit date: 2019-10-28 12:17:38 -0700
Change-Id: I14b9fbd1e9011af3823daf153fc96bb035ec1c4a
Original commit hash: 9d213dcea95a13daa8411e04ec35b446d32d1ddd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Include/Library/MemoryAddressEncodeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Include/MemoryTest.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/IncludePrivate/Library/MemoryInitLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.nasm
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Library/PeiMemPolicyLib/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/MemoryTest.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFspRkl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibRkl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcCpgcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcCpgcOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoDefines.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/McAddress.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGears.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcIoControl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMalloc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterEnum.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl6xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIclAxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIclBxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIclCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIclDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIclExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIclFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl6xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIclAxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIclBxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIclCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIclDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIclExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIclFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/Pci000Icl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Skylake/MrcMcRegister.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Skylake/MrcMcRegisterCnl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Skylake/MrcMcRegisterStruct.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Skylake/MrcMcRegisterStructCnl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModesUpServer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMalloc.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/BUILD/Build.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/BUILD/Cln.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/BUILD/MinBuild.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/BUILD/TOOLS/Bin/FindEntryPoint.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/BUILD/TOOLS/Bin/Fwpad.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/BUILD/TOOLS/Bin/PLACEPE.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/SRC16/CpuRc16.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/SRC16/crcpm32.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/SRC16/far_jump.bin
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/SRC16/near_jump.bin
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/SRC16/padin_f.txt
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/SRC32/CpuRc32.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/SRC32/crc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/SRC32/crcinit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/SRC32/crcmacros.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/SRC32/crcoemhook.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/SRC32/crcsetup.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/SRC32/crcstart.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/UCODE/LICENSE.TXT
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/UCODE/m_80_706e1_80000038.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/UCODE/m_80_706e3_81000008.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/UCODE/m_80_706e4_8000000a.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/UCODE/m_80_706e5_8000000a.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/CPU/UCODE/m_c0_706e0_80000028.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/ConfigBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/EcCommands.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Io.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Io.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/MemoryUtils.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/MemoryUtils.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/GpioConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/GpioPinsIclH.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/GpioPinsIclLp.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/GpioPinsIclN.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Library/GpioLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Library/GpioNativeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Library/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Library/PchSerialIoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Library/PchSerialIoUartLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/PchLimits.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/PchReservedResources.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Private/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Private/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Private/Library/PchPsfPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Register/PchRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Register/PchRegsDmi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Register/PchRegsGpio.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Register/PchRegsGpioIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Register/PchRegsIsh.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Register/PchRegsLpc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Register/PchRegsLpcIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Register/PchRegsPcr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Register/PchRegsPmc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Register/PchRegsPmcCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Register/PchRegsPmcIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Register/PchRegsPsf.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Register/PchRegsPsfIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Register/PchRegsSerialIo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Register/PchRegsSerialIoIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Register/PchRegsSerialIoUart.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Include/Register/PchRegsSmbus.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Library/PeiDxeSmmGpioLib/GpioLibrary.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Library/PeiDxeSmmGpioLib/GpioNativeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Library/PeiDxeSmmPchPcrLib/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/PciLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/PciSegmentLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Pch/PciSegmentLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/PeiKscLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/PeiKscLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Smb.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/Smb.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/uart16550.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/uart16550.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/MEMORY/MrcMiniBiosEfiDefs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/MiniBIOS_VS2008_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/MiniBIOS_VS2010.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/MiniBIOS_VS2010_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/MiniBIOS_VS2012_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/MiniBIOS_VS2013_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/MiniBIOS_VS2015_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/MiniBIOS_VS2017_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/MiniBios_VS2008.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Prep.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/ReleaseNotes.txt
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc

================================================================================ 
Commit: 5ed98e78aff9128ad65369e814f1c0b93300290d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:52:28 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-28 14:02:43 -0700
Original commit date: 2019-10-28 14:02:43 -0700
Original commit hash: 6cfbaef62c5353d54c666fa013d2ac6efc3ddc5a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 18996bc920ec36f1aca25f6aac517f1cc7f32e81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:52:22 -0800 
-------------------------------------------------------------------------------- 
Add TGL U LP4 EXS board support

Hsd-es-id: 1607240745
Original commit date: 2019-10-18 18:13:10 -0700
Change-Id: I3ffb63d7d331fea3fbfe883c50d3e9f42bd233b6
Original commit hash: 8709599c17668c06c312a641ef6247a2c6dca313

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeBoardPkg/Include/PlatformBoardId.h
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: a626aa381e833f4d24c024ade6c6fd79f420a241 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:51:55 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2442_01

2019-10-28 11:18:55 -0700
Original commit date: 2019-10-28 11:18:55 -0700
Original commit hash: 980dd4a601d3cb63a57b4cb13ab4bb1baa366c52

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e09c8e369285b49d8870bd2ababc6598ee2563ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:51:49 -0800 
-------------------------------------------------------------------------------- 
BIOS has incorrect value for PL2

The PL2 values for ES1 and ES2 samples were changed to match ES2 values for TGL-U

Hsd-es-id: 2209235763
Original commit date: 2019-10-25 15:07:22 -0700
Change-Id: I65bc9f800f1bfe21f320281032450e0bbdc1afb6
Original commit hash: c02411d4734dcf6007e0f2de865008cea8ac8faa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 23e884d9dffbf8c92c98a9422b706e9de6851701 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:51:21 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update Amy Test BIOS Version to 2442_00

2019-10-28 06:35:52 -0700
Original commit date: 2019-10-28 06:35:52 -0700
Original commit hash: b39fc4f9d47415bc60319d48dc40028648f205b2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0a8fda2fa474d6f8d61c77db2e86ef88c50b977f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:51:15 -0800 
-------------------------------------------------------------------------------- 
Returning EFI_UNSUPPORTED from unsupported SPI commands in SAF mode

Added EFI_UNSUPPORTED return to SFDP Read, JedecId Read and Read/Write
status commands because they're not supported in SAF mode

Hsd-es-id: 1808735781

Original commit date: 2019-10-15 15:11:59 +0200
Change-Id: I73c767c4d4dbdb63e979928f0d36e08db314b068
Original commit hash: 61461135ee2a234778d0fcb6c43dc04f9c8a2432

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/BaseSpiCommonLib/BaseSpiCommonLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/BaseSpiCommonLib/SpiCommon.c

================================================================================ 
Commit: d26ea71f3f269826e8f559b68f68b7e3bdc7ad23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:51:10 -0800 
-------------------------------------------------------------------------------- 
Update IRQ routing for EBG devices

Updated default IRQ policy to include
cAVS device. Updated _PRT routing for
EagleStream with default routing
used by EBG PCH.

Hsd-es-id: 1507460953
Original commit date: 2019-10-25 14:24:51 +0200
Change-Id: I15a884eb9b692294b028afb2e2484e458d0030e0
Original commit hash: db3209252275be4fb9f61fb7ed638fbc7bb0e7b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer3.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer3.c

================================================================================ 
Commit: 13f27d9b95667b3adc6f2adee6af03d5510560ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:50:48 -0800 
-------------------------------------------------------------------------------- 
Check CPU XHCI is existed before install TCSS SSDT table

1. Check CPU XHCI is existed before install TCSS SSDT table
2. Check ITBT is existed before perform any code in ITbtDxe driver.

Hsd-es-id: 1507492815
Original commit date: 2019-10-22 16:39:49 +0800
Change-Id: I4b4f2d33396e45f72b82753397e502c55cc0d706
Original commit hash: 82406aa7ddc35d2d48416129328c0a21e2cb8517

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Dxe/ITbtDxe.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: efc32267951eb9b9362ab03401fa076f932ec147 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:50:43 -0800 
-------------------------------------------------------------------------------- 
Add  raid volume 0 option.

Hsd-es-id: 2209544161
Original commit date: 2019-10-24 16:37:17 +0800
Change-Id: Ia4d94509691c16906278818023c16c2ae61593fb
Original commit hash: 6ab69e639d098d1e96136182588b298b3d3b5451

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: e4582aae31f2ca8f489c8b2afae3691dc2cdc56a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:50:37 -0800 
-------------------------------------------------------------------------------- 
FSP Wrapper API or Dispatch builds should not rebuild FSP binary.

In some cases we have to rebuild FSP Wrapper only without
rebuilding FSP binary, but current prep.bat will always rebuild
FSP binary which caused the FSP Wrapper only build not possible.

Removed FSP binary build enforcement from API and Dispatch build
commands.

Hsd-es-id: 1507505069
Original commit date: 2019-10-28 10:49:11 +0800
Change-Id: I6d4ec40a07d9017ce7373fff7e431c39d7d39b0e
Original commit hash: 02e1c08168c073d6c02fa4af9681921acbb2b632

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/prep.bat

================================================================================ 
Commit: 75c4e4bb4ef72d42d9153749d3792e2da2b21f9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:50:34 -0800 
-------------------------------------------------------------------------------- 
[TGL] Use Structure PCD with multiple SKU support to replace setup variable patching table.

Using Structured PCD solution to specify multiple SKU defaults
1. Solve setup veriable align problem
2. Hard code the CPUratio can not modify problem
3. Fix TcgSetupAttr initial value must equal with Advance.vfr
4. Remove legacy usb setup variable

Hsd-es-id: 1507015144
Original commit date: 2019-08-07 19:29:12 +0800
Change-Id: Ib21202a2f48b2d3f6bddcf0828106eec34c40a3e
Original commit hash: 7d633ffbbc5f90818d79fe49de665690950beba6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/Features/Setup/Include/Library/SetupInitLib.h
TigerLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
TigerLakeBoardPkg/Features/Setup/Library/PeiUefiVariableDefaultHobLib/PeiUefiVariableDefaultHobLib.c
TigerLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c
TigerLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.inf
TigerLakeBoardPkg/Include/AdvancedSetup.h
TigerLakeBoardPkg/Include/BmSetup.h
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedIncludeEdk.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
TigerLakeBoardPkg/StructurePcd.dsc
TigerLakeBoardPkg/StructurePcdSle.dsc
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakePlatSamplePkg/Features/MultiFv/DecompressFspsDxe/DecompressFspsDxe.c
TigerLakePlatSamplePkg/Features/MultiFv/DecompressFvMain2Dxe/DecompressFvMain2Dxe.c
TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/Bm.vfr
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
TigerLakePlatSamplePkg/Features/UiApp/UiApp.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
TigerLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
TigerLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: 6c1a25d850228ab9d759f3f563a6702266d0194b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:50:27 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

2019-10-27 20:47:20 -0700
Original commit date: 2019-10-27 20:47:20 -0700
Original commit hash: 37cc0be5f4dab06fbaea19665c05252785e6042c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 48a4fa34b85ad92f9a18fd3d0924502e31a0e3aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:50:16 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-28 01:31:28 +0000
Original commit date: 2019-10-28 01:31:28 +0000
Original commit hash: a8e1783bb9335de25245ce4d69b2db48d2438276

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 54cfb20be135c94edfef3eb88515a8ee7aa792ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:50:13 -0800 
-------------------------------------------------------------------------------- 
(Re-submitted) FSP Dispatch mode policy default should match API mode

Sync up policies between FSP dispatch mode and API mode.

Hsd-es-id: 1608015825
Original commit date: 2019-10-24 17:19:55 -0700
Change-Id: I54533b71a35279daa543a732484bdf1b90553854
Original commit hash: 39f4ad75c379d1041fd0bba4f271643e3d9178c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: ff0e5681636febf632985ee87f9a034451eb8c55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:50:09 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2441_00

2019-10-27 13:17:22 -0700
Original commit date: 2019-10-27 13:17:22 -0700
Original commit hash: e31c7e9523585f225f7ca9b90de9085aaac8cceb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 42c5253f69ce273ef8c16ac201209edb9355d260 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:50:01 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-27 10:02:26 -0700
Original commit date: 2019-10-27 10:02:26 -0700
Original commit hash: abc0e6a11316ea7771b238b43cc1c7093a717367

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ee666779dd4fddc342f54bf1a51e8dd78b9749ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:49:42 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2437_02

2019-10-26 11:13:28 -0700
Original commit date: 2019-10-26 11:13:28 -0700
Original commit hash: 29a595c7997e2e8b8cc3abcf62abc537bbfeebdd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e597e1542ff9e10c1601d583a72213624aaf25d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:49:36 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-26 09:43:08 -0700
Original commit date: 2019-10-26 09:43:08 -0700
Original commit hash: c75dd6850b86c7ae65bb308aaae62e0009b8636d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2f8620b7e79822848e5c73f0a2371a9eab0e02f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:49:33 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2437_01

2019-10-26 02:33:34 -0700
Original commit date: 2019-10-26 02:33:34 -0700
Original commit hash: a8701780244cf75c7c40006cfbb089cbe8076678

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6fc5f6bed447f82a0bb9c3c16c66f9e1f7dd45e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:49:25 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2437_00

2019-10-26 01:04:46 -0700
Original commit date: 2019-10-26 01:04:46 -0700
Original commit hash: ecaa73807b68630224ba678f8735c9d3020d5008

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c880b5d39d6021a650c2d9990aefb24754513ccd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:49:16 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2436_01

2019-10-25 19:27:41 -0700
Original commit date: 2019-10-25 19:27:41 -0700
Original commit hash: 4e734c763de11e1c15b1f6c2904ed2e1c6a5aafc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2387d227f0130ea81bf8457dd29edb54c685224e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:49:13 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg,TigerLakePlatSamplePkg,ClientOneSiliconPkg/FirmwareBootMedia library/module: Replace Boot Media Infrastructure with Open Source Implementation

Code for determining the firmware boot media device has been added to edk2-platforms open source.
This commit replaces the infrastructure of firmware boot media device for TigerLake with the open source implementation.

- In SiPkg DSC and BoardPkg DSC, replace the BootMediaLib instances in ClientOneSiliconPkg
  with the FirmwareBootMediaLib in IntelSiliconPkg under Edk2Platform open source.
- Use FirmwareBootMediaInfoPei module in BoardModulePkg Edk2Platform open source
  instead of using BootMediaInfoPei module under TigerLakeBoardPkg.
- Create a new instance of FirmwareBootMediaInfoLib in TigerLakeBoardPkg,
  and move the logic from ReadBootMediaTypeFromHardware ( ) to IdentifyFirmwareBootMediaType ( ),
  so the BootMediaInfoPei module in open source will call that function
  where the logic is currently used for TigerLake to determine the boot media.
- Replace BootMediaLib to FirmwareBootMediaLib in all modules for TigerLake.
- Clean up BootMediaInfoPei module.
  Keep BootMediaLib for PEI/DXE in ClientOneSiliconPkg for other platform projects.
- Clean up unnecessary BootMediaLib from a couple of modules' INF.
  Keep it for those modules which may probably reference the library for the future.
  Also keep it for TSN.

Hsd-es-id: 2209242465
Original commit date: 2019-10-08 20:42:05 -0700
Change-Id: I4e0c25d2935b13e65584605842c18e135bd43fa2
Original commit hash: 8b0f1a6e3a44ba01cec1e8a44ef64f73bc0de714

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BootMediaInfo/BootMediaInfo.c
TigerLakeBoardPkg/BootMediaInfo/BootMediaInfo.h
TigerLakeBoardPkg/BootMediaInfo/BootMediaInfo.inf
TigerLakeBoardPkg/BootMediaInfo/BootMediaInfoPei.c
TigerLakeBoardPkg/Library/PeiFirmwareBootMediaInfoLib/PeiFirmwareBootMediaInfoLib.c
TigerLakeBoardPkg/Library/PeiFirmwareBootMediaInfoLib/PeiFirmwareBootMediaInfoLib.inf
TigerLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.inf
TigerLakePlatSamplePkg/Features/Tsn/PeiTsnFvLib/PeiTsnFvFileInit.c
TigerLakePlatSamplePkg/Features/Tsn/PeiTsnFvLib/PeiTsnFvLib.inf
TigerLakePlatSamplePkg/Features/Tsn/PeiTsnFvLib/PeiTsnFvLibNull.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceDxe.inf
TigerLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceSmm.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf

================================================================================ 
Commit: 75498c89c557a76e949af16cf5977892b30d908f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:48:58 -0800 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x3E

Update TGL Ax with Patch 0x3e

Hsd-es-id: 2209562600
Original commit date: 2019-10-24 11:45:13 -0700
Change-Id: Iad4fab7b61766bbb1db9c021042b4e1389ae8986
Original commit hash: 6e7bcf2cec94a0a1eafec1df61232b4a2086ca25

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5022b4cb749918196688cd2ac6a83d5d44e9c0a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:48:31 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

2019-10-25 10:50:46 -0700
Original commit date: 2019-10-25 10:50:46 -0700
Original commit hash: 3671cee0833b07ea03de932e28e61de9bc786508

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioRegsVer4.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4f68e03e414f86220ab89540be6f4c83643f18b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:48:28 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2436_00

2019-10-25 09:37:36 -0700
Original commit date: 2019-10-25 09:37:36 -0700
Original commit hash: c4fc21ef3f70b54c910624e9f5dce63b75fdd08e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a9a9a1084d90bc19c3b3bd70889bb7817dc1010b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:48:25 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-25 09:33:47 -0700
Original commit date: 2019-10-25 09:33:47 -0700
Original commit hash: eb786a3816d645f753bdd0bcfdada01c9c002d23

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: afedc3b249a6fe732c6c261fa4304c64f8f5a1f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:48:19 -0800 
-------------------------------------------------------------------------------- 
[PSF] ADL PCH PSF Development

Part 3 - Fixed Psf Port Id Checks in GrantCount and Topology

Hsd-es-id: 1409884520
Original commit date: 2019-10-25 04:05:46 -0700
Change-Id: I245a361ceda7711bf79133212a01d94411c02bbb
Original commit hash: 56cdc00cf509cf014a7f76efaf77ed76e647fc3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer4.c

================================================================================ 
Commit: 84e0aaa1620f9feef1dd70d939d5b34a9227ccaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:47:53 -0800 
-------------------------------------------------------------------------------- 
[ADL] [GPIO]: ADL PCH - GPIO Development

Added GPIO VER4

Hsd-es-id: 1409878211
Original commit date: 2019-10-10 13:41:23 +0200
Change-Id: Ic8777be543c6529dde74bd0fc99bc8f58f52ab25
Original commit hash: cdabd4909589f7455c1abe827a3a06b12fb3754f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer4Lp.h
ClientOneSiliconPkg/Include/Pins/GpioPinsVer4S.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer4.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer4.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer4.inf
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer4.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer4.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsVer4.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioVer4.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl

================================================================================ 
Commit: 5cf09737eb4558bdd3da6c92a8480e433732f044 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:47:42 -0800 
-------------------------------------------------------------------------------- 
Enable dual eDP support for TGL-U

Hsd-es-id: 1608221648
Original commit date: 2019-10-23 21:10:55 +0530
Change-Id: I739ac6a5cce51fea970b6a2cb954aa72771e12d0
Original commit hash: 8d0935c679f192f097c11cadcfd80260477e6c48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
TigerLakeBoardPkg/Include/PlatformBoardId.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 6844f3a7af1187e5a48368b65158a6b4b4c0bedd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:47:34 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2435_01

2019-10-24 23:36:36 -0700
Original commit date: 2019-10-24 23:36:36 -0700
Original commit hash: d2172300f61d3d0398a578c771fa8109dcbe45b4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c9c54e1e0617788cba9f98a3c1645574f7db25f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:47:18 -0800 
-------------------------------------------------------------------------------- 
[Client Platforms] Switch to use the Tcg2PlatformPei/Dxe modules in MinPlatformPkg\Tcg

  Use MinPlatform TCG2 and remove the similar code in ClientCommonPkg.

Hsd-es-id: 1507384970
Original commit date: 2019-09-10 18:51:43 +0800
Change-Id: I2105bb945e6a2c7baff027eb049354bb0371cdc8
Original commit hash: 51b71d53ddd9d000c61945e4474ea7aa08fb9a20

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: d8e5bef119e43124e5843ded8eec4f5c1db758fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:47:15 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-24 22:08:29 -0700
Original commit date: 2019-10-24 22:08:29 -0700
Original commit hash: 38d7930c2fb9afd1e24e672fe6a9565ef5d36178

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 36bfa72f9000b76add0fcf634908ff28cc441ca6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:47:12 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

2019-10-24 21:48:07 -0700
Original commit date: 2019-10-24 21:48:07 -0700
Original commit hash: cf55fb00623feecf990aa3bbf90c5d0747b830c7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e7a2e70451cebe807a3ed28d2e40b994ee1924ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:46:53 -0800 
-------------------------------------------------------------------------------- 
[PSF] ADL PCH PSF Development

Part 2 - Removing assert as the code flow allows RS3 check to return null PSF Port

Hsd-es-id: 1409884520
Original commit date: 2019-10-24 15:25:20 -0700
Change-Id: Ib8b44786918472b1fb64c19c6316da4bbe8e2187
Original commit hash: 42170983c15a5a41faa7f2d0c4a18981a94e69d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer4.c

================================================================================ 
Commit: fc58296c5d2a5805d5ea4241c9fcfeec38454157 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:46:47 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][feature][14010258981][change_request][Initial ADL MRC check-in]

Hsd-es-id: 14010258981
Original commit date: 2019-10-21 10:46:47 -0700
Change-Id: I4ed6af9f67bb602f0d41aede1e909c7d07b4e3af
Original commit hash: a5b496be55be42b226de8baa2e126e67c53a3da6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MemoryTest.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/IncludePrivate/Library/MemoryInitLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.nasm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryTest.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcCpgcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcCpgcOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoDefines.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/McAddress.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGears.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcIoControl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMalloc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl12xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Cxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl12xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Cxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/Pci000Tgl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl14xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl15xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Cxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTglFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl14xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl15xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Cxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Exxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1Fxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglCxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglExxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTglFxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/Pci000Tgl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModesUpServer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMalloc.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/Build.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/Cln.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/MinBuild.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/FindEntryPoint.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/Fwpad.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin/PLACEPE.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC16/CpuRc16.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC16/crcpm32.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC16/far_jump.bin
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC16/near_jump.bin
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC16/padin_f.txt
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/CpuRc32.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcinit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcmacros.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcoemhook.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcsetup.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/SRC32/crcstart.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/LICENSE.TXT
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_80_806c0_80000008.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/ConfigBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioLibrary.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativePrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioNativePrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPinsIclLp.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPinsIclN.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/GpioPrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Io.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Io.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/MemoryUtils.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/MemoryUtils.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchInfoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchLimits.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchPsfPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchReservedResources.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLibIcl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PchSerialIoUartLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PciLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PciSegmentLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PciSegmentLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PeiDxeSmmPchSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PeiKscLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PeiKscLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsDmi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsGpio.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsGpioIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsIsh.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsLpc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsLpcIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPcr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPmc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPmcCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPsf.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsPsfIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsSerialIo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsSerialIoIcl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Register/PchRegsSmbus.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Smb.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/Smb.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/uart16550.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/uart16550.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcMiniBiosEfiDefs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2008_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2010.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2010_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2012_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2013_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2015_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2017_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBios_VS2008.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Prep.bat

================================================================================ 
Commit: 6fcd9fc116d9ac910949f338088f366f96b1e9dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:46:17 -0800 
-------------------------------------------------------------------------------- 
[2LM-PMEM] HFPGA boot camp corrections for PCIe ASPM configurations.

1. Correction for ASPM value for Peg60 Root port.
2. Correction for ASPM value for Willard device fun7.

Hsd-es-id: 1306833313
Hsd-es-id: 1306797608
Original commit date: 2019-10-09 21:06:34 -0700
Change-Id: Ifdf3969c561264fd9de121e74cbc5f37ae13acd0
Original commit hash: b447269c8bed5e2e860ca430c598d3c7ac796804

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c

================================================================================ 
Commit: ef4612cb3049c45fbd88c297a97cb2e8165f7ba4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:46:03 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-24 11:05:00 -0700
Original commit date: 2019-10-24 11:05:00 -0700
Original commit hash: 156b92720c563a7a4f4cac73aaa31ae081610d00

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 304c82fe32a828f22587ec143b574526856d69cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:45:52 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

2019-10-24 09:52:20 -0700
Original commit date: 2019-10-24 09:52:20 -0700
Original commit hash: 266ad1431d0e5ebc7e8ad9c8304b1028ebcaefa6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 8803b85a1d0136a5cdb03a853c7b841c285dd3b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:45:41 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2435_00

2019-10-24 09:21:46 -0700
Original commit date: 2019-10-24 09:21:46 -0700
Original commit hash: b262797cb4d808506fedb284e007aa277c8467ab

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 05c13a3c6a5a84681c960f0c2db5f5d82d1e52c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:45:35 -0800 
-------------------------------------------------------------------------------- 
Revert "System fails to boot with v1433 CMLV debug BIOS"

This reverts commit 20cf160e67459d674166d8fc37f442c709824c98.

Hsd-es-id: 1608231634
Original commit date: 2019-10-24 21:02:09 +0530
Change-Id: Iab039a427b0eb71f8fdd9200ff85975839030b68
Original commit hash: 494efc05924b51e1d7b0f4c805ca598cd42b6c27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/SerialStatusCodeWorker.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/TraceHubStatusCodeWorker.c

================================================================================ 
Commit: ef66de9afe97b31615e5df751cbb35a534eefcfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:45:26 -0800 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/Iio: Tc to Vc mappping fixes at Iio side (port from ICX code)

  Fixes was prepared and tested in ICX and SNR need to be moved to also EGS.

Hsd-es-id: 1808765354
Original commit date: 2019-10-17 20:47:39 +0200
Change-Id: Ie956ad857b7153b3aec914885c642e6eb8366dfa
Original commit hash: 6f29877c0473e99f8b3e99be778b6d31574fb445

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c

================================================================================ 
Commit: 03d96ffc1385004b5750b9c649efd593d21775e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:45:24 -0800 
-------------------------------------------------------------------------------- 
PchPciBdfLib: [11/14] Remove redundant PchTraceHubInfoLib library

PchPciBdfLib library is intended to deliver methods to obtain
Bus, Device, Function and PCI configuration space base address
for PCH devices.
The library delivers common interface of PCH devices access
for all PCH generations- it uses PchBdfAssignment.h header file
defined separately for each PCH generation (PCH FRU).
The library helps to implement IP Block related code
that is common for many IPs.
It resolves the issue in current PCH code implementation
where we were enforced to introduce generation specific
implementation despite of we have the same IP
but integrated in SoC in different way (B:D:F is different).

This patch removes unecessary PchTraceHubInfoLib library.
Functionality of the library has been moved to PchPcieBdfLib.

The change is split to patch series:
[1/14] Introduce the library
[2/14] Enable the library for ClientOneSiliconPkg
[3/14] Enable the library for PCH PCIe RootPorts code
[4/14] Enable the library for TigerLake code
[5/14] Enable the library for AlderLake code
[6/14] Enable the library for JasperLake code
[7/14] Enable the library for RocketLake code
[8/14] Enable the library for EagleStream code
[9/14] Introduce PCH FRU Mapping
[10/14] Remove redundant PchPcieRpInfo header
[11/14] Remove redundant PchTraceHubInfoLib library <- this patch
[12/14] Remove redundant ScsLocationLib library
[13/14] Unify SATA library for all PCH generations
[14/14] Final code cleanup

Hsd-es-id: 1808835347
Original commit date: 2019-08-07 16:23:06 +0200
Change-Id: Ia641af0254d1c26ab48cb5234998bb36fcef477c
Original commit hash: 069a91145009e1a5c5487e6ac447e4b893f3f7ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/CommonLib.dsc
ClientOneSiliconPkg/Include/Library/PchTraceHubInfoDxeLib.h
ClientOneSiliconPkg/Include/Library/PchTraceHubInfoLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/Library/PeiDxeSmmPchTraceHubInfoLib/DxePchTraceHubInfoLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/PeiDxeSmmPchTraceHubInfoLib/PeiDxeSmmPchTraceHubInfoLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/Library/PeiDxeSmmPchTraceHubInfoLib/PeiDxeSmmPchTraceHubInfoLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchPciBdfLib.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c

================================================================================ 
Commit: fdec1ef01f6be7c9122fa407ead9a75e8401b17c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:45:08 -0800 
-------------------------------------------------------------------------------- 
1808631150: [ME] Use new HECI driver in EGS

Hsd-es-id: 1808631150
Original commit date: 2019-07-23 16:53:00 +0200
Change-Id: Ie5a0f983add27152982cca0ba98bef92b4c2521c
Original commit hash: 212b0e8394f4d140b851b1f06db0cf19742b0f9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/IccMsgs.h
ClientOneSiliconPkg/Include/Library/HeciCommonLib.h
ClientOneSiliconPkg/Include/Library/MeEwlLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePeiLibInternals.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.inf

================================================================================ 
Commit: 69335d16286542efcb9184ebd8b5dc11012e8c5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:44:59 -0800 
-------------------------------------------------------------------------------- 
Refactoring Cpu Generations, steppings, type to FRU

Problem: Multiple API's resides in Platform Package across generations
Solution: Reference code should provide API'sfrom CpuPlatformLib.

In this, we refactored Cpu Generations, steppings, type.

Hsd-es-Id: 1608130353
Original commit date: 2019-10-16 16:58:42 +0530
Change-Id: I04379590f186439c3da2302d25ae44fddfb867ec
Original commit hash: bdff4f4f1dc43c4843c196fc702b663cae24f70f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/PeiDxeSmmCpuPlatformLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureDebugInterfaceConfiguration.c
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: c289f4e125b4c97808e6cb05d7e354b0022a477d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:44:55 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MeSmbios: ME SMBIOS driver refactoring

1. In C1S there must be ME SMBIOS driver which creates tables 130 and 131
with defaults values and call the functions from proper protocol for updating
ME SMBIOS tables.
2. In platform code there must be driver which installs protocol assuring
functions for updating ME SMBIOS tables 130 and 131.

Hsd-es-id: 1808682714
Original commit date: 2019-10-08 09:35:21 +0200
Change-Id: I78ad3aff0f114c629a1405e35ef3e9225678f5ff
Original commit hash: 57c3e9206438fc8d58ab539fa330a0fd885769e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/Dxe.dsc
ClientOneSiliconPkg/Fru/TglPch/DxeLib.dsc
ClientOneSiliconPkg/Include/MeSmbios.h
ClientOneSiliconPkg/Include/Protocol/MeSmbiosUpdateProtocol.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMbpDataLib/DxeMbpDataLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMbpDataLib/DxeMbpDataLib.inf
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbios.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosDxe.inf
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosInternal.h
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType131.c
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.h
TigerLakePlatSamplePkg/Features/Me/MeSmbiosDxe/MeSmbios.c
TigerLakePlatSamplePkg/Features/Me/MeSmbiosDxe/MiscOemType0x82Data.c
TigerLakePlatSamplePkg/Features/Me/MeSmbiosDxe/MiscOemType0x82Function.c
TigerLakePlatSamplePkg/Features/Me/MeSmbiosDxe/MiscOemType0x83Function.c
TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf

================================================================================ 
Commit: 7053f2131bb7ba75a68fc4dfcfced80397e92105 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:44:48 -0800 
-------------------------------------------------------------------------------- 
[TGL-U/Y] BIOS: F3 changes some BIOS knobs to non-default values

Fixed PchHda coding error and set the default value for Win10Support.

Hsd-es-id: 2208092324
Original commit date: 2019-10-16 17:47:19 +0800
Change-Id: I9f43b7793371afd0c7a90be58a97109c117a4212
Original commit hash: a20840335a09b367ebb5216894413c76acc61f61

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 162bcdd5abe36b4eeee0560cd4c3737fc6b288b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:44:45 -0800 
-------------------------------------------------------------------------------- 
FSP consumed DynamicEx PCD should be listed in its own INF (patch2)

Fixed a typo that one PCD commented out from INF unexpectedly.

Hsd-es-id: 1507473339
Original commit date: 2019-10-24 15:39:46 +0800
Change-Id: I76cf7e056a7b3e4ee70aa94edaec32b70a216caa
Original commit hash: 0b73f2c1ebd2c744cf4081f54203d75abd2e688b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/Library/FspPcdListLib/FspPcdListLibNull.inf

================================================================================ 
Commit: cf1ee76b554b26a8b0977bb7f0766cecfdab044b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:44:29 -0800 
-------------------------------------------------------------------------------- 
ICC: BIOS call to HeciGetIccProfile adds 46ms to BIOS boot time

Retrieve solution of reduce HeciGetIccProfile call dealy from CNL to master project

Hsd-es-id: 1407155753
Original commit date: 2019-10-24 14:09:50 +0800
Change-Id: Ib81e7b0d0b843a19e2a28fc0912877eb02ac7804
Original commit hash: 2dd037e4a1719256c2758bcb73d1ac03358ce1d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/Icc/IccPlatformDxe/IccPlatform.c
TigerLakePlatSamplePkg/Features/Icc/IccPlatformDxe/IccPlatform.h
TigerLakePlatSamplePkg/Features/Icc/IccPlatformDxe/IccPlatformDxe.inf
TigerLakePlatSamplePkg/Setup/IccSetup.c
TigerLakePlatSamplePkg/Setup/IccSetup.h
TigerLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 95c2e67cbca550dc0e4682069279cfa2491b591e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:44:18 -0800 
-------------------------------------------------------------------------------- 
System fails to boot with v1433 CMLV debug BIOS

CSME resiliency support code changes added DynamicPcd which is consumed by FSP binary and wrapper causing ASSERT in FSP dispatcher mode.
Since the purpose of the PCD is just to temporarily disable debug message, move PCD check to Platform StatusCode handler to avoid dependency with FSP binary.

Hsd-es-id: 1608231634
Original commit date: 2019-10-23 18:21:51 +0530
Change-Id: I25547acee989ae886dd53f070e02120a8089fa2e
Original commit hash: 20cf160e67459d674166d8fc37f442c709824c98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/SerialStatusCodeWorker.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/TraceHubStatusCodeWorker.c

================================================================================ 
Commit: 80d1dbcf2ba557049259e6bc5f7c6145c8dd92e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:44:12 -0800 
-------------------------------------------------------------------------------- 
[ADL]: Update PSF library for AlderLake Project

Add PSF Library files for ADP_S Platform

Hsd-es-id: 1409884520
Original commit date: 2019-09-03 11:32:21 +0530
Change-Id: Ic8d3e300c6be2d8a2617e14f220eefb68e82fa6e
Original commit hash: f83d7f47191feb002eec6ba9b2c238606fda71af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Register/PsfRegsVer4.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer4.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer4.c

================================================================================ 
Commit: c8d4cfb5459edda3fccf80d79e521d0d2e4550d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:43:46 -0800 
-------------------------------------------------------------------------------- 
[TGL] Enable GPE assertion from CPU side  by existing sleep trap SMI

Move ICL code change to TGL

Hsd-es-id: 2209274118
Original commit date: 2019-10-14 15:07:45 +0800
Change-Id: Ic57c3a1710166f15ff67aab19502088d1401bb77
Original commit hash: 5cd5d7f29b846959efc1c5e77fb7266fc4235172

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: 70f67920be862108cd2d48ad9b229beb8cd9c277 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:43:21 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-24 03:01:47 +0000
Original commit date: 2019-10-24 03:01:47 +0000
Original commit hash: 27af0e5b6b8d238660031a13923b68d8ac0ae2fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b17a9c4361deb6fa473e7d640ddc6d5307aa1f17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:43:15 -0800 
-------------------------------------------------------------------------------- 
Revert "FSP Dispatch mode policy default should match API mode"
This reverts commit 33e35e6ffcbe78bd0ab51236cea290f663744602.

Hsd-es-id: 1608015825
Original commit date: 2019-10-23 17:41:50 -0700
Change-Id: If86a432bd06772f8d0be891ea322c5b58ffb20af
Original commit hash: 94d00af5c2d1354db96328559c61430a4e66d4db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 20b7276ce5a7c4cc19fe09ad5a1239a1488f4b03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:42:54 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

2019-10-23 13:44:28 -0700
Original commit date: 2019-10-23 13:44:28 -0700
Original commit hash: b22aa8ec8d9adbf9690dd23f529cfa059f424721

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 198f70954d9eb108dcf89f2c2b2aed4a3267b7f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:42:43 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkg.fdf: Move network modules from FvAdvancedUncompact to FvCnvUnCompact.

FvCnvUncompact is an optional FV that gets dispatched on certain boot paths only.
This change moves CNV related modules into FvCnvUncompact and prevents it getting dispatched when CNV FV is not needed.

Hsd-es-id: 1409826079
Original commit date: 2019-10-16 14:09:22 -0700
Change-Id: I26bc23ee42e931a3a8dea92ec44f2d2a98109c4f
Original commit hash: b6a7345e3bc9f9dfc0ddcbdcc6850fc4b5f9e442

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 096fe84d5f4eb2ae31b326fb34a8955e3dd02f6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:42:38 -0800 
-------------------------------------------------------------------------------- 
New TGL Platform VR POR file WW3519

Updated PM/VR support for TGL H board

Hsd-es-id: 14010267664
Original commit date: 2019-10-22 15:58:42 -0700
Change-Id: I7266695b9a7bcb828f48dd5a0bd1b49bf070666e
Original commit hash: f600d5e977995ef537822d44bfd1bc46f384bd2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 32b8486efa4726403733002d49e3a998ac5398f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:42:35 -0800 
-------------------------------------------------------------------------------- 
Add TGL U LP4 GCS board support

Hsd-es-id: NA
Original commit date: 2019-10-21 17:52:14 -0700
Change-Id: I8aa49d7b2fd0334f46fa81386c802c4487b81a9b
Original commit hash: 2b391c77a0434cb6ed37f089fa627a8ef1a7682e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Library/BoardConfigLib.h
TigerLakeBoardPkg/Include/PlatformBoardId.h
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 318cb77677e1c0ff8b11336637bdedcccc556d15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:42:32 -0800 
-------------------------------------------------------------------------------- 
[TGL] Add HSIO support in TGL BIOS,update support for new board configurations

PCIe Validation and Concurrency Test teams need a specialized board with 4 variants of HSIO cards. This code implements
support for these configurations.

Hsd-es-id: 1409346288
Original commit date: 2019-10-21 11:19:57 -0700
Change-Id: Ia3f38e78885fb572d531218874e1fc03b2ed67a9
Original commit hash: 29c1954a7ab7b7f6773e5f9d6d16a694545e9c62

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/PlatformBoardId.h
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: f4494cda6d0251db7926d0fb1017148998a4f54c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:42:21 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2434_00

2019-10-23 09:54:12 -0700
Original commit date: 2019-10-23 09:54:12 -0700
Original commit hash: 0815402634a60425b61fa75e51203d3f731868a2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2754024ddcb51dcf0a1068a1c047fe2539d63e35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:41:54 -0800 
-------------------------------------------------------------------------------- 
PchPciBdfLib: [12/14] Remove redundant ScsLocationLib library

PchPciBdfLib library is intended to deliver methods to obtain
Bus, Device, Function and PCI configuration space base address
for PCH devices.
The library delivers common interface of PCH devices access
for all PCH generations- it uses PchBdfAssignment.h header file
defined separately for each PCH generation (PCH FRU).
The library helps to implement IP Block related code
that is common for many IPs.
It resolves the issue in current PCH code implementation
where we were enforced to introduce generation specific
implementation despite of we have the same IP
but integrated in SoC in different way (B:D:F is different).

This patch removes unecessary ScsLocationLib library.
Functionality of the library has been moved to PchPcieBdfLib.

The change is split to patch series:
[1/14] Introduce the library
[2/14] Enable the library for ClientOneSiliconPkg
[3/14] Enable the library for PCH PCIe RootPorts code
[4/14] Enable the library for TigerLake code
[5/14] Enable the library for AlderLake code
[6/14] Enable the library for JasperLake code
[7/14] Enable the library for RocketLake code
[8/14] Enable the library for EagleStream code
[9/14] Introduce PCH FRU Mapping
[10/14] Remove redundant PchPcieRpInfo header
[11/14] Remove redundant PchTraceHubInfoLib library
[12/14] Remove redundant ScsLocationLib library     <- this patch
[13/14] Unify SATA library for all PCH generations
[14/14] Final code cleanup

Hsd-es-id: No Hsd
Original commit date: 2019-09-02 11:28:48 +0200
Change-Id: Id96570aef2078507eb6868d25427caee8b893848
Original commit hash: e0ebc1a561d159c4f7761fba90980a5584d47b33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Scs/IncludePrivate/Library/ScsLocationLib.h
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/BaseScsLocationLib/BaseScsLocationLibVer1.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/BaseScsLocationLib/BaseScsLocationLibVer1.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/BaseScsLocationLib/BaseScsLocationLibVer2.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/BaseScsLocationLib/BaseScsLocationLibVer2.inf
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsInitInternal.h

================================================================================ 
Commit: 2aa7994b41a7d0fe1c519133975b8d72a49a282d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:41:46 -0800 
-------------------------------------------------------------------------------- 
FSP consumed DynamicEx PCD should be listed in its own INF.

In Dispatch mode FSP can consume DynamicEx PCD from bootloader database,
however if that PCD not consumed by bootloader it may not be built into
PCD database and caused FSP hang.
FSP should create a dummy INF which listed all PCD that FSP consumes for
bootloader to include.

FSP Integration guide also updated to guide customers this usage.

Hsd-es-id: 1507473339
Original commit date: 2019-10-15 22:17:17 +0800
Change-Id: Ied1388b8ff207420d0f349e71bf83767b0a7c0d6
Original commit hash: bb4c71158448d68eed69eaad0f09c186bdae53c1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeFspBinPkg/Library/FspPcdListLib/FspPcdListLibNull.c
TigerLakeFspBinPkg/Library/FspPcdListLib/FspPcdListLibNull.inf
TigerLakeFspBinPkg/TigerLakeFspPcds.dsc
TigerLakeFspPkg/TigerLakeFspPcds.dsc
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: f1a390059b2ec51fee26b485470239854fb2fe8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:41:43 -0800 
-------------------------------------------------------------------------------- 
PMC fails to respond with RST_WARN during Cold reset entry flow

Hsd-es-id: 14010071723
Original commit date: 2019-10-17 15:57:53 +0200
Change-Id: I403f6d97b753f034f538284a61e9d5ed6e01064b
Original commit hash: 1b8ef9df860fe0ee485b0f112c24ac01c063de72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: a7d7a8f49b99e7d73d3c8ecbd45d04f2682ba5c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:41:38 -0800 
-------------------------------------------------------------------------------- 
[ADL] Add Support for Hetero and Core Type Detection
 - Adding the API's for supporting Hetero Core in ADL

Hsd-es-id: 1608178238
Original commit date: 2019-10-21 18:17:19 +0530
Change-Id: I0b77748437ca09f5eec52612fc38a8a7a3755040
Original commit hash: 501f71046a1e065c4c81493d2cea1472daa3d331

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: b3c3a074736afe1306f00872107e8d4f2053fbe9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:41:32 -0800 
-------------------------------------------------------------------------------- 
[TGL][A0][PEG60] Request BIOS to program DLFCAP.LSFCS before boot to Gen1

Hsd-es-id: 1608170624

Original commit date: 2019-10-21 12:57:48 +0530
Change-Id: I9672ed37e859c30fe5b8f4f119dbc2a02959d6b2
Original commit hash: f79739a38ce4521b70d6f70dae54d25e4892390c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 142c348a58013a6a9d0d0429dc580235d66a045d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:41:24 -0800 
-------------------------------------------------------------------------------- 
ServerPlatformPkg/PlatformInit: BIOS shall deliver White Mountain PHY recipe update

1. Added mPHY recipe to EBG BIOS image.
2. Enable code in PeiMeInitLibVer3.inf library (https://hsdes.intel.com/appstore/article/#/1306866213)

Hsd-es-id: 1808682414
Original commit date: 2019-10-08 15:35:15 +0200
Change-Id: I0f8547805bcf67c341caab605189c4f02ce13ca8
Original commit hash: ff59505f2062b4939195b4b3ebb8ac6d6a12a4c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf
ClientOneSiliconPkg/Pch/Include/ConfigBlock/HsioConfig.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicyVer3.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibVer3.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c

================================================================================ 
Commit: e87a7210ae25cd9470fa743f0c55ac6c993d16c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:41:05 -0800 
-------------------------------------------------------------------------------- 
[PCIe] Created PchPcieRpLibVer4 and added support for up to 28 root ports.

Hsd-es-id: 2209164004
Original commit date: 2019-10-11 11:28:52 -0700
Change-Id: I484da7449a5ced741a80191f7f133c475d4c8da0
Original commit hash: 603b5caed62b5181766720ff09f2bebe7855153e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/Include/PchBdfAssignment.h
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PeiDxeSmmPchPcieRpLibVer4.inf
ClientOneSiliconPkg/Pch/Include/PchLimits.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c

================================================================================ 
Commit: d87c95d29b889fd917ff83dcaa286fcb5d07b552 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:41:00 -0800 
-------------------------------------------------------------------------------- 
FSP Dispatch mode policy default should match API mode

Sync up policies between FSP dispatch mode and API mode.

Hsd-es-id: 1507441035
Original commit date: 2019-10-22 15:18:10 +0800
Change-Id: I130e6a27eedcaab99e37135cfc02d441d98b79c8
Original commit hash: e58cc8415bb80d5e398e658efde035be50317eb1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: 1d9e4244fc9299969f015851cb1f0fb53d958ca5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:40:52 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/SA: Gfx aperture size change
For external release removing the 2GB aperture size option from the setup menu.

Several lines of description for the change.

Hsd-es-id: <1409339540>
Original commit date: 2019-09-19 17:24:34 +0530
Change-Id: I933e7ebaebfe6787017c4590f00f98aca4400947
Original commit hash: 486ce31a14da64f460cb972fa76d88c6730ac400

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen11/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen9/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen9/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen9/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 3995bac21ade7f61c4a47019a67805870631b21b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:40:47 -0800 
-------------------------------------------------------------------------------- 
Intel Processor Trace is missing in BIOS Setup

Problem: Intel Processor Trace is missing in BIOS Setup due wrong update of setup structure
Solution: Setup Structure correctly updated after reading from CPUID with extended Flag

Hsd-es-Id: 1608197973
Original commit date: 2019-10-22 16:03:23 +0530
Change-Id: I1215a85cadc99ac3439cdffca87c91a51fa0669f
Original commit hash: eafdfe59295a68cba8414fb95b3b65cd821c4a24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: cb3c585d14ac71508448e9ce16eaf796b93e2819 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:40:37 -0800 
-------------------------------------------------------------------------------- 
SAM FW Version reporting support
- Print SAM FW Version in the "Platform Information Menu" page of BIOS Setup Menu
- Expose the SAM FW Version into OS level via FVI interface so that tools like SysScope can display it in OS level.
Impacted platform : RKL

Hsd-es-id: 1607996273
Original commit date: 2019-10-15 21:03:50 +0530
Change-Id: I54167da635ddb61d919524683128a436a0fdfc0c
Original commit hash: 5e66f2bd1accee89bbc3a02efa7cd8b690fd4305

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/Fru/TglCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
ClientOneSiliconPkg/Include/Library/HostBridgeInfoLib.h
ClientOneSiliconPkg/Include/SiFvi.h
ClientOneSiliconPkg/IpBlock/HostBridge/IncludePrivate/HostBridgeDataHob.h
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFviInitLib.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: fd08c3500afad8fa9c49d40987ac5f40479ae7e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:40:24 -0800 
-------------------------------------------------------------------------------- 
[TGL-A0] PEG60  Enabling hotplug in BIOS causes controller not power gate

Hsd-es-id: 2209151848

Original commit date: 2019-10-21 15:24:34 +0530
Change-Id: Ie2f006b270ce16e47cc823898588c547c037370f
Original commit hash: d8bd7de847b741acaddca54e822687351f657dc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 6b699443e274e2974f603698a6daf126a7dcc8a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:40:21 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2433_00

2019-10-22 21:02:36 -0700
Original commit date: 2019-10-22 21:02:36 -0700
Original commit hash: dbdf6eca5b6cfdc6d6a8e2b945d67ea5455ea458

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c5c192ac6189934269991f67c6fb8b8fa35fa77e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:40:10 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2432_02

2019-10-22 20:20:47 -0700
Original commit date: 2019-10-22 20:20:47 -0700
Original commit hash: 1b9149649296d1d605de8ac718f37a2cec9a9463

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c850c85df835a4f74b608a9bb389481076547cc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:40:03 -0800 
-------------------------------------------------------------------------------- 
[TGL]All sideband access to PEG 060 device in 2LM mode should be DWORD aligned

Adding the WA from [ICL]"Convert CpuRegbar byte/Word read/write API to DWORD"
SHA id: bb6d7715ce79a20dc23240cb0abaa916ae9f31ef

Hsd-es-id: 1607937596
Original commit date: 2019-10-21 15:05:11 +0530
Change-Id: Ia05c4b89d840203777d07ae80eee9bedb87faedc
Original commit hash: 77aa074444e8978a43b596ae4cdd417887f793b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c

================================================================================ 
Commit: e014d2d299b0e499497a412d598e29445e379e41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:40:00 -0800 
-------------------------------------------------------------------------------- 
[TGL][PEG] Check Endpoint capability before enabling MultiVC support

MultiVC should be enabled only when both Root port and Endpoint supports it.
The TC/VC map should exactly match on both sides.This is done dynamically by recursively checking if MultiVc is supported by the Endpoint

Hsd-es-id: 1607937596
Impacted Platforms: TGL
Original commit date: 2019-09-26 18:37:13 +0530
Change-Id: Ib24dcebd126bc926e2b0b4c84793fa186f68eb01
Original commit hash: 74ed7f3093b3f494f32f3c83e8f2012117cdf7df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 065e0950178654eab2262f9028bfcbb5e54c145a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:39:36 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiDxeSmmGpioPrivateLib: Fix Timed GPIO to set mode

Timed Gpio pad mode is not being set correctly

Hsd-es-id: 14010082771
Original commit date: 2019-10-21 08:57:17 -0700
Change-Id: I432879b97f70809a2697f4c60c10709a35a175a5
Original commit hash: 6b7562e2da33b76579dde9ce7a6409aae0aa683d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 848e8f75e70d4f15fe6f3cbb4f50b9527fbf3bb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:39:20 -0800 
-------------------------------------------------------------------------------- 
VtdLateInit () doesn't check for VtdDisable policy when ITBT is disabled

Keep policy/capid check separate from iTBT PCD

Hsd-es-id: 2209504474
Original commit date: 2019-10-21 13:32:57 -0700
Change-Id: Ib4f5a8fceb87f4ecbc97fd8b6b3e2cf884467526
Original commit hash: 5ed6994141c2e020c75468a2e38e9edadf3d2d6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c

================================================================================ 
Commit: 0fe3e3323ae5ac7cf6fd8eecf5e8c0dc68177636 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:38:59 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2432_01

2019-10-22 11:00:01 -0700
Original commit date: 2019-10-22 11:00:01 -0700
Original commit hash: 9e735d0945fdc25746f4f4e11dae4c9062f2d4d3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 59d634ca4b95ed4d112429293d8b7dba8a9900da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:38:56 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Add capability to selectively dispatch FVs in runtime.

CNV are not boot critical FV and hence doesn't need to be processed for the performance build.
This change installs a PPI dependency which governs the processing of this FV in runtime to improve performance.

Hsd-es-id: 1409826079
Original commit date: 2019-10-10 17:21:29 -0700
Change-Id: I95b80ae2c146514ba057a5f2bf4b3fcb05c36221
Original commit hash: c4cf1f2c0aa324c3a612eed5c2994e9a412cb9ab

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 2ac5ff627a3fe5b0fbbdd86f4931b92c04d1a490 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:38:51 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update-test BIOS Version to 2432_00

2019-10-22 09:58:56 -0700
Original commit date: 2019-10-22 09:58:56 -0700
Original commit hash: 4dbecf911d70a00116e51c3db67c7713d2e50e22

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0ec11c4c5608a59146362981c15c9a139d3c0da9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:37:49 -0800 
-------------------------------------------------------------------------------- 
[Platform] USB keyboard not working under Shell in fastboot windows console mode.

Connect USB Controller before enter Shell.

Hsd-es-id: 1607822730
Original commit date: 2019-10-09 15:51:13 +0800
Change-Id: Iee4e7f1b8afcb7cc4fd6e94ceec1322eca53e81d
Original commit hash: bd253c397aafe12090d2390164b528906090fd69

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c

================================================================================ 
Commit: ba488f5ac6a65bf92033647f1af1b2282fc4e30c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:37:36 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-22 08:32:03 +0000
Original commit date: 2019-10-22 08:32:03 +0000
Original commit hash: e702644c9aa7db90238ebc01cecae67c4f1003b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bbdf8a913b124b4c72f16792bfb5b347a218c574 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:37:33 -0800 
-------------------------------------------------------------------------------- 
BIOS to implement DSM to enable-disable UAOL Workaround

Change from 0 = Enable to 1 = Enable force alignment.

Hsd-es-id: 1409983118
Original commit date: 2019-10-21 14:26:14 +0200
Change-Id: I75a8bbf27cb955ba953d1cd7fa721ffd3dcd2159
Original commit hash: b139af06c495e151f21cd1b5c0a66045491ed77a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 8c5db70c11e482d19bf6ec0734f4fbf6000b729f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:37:30 -0800 
-------------------------------------------------------------------------------- 
Title: [1607845994] FSP Scope tool showing incorrect information in logs

Resolution:  Updated HOB info with the information alligned to SMBIOS spec.
             Modified the definition of types of memory as per the structure of MrcDdrType,
             which matches SC_GS_CFG.DRAM_technology and MAD_INTER_CHANNEL.DDR_TYPE registers

Hsd-es-id: 1607845994
Original commit date: 2019-10-21 15:31:24 +0800
Change-Id: I53df0af25d19deb66467567d47052da991a0fcb2
Original commit hash: c94880ff50e758de161e6a4163c0450dfa2b0e5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType16.c
TigerLakePlatSamplePkg/Include/DimmInfo.h
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
TigerLakePlatSamplePkg/Setup/DimmInfo.c
TigerLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: facca9897daefb713d716af54fcd1e52f4a932b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:37:16 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-10-22 07:00:06 +0000
Original commit date: 2019-10-22 07:00:06 +0000
Original commit hash: dc6dfaa29515fac69c2b5c51394812b71a71cc34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9056ccd321e9a7863c57d614378bfdf3794977a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:37:14 -0800 
-------------------------------------------------------------------------------- 
Intel Virtualization Technology is missing in BIOS Setup

Problem: Intel VTX is not shown in setup due wrong update of setup block
Solution: updating the VMX & AES support

Hsd-es-Id: 1608177419
Original commit date: 2019-10-21 17:46:52 +0530
Change-Id: I54064f3a911304787798aafa25634c9552db8afe
Original commit hash: 7dd8f2fd1d9f73412d367ee7969be68ecf4c2ad6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: 73125cf31a8cf752f11d69edc2f7112d102ac5ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:37:00 -0800 
-------------------------------------------------------------------------------- 
FSP Dispatch mode policy default should match API mode

Sync up policies between FSP dispatch mode and API mode.

Hsd-es-id: 1608015825
Original commit date: 2019-10-18 15:17:47 +0800
Change-Id: Icb86d6ccdf40afc57de6c167b3c0d6270bc59193
Original commit hash: 33e35e6ffcbe78bd0ab51236cea290f663744602

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: eb151e0acd2e0b41cd1329f94f10ddbd0b3f2fdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:36:06 -0800 
-------------------------------------------------------------------------------- 
GPIO IO Standby causing Assert on PCH-H

- returned default state for GPIO IO to avoid not supported PCH

Hsd-es-id: 2209425157
Original commit date: 2019-10-19 00:22:00 -0700
Change-Id: I5f45cfe644e45863a6b162f8fd8b17cea4c288ed
Original commit hash: 8ce61f4eeffbdc96fda8ffdc06b3b55881e847b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c

================================================================================ 
Commit: f7e0cabfbee6966de7970670067bb9db8dafe197 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:35:53 -0800 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x3C

Update TGL Ax with Patch 0x3c

Hsd-es-id: 2209363316
Original commit date: 2019-10-18 11:39:30 -0700
Change-Id: Iff6a48c6d813506708023ea66f91a22c1ee7662c
Original commit hash: 0fefaa84e452d615f90b9e817bc5671cbe10e00a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 014fe73b549a06d557e12007a993414ef9bdab00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:35:44 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/bld,prep: Display timestamp on a build console

Display prep/bld timestamp information on a build console at the end of build process.
This is to measure build tool performance measurement.

Hsd-es-id: 2209398778
Original commit date: 2019-10-16 10:24:07 -0700
Change-Id: I499da4363a45b5cae0839bdae8934ec4c72a9681
Original commit hash: 6a3a7d77b7310e3acf7b7c7cec28451004227e25

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/bld.bat
TigerLakeBoardPkg/prep.bat

================================================================================ 
Commit: befb1f79074088497b7d6c548e178594994ee8a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:35:13 -0800 
-------------------------------------------------------------------------------- 
Integrate latest GOP V1023 and remove MIPI support from RKL

Hsd-es-id: 1608144906
Original commit date: 2019-10-19 17:23:39 +0530
Change-Id: I2cee97a814c41a548c878f642d59fd472a717ff1
Original commit hash: 191b5c41cc5d8b7bd1a10ee1e9897112985c65cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/RklCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: a0685ecfbebd33917f25c283cc7f3fff36cbf078 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:35:10 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2431_01

2019-10-21 09:35:05 -0700
Original commit date: 2019-10-21 09:35:05 -0700
Original commit hash: 47ebb602d86e558c0e5ae1e1d733b07608f77763

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 672325771eee95d96475e1f60ef890598f4a6fe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:35:07 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update-test BIOS Version to 2431_00

2019-10-21 09:17:00 -0700
Original commit date: 2019-10-21 09:17:00 -0700
Original commit hash: 401e75d8960ebf4f57a89ad4af6158b4ca943b0d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b24fb89e468a246333f58bc322c64a32565985a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:35:04 -0800 
-------------------------------------------------------------------------------- 
[JSL] : Audio VP : Need fix for SNDW number of instances 4 -> 1 in ACPI BIOS, cause issue in enumeration of sndw devices

-ACPI SDWU method to update "mipi-sdw-master-count"
-mipi-sdw-master-count value set to 1 for JSL, 4 for others

Hsd-es-id: 1808367515
Original commit date: 2019-10-16 12:42:06 +0200
Change-Id: I07104f45950632f3b4cb6afff03ae43f0bd6251e
Original commit hash: 1ad04197cb20be5c51250bb02f1414d21e100ac7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaSoundWireCtrl.asl
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c

================================================================================ 
Commit: d7ed4b17222fd50e52462a10beb18786b4b69b2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:34:45 -0800 
-------------------------------------------------------------------------------- 
[TGL]BIOS exposing all USB ports as User Connectable. Should be corrected per platform USB routing.

Align _PLD and _UPC of HS10 setting in ICL for TGL.

Hsd-es-id: 2208047687
Original commit date: 2019-09-24 13:12:15 +0800
Change-Id: I470b3d0afb5ce221afd91a330e57192d0041a756
Original commit hash: 2064009f201d8eaf1baedade84c4d1846b70c049

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglUDdr4Rvp.asl

================================================================================ 
Commit: 2065a986c0691254f57b7d04bd3248b03eb88adc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:34:24 -0800 
-------------------------------------------------------------------------------- 
[TGL] _PRR Power Resource _RST method implementation in TGL is not as per the spec

Implementing WWAN _PRR as per WWAN BIOS spec 0.2

Hsd-es-id: 1507422662
Original commit date: 2019-10-02 10:37:11 +0800
Change-Id: I1594ec7397ab38a016e168e99a8755f2a0ea7632
Original commit hash: ffedd0d8c910119e42b3957e15cce05bf429f408

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wwan.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 6c83b14686ba4292e9b6ebca3183b901c5331e55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:34:21 -0800 
-------------------------------------------------------------------------------- 
[TGL-U/Y A2] IFWI Regression : Driver under the USB Connector Managers "UCM-UCSI ACPI Device" is yellow banged within Device Manager

UCM port define.

Hsd-es-id: 1608117421
Original commit date: 2019-10-16 13:57:52 +0800
Change-Id: I1606da4bb968e91d1e16aa24ed2a44c2bb5fa6db
Original commit hash: 57a66ad697c597a3eb75360b40a63a1271fddca0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf

================================================================================ 
Commit: 7d4e1767be3dc043733fe98e9325fa2f6da63c69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:34:13 -0800 
-------------------------------------------------------------------------------- 
[ClientCommonPkg Tcg2Config] Upstream the override content to edk2/SecurityPkg

  Use EDK2 open source to replace Tcg2Config in ClientCommonPkg.

Hsd-es-id: 1507385024
Original commit date: 2019-09-16 15:30:39 +0800
Change-Id: I4ec78bd4abce7b0426f49793ebcbb70fc2334047
Original commit hash: b7776b9d9f0a011c95c098ba385dc700b2aabbf6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0f6ebb9d3040c02c56f254fcf3fe91b5ecba9af4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:33:44 -0800 
-------------------------------------------------------------------------------- 
Revert "[TGL] Provide an option to disable/enable PCIe root port L1.LOW"

This reverts commit 594ff27e5f326756facd8ded998c9ba6c1ffc98c.

Hsd-es-id: N/A
Original commit date: 2019-10-20 16:59:56 -0700
Change-Id: I006f5c6cff17c89156e21d0969a76e4fc8568260
Original commit hash: d3031052287fa50b8c7af1c901d0a9487f13178b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/CpuPcieSmm.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/PchPcieStringPool.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: ba5bcf729ddedc217c1df9996610672ce21f45a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:33:23 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2427_01

2019-10-20 10:01:02 -0700
Original commit date: 2019-10-20 10:01:02 -0700
Original commit hash: 83a10d094c89ae9e90da922010f5f73aaf6bcac6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8cb63b56a7df0fffd3800fce2fb961755362e14c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:33:20 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-20 09:45:30 -0700
Original commit date: 2019-10-20 09:45:30 -0700
Original commit hash: 86b1c5dcb894e3b3e835036b5cb926f23e15c7c2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ed0b0d8fd880b18f9c11da326b9b6811ff966dae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:33:16 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update-test BIOS Version to 2427_00

2019-10-20 09:22:46 -0700
Original commit date: 2019-10-20 09:22:46 -0700
Original commit hash: 242f9e998603403634bc34b1c868abd289a627b4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b177b2889dd7b60b226b778b7285b474b7b09da9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:32:58 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2426_01

2019-10-19 09:50:09 -0700
Original commit date: 2019-10-19 09:50:09 -0700
Original commit hash: b759e41df2345094480a85d005b76b5ae54c760e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 996bf5965f5c37a8abca5d8685f4bb3f1b0e5a4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:32:52 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-19 09:16:55 -0700
Original commit date: 2019-10-19 09:16:55 -0700
Original commit hash: 2a92f4313200182aacd374f23139de1012669104

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e29f6753e6792c15e615fe44284f301a776bfe9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:32:49 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update-test BIOS Version to 2426_00

2019-10-19 09:05:59 -0700
Original commit date: 2019-10-19 09:05:59 -0700
Original commit hash: 0df08a564e05760269bf4beb07e62cf64615c856

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cf030a61bd853f5d660c2996e6b87a9dd48b7b27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:32:18 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Bootfsm is hung on BOOT_FSM_DISABLE_POWER_GATING waiting for the pg_ack from stgiom during s0ix substate cycling.

Add CPU_C10_Gate GPIO (gpp_h18) in IO Standby table

Hsd-es-id: 14010244366
Original commit date: 2019-10-18 10:38:03 -0700
Change-Id: Ib94bc526dfea43dfe7958de09495d079fd80c999
Original commit hash: 71bdebff0ded0f0099813e39316d3a19ab4793ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c

================================================================================ 
Commit: f29f1a05cec5a69f7ac8c714122c07d50b84f59e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:31:47 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2425_02

2019-10-18 12:43:34 -0700
Original commit date: 2019-10-18 12:43:34 -0700
Original commit hash: 7dcad257920e0bbaf00ee565af31aaae74fcf71e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 89fff0ce05c7454af76e8f110bf8cc79d3e5c137 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:31:40 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-18 12:14:06 -0700
Original commit date: 2019-10-18 12:14:06 -0700
Original commit hash: e18b468ef7850f9169fc4bd2130626b381ac5583

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e3d4190e0d7ee86b1fe9e4038b5bc9ac3abebc5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:31:31 -0800 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Measured boot SHA384 support

BootGuard event lib updated to support SHA384.
Updated to use the BaseCryptLib.h from EDK2.

Hsd-es-id: 1409894645
Original commit date: 2019-09-13 15:03:34 -0700
Change-Id: I4c8aefdf3aa3a21264d99d82b330fbc7141cb3c7
Original commit hash: b9624737485666f3f125ba6a6283ce917b6bb70f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/Include/Library/BaseCryptLib.h
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 8d38d0a8bf5e2e5f285d77a02c3c441988384711 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:31:15 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update-test BIOS Version to 2425_01

2019-10-18 09:44:47 -0700
Original commit date: 2019-10-18 09:44:47 -0700
Original commit hash: e3b1d849021c3f8533e6c7b1696ce162a74f5038

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4fc769293042d44c10e5dafe9729b20e3c4455d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:31:07 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update BIOS Version to 2425_00

2019-10-18 05:47:28 -0700
Original commit date: 2019-10-18 05:47:28 -0700
Original commit hash: a68aadbc8e2e2fce883fc51338405299e1bd00a0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cce83372070c3ce024fb7e4d5e7f177218ace041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:31:02 -0800 
-------------------------------------------------------------------------------- 
Move System Agent Silicon Init code to Product\SiInit
Hsd-es-id:1608113534
Impacted Platforms: TGL, RKL , JSL, ADL

Original commit date: 2019-10-15 11:39:27 +0530
Change-Id: I02216b5a1ec54e902e4a0bb05104a07a8d8d343c
Original commit hash: f710d5e811cc1aa1bd41d512fd03f5c3863dc82f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaInitLib.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPei.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: c65a16d3727d0b880ef0bcd21329af3226601064 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:30:56 -0800 
-------------------------------------------------------------------------------- 
[EGS] DMI TC/VC mapping fail with PCH_DMI_TC_VC_MAP interface issue

Hsd-es-id: 1507336414
Original commit date: 2019-10-15 13:28:50 +0200
Change-Id: I7df8ffcf578ecad3be4d544ea0b2c91150b04d53
Original commit hash: f26d134f6779f89338f91cc6c813771e704621e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c

================================================================================ 
Commit: fffa258866a1f1085de9e8f5f572161bf1194a39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:30:53 -0800 
-------------------------------------------------------------------------------- 
[TGL] Provide an option to disable/enable PCIe root port L1.LOW


Hsd-es-id: 1806894742
Original commit date: 2019-08-28 09:17:57 +0200
Change-Id: I5d557310d80bd2ebda82342f8905f68b4abc3cd5
Original commit hash: 594ff27e5f326756facd8ded998c9ba6c1ffc98c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/CpuPcieSmm.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/PchPcieStringPool.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 39fda68ae135e942e1ac78c8986718c2492d7bf1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:30:34 -0800 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x3A

Update TGL Ax with Patch 0x3A

Hsd-es-id: 2209253499
Original commit date: 2019-10-10 14:33:36 -0700
Change-Id: Idac7b625d32cbd6febe1d703ca08efaac1471924
Original commit hash: 5767315034de06f3e2310ab70bb1150d860b930e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 66d0a53c4ae68a077f3ed2657ab65ca57856d1bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:30:13 -0800 
-------------------------------------------------------------------------------- 
SFMS register is not set according to options selected in Software Feature Mask Configuration

Hsd-es-id: 1808648617
Original commit date: 2019-10-07 12:39:13 +0200
Change-Id: I51c26918db6d3fc7ff299cef3f8ee6470c703c58
Original commit hash: 2ae3be16f696ddb540e27bb8deb0969fc38aa86b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c

================================================================================ 
Commit: 48b13ab933b1abf67c6c547358ecfa94011cc9c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:30:07 -0800 
-------------------------------------------------------------------------------- 
Modify PeiSataPolicyLib to accomodate for multiple SATA controllers

PeiSataPolicyLib now holds 3 SATA_CONFIG instances but checks
MaxSataControllerNum () to decide how many shall be installed

Hsd-es-id: 1808649403
Original commit date: 2019-10-09 15:21:42 +0200
Change-Id: Iee6f422248e39dc749160c704c0fe514ab0627ad
Original commit hash: c4718d08272014e9c2aa6768a081ea5130cef839

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c

================================================================================ 
Commit: 8a68272ef76adf9597bbd571a611c5a8b6182957 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:29:52 -0800 
-------------------------------------------------------------------------------- 
[ADL] Remove support for HaswellLogProcEnBit in SMM SYNC Feature
 - For ADL - SMM Enable, Delayed, Blocked MSR's been changed from Bitvectors to Counters .
 - BIOS needs to remove support for HaswellLogProcEnBit in SMM SYNC Feature. ucode will update the counter in SMM MSR's(Blocked, Delayed and Enable)

Hsd-es-id: 1608115255
Original commit date: 2019-10-14 18:07:35 +0530
Change-Id: I1215efcc7846bf5c66e3711ea921ba8033bb6fc8
Original commit hash: e637ded436488fb33b00b2cf6b2d70feaa7f8b39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 3b62e7b78e93848e3f13ba89a1f0444655f24e11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:29:33 -0800 
-------------------------------------------------------------------------------- 
[JSL-X0/EHL-Z0][PM]: Link states are not going to L1 and L1.2 when
pcie clock source are changed to Platform POR.

The connection between FIA and Pcie root port is swapped when compared to
ICP-LP/ICP-H
Added a check for ICP-N and modified clkreqmap to handle this swap.

Hsd-es-id: 1608131998
Original commit date: 2019-10-16 16:05:47 +0530
Change-Id: I23bfa4d4fd1efcbe18d52afa9b7c361089a72b78
Original commit hash: b6945fc590a6837f749a494b8ff16af8f2566652

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer1.c

================================================================================ 
Commit: 28a34169753cd608881304b1519b728fa7b6dbfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:28:57 -0800 
-------------------------------------------------------------------------------- 
BZM and Durability corrections.

Adding corrections as per feature checkout during boot camps.
1. Correcting end address and updating domain Id for BZM.
2. Programming Tpersist and correction for Mpcap.
3. Corrections in durability DSMs.
4. Moving Clear Region command before setting PMPMMEM mode for Willard.

Hsd-es-id: 2207763998
Original commit date: 2019-09-04 17:12:17 -0700
Change-Id: Id97dd0f2eab7a4eea3074cc0d1a8db5608f99239
Original commit hash: 43629b7e93de9f34226f0287312af508d04dd508

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/TwoLmRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/TwoLmRegs.h
ClientOneSiliconPkg/IpBlock/TwoLm/Bzm/BzmDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Bzm/BzmDxe.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/BzmInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/DurabilityDsms.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.asl

================================================================================ 
Commit: 6158d4d36ceb0507bf52c1aadde5b858d89066b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:28:48 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiTsnInitLib: TSN Multi-VC support

Add TSN support for Multi- virtual channels by mapping
DMA channels to Traffic Class

Hsd-es-id: 1409579338
Original commit date: 2019-10-07 10:26:33 -0700
Change-Id: I13dfed5ab02e41dbc43bc6afa394ec8696e9fb24
Original commit hash: e62e2823ebfcbae2861aa54d2e2deeb080e732ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tsn/TsnConfig.h
ClientOneSiliconPkg/IpBlock/Tsn/IncludePrivate/Register/TsnRegs.h
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 2c60fccee02796ddd753b52b7a4486eef4330d1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:28:32 -0800 
-------------------------------------------------------------------------------- 
FSP Dispatch mode policy default should match API mode Part.2

Enable PeiCpuPciePolicyLib to avoid system assert.
Optimize previous patch.

Hsd-es-id: 1507434756
Original commit date: 2019-10-16 12:04:24 +0800
Change-Id: If6b2a3a402c84bd019f01ac176ae3a9f3fe086c3
Original commit hash: dde06f976494bc641be40b0b8f156ad86d9e8789

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: 04e4a4b83bdbdcb46a0c9c8fccc0d2df12b42ec4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:28:19 -0800 
-------------------------------------------------------------------------------- 
TGL-H HFPGA - 2LM boot - BIOS changes PEG60 V0CTL and causing FMHC unrecoverable error

Part2 of changes SHA id:fd53afa1faed25038986401f878285b96eea6560
"2LM: Skip multi VC programming in 2LM mode. Willard device has a different requirement which will be handled in 2LM library"

Hsd-es-id: 1306833096
Impacted Platforms: TGL

Original commit date: 2019-10-14 12:41:36 +0530
Change-Id: Ifb32bea6f1f510d4a82fd2a25a4d21d5b6b61822
Original commit hash: cb9d76c674bd985dd1b81b2ee87719ee6b1ca289

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 1daaed048a8c0b149c80f2c9e2a519c3b6b177b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:28:11 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg SocketLga775Lib.h: Remove EFI_CPU_MICROCODE_XX and EFI_CPUID_XX definitions

No code is using the definitions EFI_CPU_MICROCODE_XX and EFI_CPUID_XX definitions
in SocketLga775Lib.h, so remove them.

Other definitions in SocketLga775Lib.h will be handled later.

Hsd-es-id: 1507469838
Original commit date: 2019-10-15 14:40:09 +0800
Change-Id: I7611dffdf31eeda84dfc9ee4ffc7752a4bf53a5d
Original commit hash: d790fe15c828452e04f22250c191dfa61d5120c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/SocketLga775Lib.h

================================================================================ 
Commit: 5208451dba34e881b7f7f9271c016ee4599900d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:28:08 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove SocketLga1156Lib.h

No code is using the definitions in SocketLga1156Lib.h,
so SocketLga1156Lib.h could be removed.

Hsd-es-id: 1507469838
Original commit date: 2019-10-15 13:47:20 +0800
Change-Id: Id033a6d38fc96e5b50c2427181a2fbf32ce6cde9
Original commit hash: 21b758649606a0587ddbdb9ead382598f2f5aa22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Include/Library/SocketLga1156Lib.h

================================================================================ 
Commit: b1d0b3a5ae19833b48775be0f304c2ac9e3110f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:27:57 -0800 
-------------------------------------------------------------------------------- 
Title: [1507451664] Handle is not initialized before install in the function "MeInitEntryPointDxeFsp" of MeInitDxeFsp.c - for ClientOneSilicon

Resolution:  EopInFspHandle is not initialized before install in the function "MeInitEntryPointDxeFsp" of MeInitDxeFsp.c
             Set EopInFspHandle to NULL before use it.

Hsd-es-id: 1507451664
Original commit date: 2019-10-08 16:51:08 +0800
Change-Id: I59d9c8e7bf3e1da343967b2a471f6e4223eeafaa
Original commit hash: 020c81a42f81817318e8be007c537f5f3e1c0019

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitDxeFsp.c

================================================================================ 
Commit: 34ee1770d3278568c7dd63c5c09d9ced8bf3dd64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:27:54 -0800 
-------------------------------------------------------------------------------- 
Make python 3.X as default mode to run all python scripts Sync-Up

Due to Python 2.X will be out of maintain soon and Basetools start
supported python scripts in 3.7 from EDK201903 Stable tag,
this patch is to make python 3.X as default mode to run all python scripts
so we can support the current usage model and align with future goal.

Hsd-es-id: 1507331089
Original commit date: 2019-10-15 15:25:54 +0800
Change-Id: I3dee651813b1e4c83ef3c1937b173207aef3ee3a
Original commit hash: ad37c55ad3220f44d91e75f18f18c0288f99148a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/FvBinaryRebase.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/ProcessFvRebase.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py

================================================================================ 
Commit: 7933d4e29c4d238f3407a1044a04cb6e43478fbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:27:23 -0800 
-------------------------------------------------------------------------------- 
[TGL-Y] Unable to flash modem FW and collect modem Core dump on TGL Y.

Move WWAN _RST method to Wwan.asl

Hsd-es-id: 1607944478
Original commit date: 2019-09-25 11:58:31 +0800
Change-Id: I3613d26cd01a649ce71c0f580d6c9f615730612a
Original commit hash: 994d2dd302d0df087a9ed8ad072819fb73c988c7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wwan.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 3b11282b56fe8570583205b6abb49cebd2bb3ddb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:27:10 -0800 
-------------------------------------------------------------------------------- 
ChasmFalls: Deferred LSV Commit for BtGAcm FmpDevice

- For BtGACM FmpDevice deferred LSV support
- Sync SDK support from TGL BtGACM FmpDevice

Hsd-es-id: 1507237493
Original commit date: 2019-10-09 22:02:13 +0800
Change-Id: I9efdb8d7f039d94526568bd5044c505031f993c9
Original commit hash: 8a85059a9276a3cad047adcfebbfc75cddadd33c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.inf

================================================================================ 
Commit: 81626ef055e77b6289ef1370ac95533cdc6f4739 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:26:47 -0800 
-------------------------------------------------------------------------------- 
EFI Network in the UEFI mode is missing from BIOS

Show network driver option regardless of the GbE presence/state

Hsd-es-id: 2209156563
Original commit date: 2019-10-14 10:08:07 -0700
Change-Id: I736dfdb155bad169b9d8bee53349b7d051c1e6e7
Original commit hash: 1c2560653e1fc7dc96040740ff3b13f2cfddbdc1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: a0c7449120c2ed39d9a08d01621484b088c3afeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:26:44 -0800 
-------------------------------------------------------------------------------- 
[PCIE] PCH_MAX_PCIE_ROOT_PORTS is being used for iteration in a few places in the code but it should only be used for array creation / max size checks.

Added dynamic check for max Root Ports in Rst.

Hsd-es-id: 14010192924
Original commit date: 2019-10-14 14:04:55 -0700
Change-Id: I598a2d4402e3b9d917b6fa8c58f20426cf548f90
Original commit hash: ef89f03912ddc969d9a252865c93103b3194c639

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Rst/RstOneClickEnable/RstOneClickEnable.c

================================================================================ 
Commit: b0af160313d26caf177db293b1d027ba6af12020 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:26:41 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

2019-10-15 13:05:06 -0700
Original commit date: 2019-10-15 13:05:06 -0700
Original commit hash: 5b203312b0ee3c9aa96d5dab8890b3d2c1e981db

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 13968b16d653d9d704af5a6af7b58401f85c3a94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:26:37 -0800 
-------------------------------------------------------------------------------- 
Processor stepping is displayed as unknown in BIOS for TGL-H

Added the stepping for TGL-H

Hsd-es-id: 1607951448
Original commit date: 2019-10-14 11:55:52 -0700
Change-Id: Iaeb70c9a66ee8dfa0c3d09ba78f1532bf012eb0e
Original commit hash: 64c53a4e5d1461023a2e3ddc9d13206cacb0acf7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 0c80eca7a256562109a730c6ea798cff0536f811 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-05 18:26:35 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PCIE RP Disable Clock Gating policy

New policy was added to control PCIE RP Disable Clock Gating.

Hsd-es-id: 2208223923
Impacted Platforms: TGL, RKL

Original commit date: 2019-10-02 11:48:32 -0700
Change-Id: I4e02e71c2eb4a530b9af318e2c0e040a066a2b0e
Original commit hash: c16164b843245a9c564a95df1f5b74b267112591

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
