#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Mar 20 22:38:29 2025
# Process ID         : 2774222
# Current directory  : /home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1
# Command line       : vivado -log simple_hdmi_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source simple_hdmi_wrapper.tcl -notrace
# Log file           : /home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/simple_hdmi_wrapper.vdi
# Journal file       : /home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/vivado.jou
# Running On         : gtr
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.10
# Processor Detail   : AMD Ryzen 7 7840HS w/ Radeon 780M Graphics
# CPU Frequency      : 2011.306 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 28585 MB
# Swap memory        : 8589 MB
# Total Virtual      : 37175 MB
# Available Virtual  : 21579 MB
#-----------------------------------------------------------
source simple_hdmi_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/njordan/Applications/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top simple_hdmi_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_intc_0_0/simple_hdmi_axi_intc_0_0.dcp' for cell 'simple_hdmi_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/simple_hdmi_axi_smc_0.dcp' for cell 'simple_hdmi_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.dcp' for cell 'simple_hdmi_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_hdmi_top_0_0/simple_hdmi_hdmi_top_0_0.dcp' for cell 'simple_hdmi_i/hdmi_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_processing_system7_0_0/simple_hdmi_processing_system7_0_0.dcp' for cell 'simple_hdmi_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_rst_ps7_0_100M_0/simple_hdmi_rst_ps7_0_100M_0.dcp' for cell 'simple_hdmi_i/rst_ps7_0_100M'
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2069.695 ; gain = 0.000 ; free physical = 1616 ; free virtual = 19864
INFO: [Netlist 29-17] Analyzing 333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'simple_hdmi_i/hdmi_top_0/CLK_100MHZ' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_processing_system7_0_0/simple_hdmi_processing_system7_0_0.xdc] for cell 'simple_hdmi_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_processing_system7_0_0/simple_hdmi_processing_system7_0_0.xdc] for cell 'simple_hdmi_i/processing_system7_0/inst'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc] for cell 'simple_hdmi_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0.xdc] for cell 'simple_hdmi_i/axi_vdma_0/U0'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/bd_0/ip/ip_1/bd_0340_psr_aclk_0_board.xdc] for cell 'simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/bd_0/ip/ip_1/bd_0340_psr_aclk_0_board.xdc] for cell 'simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/bd_0/ip/ip_1/bd_0340_psr_aclk_0.xdc] for cell 'simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/bd_0/ip/ip_1/bd_0340_psr_aclk_0.xdc] for cell 'simple_hdmi_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/smartconnect.xdc] for cell 'simple_hdmi_i/axi_smc/inst'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_smc_0/smartconnect.xdc] for cell 'simple_hdmi_i/axi_smc/inst'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_rst_ps7_0_100M_0/simple_hdmi_rst_ps7_0_100M_0_board.xdc] for cell 'simple_hdmi_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_rst_ps7_0_100M_0/simple_hdmi_rst_ps7_0_100M_0_board.xdc] for cell 'simple_hdmi_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_rst_ps7_0_100M_0/simple_hdmi_rst_ps7_0_100M_0.xdc] for cell 'simple_hdmi_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_rst_ps7_0_100M_0/simple_hdmi_rst_ps7_0_100M_0.xdc] for cell 'simple_hdmi_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_intc_0_0/simple_hdmi_axi_intc_0_0.xdc] for cell 'simple_hdmi_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_intc_0_0/simple_hdmi_axi_intc_0_0.xdc] for cell 'simple_hdmi_i/axi_intc_0/U0'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[1]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_clk_10MHz'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bclk'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lrclk'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata_o'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata_i'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'codec_addr[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'codec_addr[1]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[1]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[5]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[4]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[1]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[5]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[4]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[1]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[2]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[3]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[4]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[5]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[6]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[7]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[8]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[9]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[10]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[11]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[12]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[13]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[14]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[15]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[16]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[17]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[18]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[19]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io1_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io0_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_sck_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_ss_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_n'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_p'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_n'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_p'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_n'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_p'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_n'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_p'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125MHZ'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125MHZ'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:120]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK_125MHZ]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:120]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:123]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports hdmi_in_clk_p]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:123]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_n'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[1]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[1]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[2]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[2]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_hpd[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_scl_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_ddc_sda_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_hpd[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_cec'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out_ddc_sda_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_out__ddc_scl_io'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[0]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[1]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[2]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[3]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[4]'. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:200]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc:202]
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0_clocks.xdc] for cell 'simple_hdmi_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_vdma_0_0/simple_hdmi_axi_vdma_0_0_clocks.xdc] for cell 'simple_hdmi_i/axi_vdma_0/U0'
Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_intc_0_0/simple_hdmi_axi_intc_0_0_clocks.xdc] for cell 'simple_hdmi_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.gen/sources_1/bd/simple_hdmi/ip/simple_hdmi_axi_intc_0_0/simple_hdmi_axi_intc_0_0_clocks.xdc] for cell 'simple_hdmi_i/axi_intc_0/U0'
INFO: [Project 1-1714] 87 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.520 ; gain = 0.000 ; free physical = 1227 ; free virtual = 19476
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 213 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 209 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

19 Infos, 134 Warnings, 102 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2667.520 ; gain = 991.457 ; free physical = 1227 ; free virtual = 19476
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2675.457 ; gain = 7.938 ; free physical = 1168 ; free virtual = 19416

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18a82958c

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2675.457 ; gain = 0.000 ; free physical = 1164 ; free virtual = 19412

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 18a82958c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2982.441 ; gain = 0.000 ; free physical = 857 ; free virtual = 19105

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 18a82958c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2982.441 ; gain = 0.000 ; free physical = 857 ; free virtual = 19105
Phase 1 Initialization | Checksum: 18a82958c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2982.441 ; gain = 0.000 ; free physical = 857 ; free virtual = 19105

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 18a82958c

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2982.441 ; gain = 0.000 ; free physical = 854 ; free virtual = 19103

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 18a82958c

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2982.441 ; gain = 0.000 ; free physical = 849 ; free virtual = 19098
Phase 2 Timer Update And Timing Data Collection | Checksum: 18a82958c

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2982.441 ; gain = 0.000 ; free physical = 849 ; free virtual = 19098

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 27 pins
INFO: [Opt 31-138] Pushed 23 inverter(s) to 153 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1efca2c36

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2982.441 ; gain = 0.000 ; free physical = 849 ; free virtual = 19098
Retarget | Checksum: 1efca2c36
INFO: [Opt 31-389] Phase Retarget created 32 cells and removed 337 cells
INFO: [Opt 31-1021] In phase Retarget, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
Phase 4 Constant propagation | Checksum: 1db20a1e3

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2982.441 ; gain = 0.000 ; free physical = 849 ; free virtual = 19098
Constant propagation | Checksum: 1db20a1e3
INFO: [Opt 31-389] Phase Constant propagation created 165 cells and removed 450 cells
INFO: [Opt 31-1021] In phase Constant propagation, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2982.441 ; gain = 0.000 ; free physical = 852 ; free virtual = 19100
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2982.441 ; gain = 0.000 ; free physical = 852 ; free virtual = 19100
Phase 5 Sweep | Checksum: bc069df6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2982.441 ; gain = 0.000 ; free physical = 852 ; free virtual = 19100
Sweep | Checksum: bc069df6
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 896 cells
INFO: [Opt 31-1021] In phase Sweep, 144 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: bc069df6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3014.457 ; gain = 32.016 ; free physical = 853 ; free virtual = 19101
BUFG optimization | Checksum: bc069df6
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: bc069df6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3014.457 ; gain = 32.016 ; free physical = 853 ; free virtual = 19101
Shift Register Optimization | Checksum: bc069df6
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 191f3ee6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3014.457 ; gain = 32.016 ; free physical = 853 ; free virtual = 19101
Post Processing Netlist | Checksum: 191f3ee6a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 12a279da5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3014.457 ; gain = 32.016 ; free physical = 853 ; free virtual = 19101

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3014.457 ; gain = 0.000 ; free physical = 853 ; free virtual = 19101
Phase 9.2 Verifying Netlist Connectivity | Checksum: 12a279da5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3014.457 ; gain = 32.016 ; free physical = 853 ; free virtual = 19101
Phase 9 Finalization | Checksum: 12a279da5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3014.457 ; gain = 32.016 ; free physical = 853 ; free virtual = 19101
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              32  |             337  |                                             88  |
|  Constant propagation         |             165  |             450  |                                             88  |
|  Sweep                        |               0  |             896  |                                            144  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             88  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12a279da5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3014.457 ; gain = 32.016 ; free physical = 853 ; free virtual = 19101

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 1 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: b9c54195

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 687 ; free virtual = 18935
Ending Power Optimization Task | Checksum: b9c54195

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3341.395 ; gain = 326.938 ; free physical = 687 ; free virtual = 18935

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b9c54195

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 687 ; free virtual = 18935

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 687 ; free virtual = 18935
Ending Netlist Obfuscation Task | Checksum: 11a8ee68d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 687 ; free virtual = 18935
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 134 Warnings, 102 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file simple_hdmi_wrapper_drc_opted.rpt -pb simple_hdmi_wrapper_drc_opted.pb -rpx simple_hdmi_wrapper_drc_opted.rpx
Command: report_drc -file simple_hdmi_wrapper_drc_opted.rpt -pb simple_hdmi_wrapper_drc_opted.pb -rpx simple_hdmi_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/simple_hdmi_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 675 ; free virtual = 18925
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 675 ; free virtual = 18925
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 674 ; free virtual = 18924
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 674 ; free virtual = 18925
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 674 ; free virtual = 18925
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 673 ; free virtual = 18925
Write Physdb Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 673 ; free virtual = 18925
INFO: [Common 17-1381] The checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/simple_hdmi_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 630 ; free virtual = 18884
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9a159921

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 630 ; free virtual = 18884
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 630 ; free virtual = 18884

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'simple_hdmi_i/hdmi_top_0/inst/hdmi_pll/clk_audio_counter[5]_i_3' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_reg {FDRE}
	simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_reg[2] {FDRE}
	simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_reg[1] {FDRE}
	simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_reg[4] {FDRE}
	simple_hdmi_i/hdmi_top_0/inst/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_reg[3] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 199c9d330

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 630 ; free virtual = 18884

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1aa998e31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 628 ; free virtual = 18882

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1aa998e31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 628 ; free virtual = 18882
Phase 1 Placer Initialization | Checksum: 1aa998e31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 628 ; free virtual = 18882

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d8cef7f1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 668 ; free virtual = 18922

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21e018e65

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 666 ; free virtual = 18920

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21e018e65

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 666 ; free virtual = 18920

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 13a9c28fe

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 688 ; free virtual = 18942

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 15f5bf28f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 687 ; free virtual = 18942

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 569 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 231 nets or LUTs. Breaked 1 LUT, combined 230 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 685 ; free virtual = 18939

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            230  |                   231  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |            230  |                   231  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 16ef234b8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 687 ; free virtual = 18941
Phase 2.5 Global Place Phase2 | Checksum: 1e7904e02

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 687 ; free virtual = 18941
Phase 2 Global Placement | Checksum: 1e7904e02

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 687 ; free virtual = 18941

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a48911db

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 687 ; free virtual = 18941

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14747e009

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 687 ; free virtual = 18941

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12c26771e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 687 ; free virtual = 18941

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bdd489b3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 687 ; free virtual = 18941

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 10afb6a02

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 676 ; free virtual = 18931

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 185f4a5d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 672 ; free virtual = 18927

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1844481ed

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 672 ; free virtual = 18926

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1bbf295bd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 672 ; free virtual = 18927

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17e396ec5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 670 ; free virtual = 18924
Phase 3 Detail Placement | Checksum: 17e396ec5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 670 ; free virtual = 18924

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 263477773

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.385 | TNS=-104.418 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d9265bee

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 664 ; free virtual = 18919
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 25d83b053

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 664 ; free virtual = 18919
Phase 4.1.1.1 BUFG Insertion | Checksum: 263477773

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 664 ; free virtual = 18919

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.983. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a705c79c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 669 ; free virtual = 18923

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 669 ; free virtual = 18923
Phase 4.1 Post Commit Optimization | Checksum: 1a705c79c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 669 ; free virtual = 18923

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a705c79c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 669 ; free virtual = 18923

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a705c79c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 669 ; free virtual = 18923
Phase 4.3 Placer Reporting | Checksum: 1a705c79c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 669 ; free virtual = 18923

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 669 ; free virtual = 18923

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 669 ; free virtual = 18923
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1023fe566

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 669 ; free virtual = 18923
Ending Placer Task | Checksum: a5d99587

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 669 ; free virtual = 18923
93 Infos, 135 Warnings, 102 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 669 ; free virtual = 18923
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file simple_hdmi_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 639 ; free virtual = 18893
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file simple_hdmi_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 631 ; free virtual = 18885
INFO: [Vivado 12-24828] Executing command : report_utilization -file simple_hdmi_wrapper_utilization_placed.rpt -pb simple_hdmi_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 637 ; free virtual = 18897
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 619 ; free virtual = 18894
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 619 ; free virtual = 18894
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 619 ; free virtual = 18894
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 619 ; free virtual = 18896
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 611 ; free virtual = 18888
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 611 ; free virtual = 18888
INFO: [Common 17-1381] The checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/simple_hdmi_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 610 ; free virtual = 18871
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.58s |  WALL: 0.86s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 610 ; free virtual = 18871

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.983 | TNS=-93.089 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f489321e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 610 ; free virtual = 18871
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.983 | TNS=-93.089 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1f489321e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 610 ; free virtual = 18871

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.983 | TNS=-93.089 |
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_8_in.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_8_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.983 | TNS=-92.984 |
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_7_in.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_7_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.983 | TNS=-92.879 |
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_6_in.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_6_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.983 | TNS=-92.866 |
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_5_in.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg[13]
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_5_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.983 | TNS=-92.853 |
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_16_in.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_16_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.983 | TNS=-92.840 |
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_14_in.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_14_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.970 | TNS=-92.827 |
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_6_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr. Replicated 1 times.
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.948 | TNS=-92.515 |
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN. Net driver simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1_replica was replaced.
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.925 | TNS=-95.087 |
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_8_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr.  Re-placed instance simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.883 | TNS=-93.218 |
INFO: [Physopt 32-601] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN. Net driver simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1_replica was replaced.
INFO: [Physopt 32-735] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.764 | TNS=-90.192 |
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.764 | TNS=-90.192 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 620 ; free virtual = 18881
Phase 3 Critical Path Optimization | Checksum: 1f489321e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 620 ; free virtual = 18881

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.764 | TNS=-90.192 |
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net simple_hdmi_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.764 | TNS=-90.192 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 618 ; free virtual = 18880
Phase 4 Critical Path Optimization | Checksum: 1f489321e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 618 ; free virtual = 18880
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 618 ; free virtual = 18880
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.764 | TNS=-90.192 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.219  |          2.897  |            1  |              0  |                    10  |           0  |           2  |  00:00:01  |
|  Total          |          0.219  |          2.897  |            1  |              0  |                    10  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 618 ; free virtual = 18880
Ending Physical Synthesis Task | Checksum: 1b208c291

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 619 ; free virtual = 18881
INFO: [Common 17-83] Releasing license: Implementation
160 Infos, 135 Warnings, 102 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 617 ; free virtual = 18882
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 599 ; free virtual = 18880
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 599 ; free virtual = 18880
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 599 ; free virtual = 18881
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 599 ; free virtual = 18882
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 599 ; free virtual = 18883
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 599 ; free virtual = 18883
INFO: [Common 17-1381] The checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/simple_hdmi_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6396665c ConstDB: 0 ShapeSum: 84c95215 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: b2a33f85 | NumContArr: 31480bf0 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2693d40af

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 582 ; free virtual = 18842

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2693d40af

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 582 ; free virtual = 18842

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2693d40af

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 582 ; free virtual = 18842
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 215b541ea

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 552 ; free virtual = 18811
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.662 | TNS=-87.054| WHS=-0.639 | THS=-532.473|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000207104 %
  Global Horizontal Routing Utilization  = 0.000676133 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13280
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13280
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29a4db159

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 550 ; free virtual = 18809

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 29a4db159

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3341.395 ; gain = 0.000 ; free physical = 550 ; free virtual = 18809

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 26de70bed

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 370 ; free virtual = 18630
Phase 4 Initial Routing | Checksum: 26de70bed

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 370 ; free virtual = 18630
INFO: [Route 35-580] Design has 36 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+========================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                    |
+====================+===================+========================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]/D                                                        |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].LVL_DETECT_GEN.hw_intr_reg[0]/D                             |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]/R |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/R |
| clk_fpga_0         | clk_fpga_0        | simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]/R   |
+--------------------+-------------------+------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1000
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.863 | TNS=-134.351| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2d0a57759

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 366 ; free virtual = 18625

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.906 | TNS=-135.592| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 26dd6f9c3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 370 ; free virtual = 18630
Phase 5 Rip-up And Reroute | Checksum: 26dd6f9c3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 370 ; free virtual = 18630

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26c672a7b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 371 ; free virtual = 18630
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.863 | TNS=-134.351| WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 26c672a7b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 371 ; free virtual = 18630

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 26c672a7b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 371 ; free virtual = 18630
Phase 6 Delay and Skew Optimization | Checksum: 26c672a7b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 371 ; free virtual = 18630

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.863 | TNS=-134.351| WHS=-0.042 | THS=-0.052 |

Phase 7.1 Hold Fix Iter | Checksum: 2405ee809

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 371 ; free virtual = 18630

Phase 7.2 Non Free Resource Hold Fix Iter
Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 27f993c52

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 371 ; free virtual = 18630
WARNING: [Route 35-468] The router encountered 7 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	simple_hdmi_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg/D
	simple_hdmi_i/axi_intc_0/U0/ip2bus_rdack_reg/R
	simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D
	simple_hdmi_i/axi_intc_0/U0/INTC_CORE_I/IPR_GEN.ipr_reg[0]/R
	simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
	simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/R
	simple_hdmi_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/R

Phase 7 Post Hold Fix | Checksum: 27f993c52

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 371 ; free virtual = 18630

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.14772 %
  Global Horizontal Routing Utilization  = 2.74518 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 27f993c52

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 371 ; free virtual = 18630

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 27f993c52

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 371 ; free virtual = 18630

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 28ee50db4

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 371 ; free virtual = 18631

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 28ee50db4

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 371 ; free virtual = 18631

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 28ee50db4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 367 ; free virtual = 18627
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.863 | TNS=-134.351| WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 28ee50db4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 367 ; free virtual = 18627
Total Elapsed time in route_design: 19.93 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 20cab459e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 367 ; free virtual = 18627
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 20cab459e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 367 ; free virtual = 18627

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
176 Infos, 137 Warnings, 102 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 3511.266 ; gain = 169.871 ; free physical = 367 ; free virtual = 18627
INFO: [Vivado 12-24828] Executing command : report_drc -file simple_hdmi_wrapper_drc_routed.rpt -pb simple_hdmi_wrapper_drc_routed.pb -rpx simple_hdmi_wrapper_drc_routed.rpx
Command: report_drc -file simple_hdmi_wrapper_drc_routed.rpt -pb simple_hdmi_wrapper_drc_routed.pb -rpx simple_hdmi_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/simple_hdmi_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file simple_hdmi_wrapper_methodology_drc_routed.rpt -pb simple_hdmi_wrapper_methodology_drc_routed.pb -rpx simple_hdmi_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file simple_hdmi_wrapper_methodology_drc_routed.rpt -pb simple_hdmi_wrapper_methodology_drc_routed.pb -rpx simple_hdmi_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/simple_hdmi_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file simple_hdmi_wrapper_timing_summary_routed.rpt -pb simple_hdmi_wrapper_timing_summary_routed.pb -rpx simple_hdmi_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file simple_hdmi_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file simple_hdmi_wrapper_bus_skew_routed.rpt -pb simple_hdmi_wrapper_bus_skew_routed.pb -rpx simple_hdmi_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file simple_hdmi_wrapper_route_status.rpt -pb simple_hdmi_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file simple_hdmi_wrapper_power_routed.rpt -pb simple_hdmi_wrapper_power_summary_routed.pb -rpx simple_hdmi_wrapper_power_routed.rpx
Command: report_power -file simple_hdmi_wrapper_power_routed.rpt -pb simple_hdmi_wrapper_power_summary_routed.pb -rpx simple_hdmi_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
196 Infos, 138 Warnings, 103 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file simple_hdmi_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3567.293 ; gain = 56.027 ; free physical = 332 ; free virtual = 18604
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3567.293 ; gain = 0.000 ; free physical = 332 ; free virtual = 18607
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3567.293 ; gain = 0.000 ; free physical = 311 ; free virtual = 18602
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3567.293 ; gain = 0.000 ; free physical = 311 ; free virtual = 18602
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3567.293 ; gain = 0.000 ; free physical = 311 ; free virtual = 18605
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3567.293 ; gain = 0.000 ; free physical = 310 ; free virtual = 18604
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3567.293 ; gain = 0.000 ; free physical = 310 ; free virtual = 18605
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3567.293 ; gain = 0.000 ; free physical = 310 ; free virtual = 18605
INFO: [Common 17-1381] The checkpoint '/home/njordan/Development/fpga/simple_hdmi/simple_hdmi.runs/impl_1/simple_hdmi_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 22:39:38 2025...
