Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Oct 27 01:39:42 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_timing_summary_routed.rpt -pb Lab5_timing_summary_routed.pb -rpx Lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: sev_seg/clk_divider_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.381        0.000                      0                 1973        0.091        0.000                      0                 1973        4.500        0.000                       0                   702  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.381        0.000                      0                 1292        0.091        0.000                      0                 1292        4.500        0.000                       0                   702  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.970        0.000                      0                  681        0.204        0.000                      0                  681  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 1.844ns (26.158%)  route 5.206ns (73.842%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.561     5.082    key_de/clk_IBUF_BUFG
    SLICE_X39Y37         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  key_de/key_reg[1]/Q
                         net (fo=172, routed)         1.383     6.921    key_de/last_change[1]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.045 r  key_de/nums[2]_C_i_87/O
                         net (fo=1, routed)           0.000     7.045    key_de/nums[2]_C_i_87_n_0
    SLICE_X33Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.257 r  key_de/nums_reg[2]_C_i_35/O
                         net (fo=1, routed)           0.792     8.050    key_de/nums_reg[2]_C_i_35_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.299     8.349 r  key_de/nums[2]_C_i_12/O
                         net (fo=1, routed)           1.076     9.424    key_de/nums[2]_C_i_12_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.548 f  key_de/nums[2]_C_i_5/O
                         net (fo=2, routed)           0.000     9.548    key_de/nums[2]_C_i_5_n_0
    SLICE_X38Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     9.762 f  key_de/item_price_1_reg[3]_i_5/O
                         net (fo=3, routed)           0.750    10.513    key_de/item_price_1_reg[3]_i_5_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I1_O)        0.297    10.810 r  key_de/item_price_1[3]_i_3/O
                         net (fo=7, routed)           0.601    11.411    key_de/item_price_1[3]_i_3_n_0
    SLICE_X35Y52         LUT4 (Prop_lut4_I3_O)        0.118    11.529 r  key_de/item_price_1[3]_i_1/O
                         net (fo=8, routed)           0.603    12.132    key_de_n_20
    SLICE_X35Y52         FDCE                                         r  item_price_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X35Y52         FDCE                                         r  item_price_1_reg[0]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y52         FDCE (Setup_fdce_C_CE)      -0.407    14.513    item_price_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 1.844ns (26.158%)  route 5.206ns (73.842%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.561     5.082    key_de/clk_IBUF_BUFG
    SLICE_X39Y37         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  key_de/key_reg[1]/Q
                         net (fo=172, routed)         1.383     6.921    key_de/last_change[1]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.045 r  key_de/nums[2]_C_i_87/O
                         net (fo=1, routed)           0.000     7.045    key_de/nums[2]_C_i_87_n_0
    SLICE_X33Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.257 r  key_de/nums_reg[2]_C_i_35/O
                         net (fo=1, routed)           0.792     8.050    key_de/nums_reg[2]_C_i_35_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.299     8.349 r  key_de/nums[2]_C_i_12/O
                         net (fo=1, routed)           1.076     9.424    key_de/nums[2]_C_i_12_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.548 f  key_de/nums[2]_C_i_5/O
                         net (fo=2, routed)           0.000     9.548    key_de/nums[2]_C_i_5_n_0
    SLICE_X38Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     9.762 f  key_de/item_price_1_reg[3]_i_5/O
                         net (fo=3, routed)           0.750    10.513    key_de/item_price_1_reg[3]_i_5_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I1_O)        0.297    10.810 r  key_de/item_price_1[3]_i_3/O
                         net (fo=7, routed)           0.601    11.411    key_de/item_price_1[3]_i_3_n_0
    SLICE_X35Y52         LUT4 (Prop_lut4_I3_O)        0.118    11.529 r  key_de/item_price_1[3]_i_1/O
                         net (fo=8, routed)           0.603    12.132    key_de_n_20
    SLICE_X35Y52         FDCE                                         r  item_price_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X35Y52         FDCE                                         r  item_price_1_reg[2]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X35Y52         FDCE (Setup_fdce_C_CE)      -0.407    14.513    item_price_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_10_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 1.844ns (26.374%)  route 5.148ns (73.626%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.561     5.082    key_de/clk_IBUF_BUFG
    SLICE_X39Y37         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  key_de/key_reg[1]/Q
                         net (fo=172, routed)         1.383     6.921    key_de/last_change[1]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.045 r  key_de/nums[2]_C_i_87/O
                         net (fo=1, routed)           0.000     7.045    key_de/nums[2]_C_i_87_n_0
    SLICE_X33Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.257 r  key_de/nums_reg[2]_C_i_35/O
                         net (fo=1, routed)           0.792     8.050    key_de/nums_reg[2]_C_i_35_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.299     8.349 r  key_de/nums[2]_C_i_12/O
                         net (fo=1, routed)           1.076     9.424    key_de/nums[2]_C_i_12_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.548 f  key_de/nums[2]_C_i_5/O
                         net (fo=2, routed)           0.000     9.548    key_de/nums[2]_C_i_5_n_0
    SLICE_X38Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     9.762 f  key_de/item_price_1_reg[3]_i_5/O
                         net (fo=3, routed)           0.750    10.513    key_de/item_price_1_reg[3]_i_5_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I1_O)        0.297    10.810 r  key_de/item_price_1[3]_i_3/O
                         net (fo=7, routed)           0.601    11.411    key_de/item_price_1[3]_i_3_n_0
    SLICE_X35Y52         LUT4 (Prop_lut4_I3_O)        0.118    11.529 r  key_de/item_price_1[3]_i_1/O
                         net (fo=8, routed)           0.545    12.074    key_de_n_20
    SLICE_X35Y53         FDPE                                         r  item_price_10_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X35Y53         FDPE                                         r  item_price_10_reg[0]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X35Y53         FDPE (Setup_fdpe_C_CE)      -0.407    14.512    item_price_10_reg[0]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_10_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 1.844ns (26.374%)  route 5.148ns (73.626%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.561     5.082    key_de/clk_IBUF_BUFG
    SLICE_X39Y37         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  key_de/key_reg[1]/Q
                         net (fo=172, routed)         1.383     6.921    key_de/last_change[1]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.045 r  key_de/nums[2]_C_i_87/O
                         net (fo=1, routed)           0.000     7.045    key_de/nums[2]_C_i_87_n_0
    SLICE_X33Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.257 r  key_de/nums_reg[2]_C_i_35/O
                         net (fo=1, routed)           0.792     8.050    key_de/nums_reg[2]_C_i_35_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.299     8.349 r  key_de/nums[2]_C_i_12/O
                         net (fo=1, routed)           1.076     9.424    key_de/nums[2]_C_i_12_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.548 f  key_de/nums[2]_C_i_5/O
                         net (fo=2, routed)           0.000     9.548    key_de/nums[2]_C_i_5_n_0
    SLICE_X38Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     9.762 f  key_de/item_price_1_reg[3]_i_5/O
                         net (fo=3, routed)           0.750    10.513    key_de/item_price_1_reg[3]_i_5_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I1_O)        0.297    10.810 r  key_de/item_price_1[3]_i_3/O
                         net (fo=7, routed)           0.601    11.411    key_de/item_price_1[3]_i_3_n_0
    SLICE_X35Y52         LUT4 (Prop_lut4_I3_O)        0.118    11.529 r  key_de/item_price_1[3]_i_1/O
                         net (fo=8, routed)           0.545    12.074    key_de_n_20
    SLICE_X35Y53         FDCE                                         r  item_price_10_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X35Y53         FDCE                                         r  item_price_10_reg[2]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X35Y53         FDCE (Setup_fdce_C_CE)      -0.407    14.512    item_price_10_reg[2]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_10_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 1.844ns (26.932%)  route 5.003ns (73.068%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.561     5.082    key_de/clk_IBUF_BUFG
    SLICE_X39Y37         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  key_de/key_reg[1]/Q
                         net (fo=172, routed)         1.383     6.921    key_de/last_change[1]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.045 r  key_de/nums[2]_C_i_87/O
                         net (fo=1, routed)           0.000     7.045    key_de/nums[2]_C_i_87_n_0
    SLICE_X33Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.257 r  key_de/nums_reg[2]_C_i_35/O
                         net (fo=1, routed)           0.792     8.050    key_de/nums_reg[2]_C_i_35_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.299     8.349 r  key_de/nums[2]_C_i_12/O
                         net (fo=1, routed)           1.076     9.424    key_de/nums[2]_C_i_12_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.548 f  key_de/nums[2]_C_i_5/O
                         net (fo=2, routed)           0.000     9.548    key_de/nums[2]_C_i_5_n_0
    SLICE_X38Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     9.762 f  key_de/item_price_1_reg[3]_i_5/O
                         net (fo=3, routed)           0.750    10.513    key_de/item_price_1_reg[3]_i_5_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I1_O)        0.297    10.810 r  key_de/item_price_1[3]_i_3/O
                         net (fo=7, routed)           0.601    11.411    key_de/item_price_1[3]_i_3_n_0
    SLICE_X35Y52         LUT4 (Prop_lut4_I3_O)        0.118    11.529 r  key_de/item_price_1[3]_i_1/O
                         net (fo=8, routed)           0.401    11.929    key_de_n_20
    SLICE_X32Y53         FDCE                                         r  item_price_10_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  item_price_10_reg[1]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X32Y53         FDCE (Setup_fdce_C_CE)      -0.407    14.513    item_price_10_reg[1]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_10_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 1.844ns (26.932%)  route 5.003ns (73.068%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.561     5.082    key_de/clk_IBUF_BUFG
    SLICE_X39Y37         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  key_de/key_reg[1]/Q
                         net (fo=172, routed)         1.383     6.921    key_de/last_change[1]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.045 r  key_de/nums[2]_C_i_87/O
                         net (fo=1, routed)           0.000     7.045    key_de/nums[2]_C_i_87_n_0
    SLICE_X33Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.257 r  key_de/nums_reg[2]_C_i_35/O
                         net (fo=1, routed)           0.792     8.050    key_de/nums_reg[2]_C_i_35_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.299     8.349 r  key_de/nums[2]_C_i_12/O
                         net (fo=1, routed)           1.076     9.424    key_de/nums[2]_C_i_12_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.548 f  key_de/nums[2]_C_i_5/O
                         net (fo=2, routed)           0.000     9.548    key_de/nums[2]_C_i_5_n_0
    SLICE_X38Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     9.762 f  key_de/item_price_1_reg[3]_i_5/O
                         net (fo=3, routed)           0.750    10.513    key_de/item_price_1_reg[3]_i_5_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I1_O)        0.297    10.810 r  key_de/item_price_1[3]_i_3/O
                         net (fo=7, routed)           0.601    11.411    key_de/item_price_1[3]_i_3_n_0
    SLICE_X35Y52         LUT4 (Prop_lut4_I3_O)        0.118    11.529 r  key_de/item_price_1[3]_i_1/O
                         net (fo=8, routed)           0.401    11.929    key_de_n_20
    SLICE_X32Y53         FDCE                                         r  item_price_10_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X32Y53         FDCE                                         r  item_price_10_reg[3]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X32Y53         FDCE (Setup_fdce_C_CE)      -0.407    14.513    item_price_10_reg[3]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -11.929    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.818ns  (logic 1.844ns (27.045%)  route 4.974ns (72.955%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.561     5.082    key_de/clk_IBUF_BUFG
    SLICE_X39Y37         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  key_de/key_reg[1]/Q
                         net (fo=172, routed)         1.383     6.921    key_de/last_change[1]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.045 r  key_de/nums[2]_C_i_87/O
                         net (fo=1, routed)           0.000     7.045    key_de/nums[2]_C_i_87_n_0
    SLICE_X33Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.257 r  key_de/nums_reg[2]_C_i_35/O
                         net (fo=1, routed)           0.792     8.050    key_de/nums_reg[2]_C_i_35_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.299     8.349 r  key_de/nums[2]_C_i_12/O
                         net (fo=1, routed)           1.076     9.424    key_de/nums[2]_C_i_12_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.548 f  key_de/nums[2]_C_i_5/O
                         net (fo=2, routed)           0.000     9.548    key_de/nums[2]_C_i_5_n_0
    SLICE_X38Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     9.762 f  key_de/item_price_1_reg[3]_i_5/O
                         net (fo=3, routed)           0.750    10.513    key_de/item_price_1_reg[3]_i_5_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I1_O)        0.297    10.810 r  key_de/item_price_1[3]_i_3/O
                         net (fo=7, routed)           0.601    11.411    key_de/item_price_1[3]_i_3_n_0
    SLICE_X35Y52         LUT4 (Prop_lut4_I3_O)        0.118    11.529 r  key_de/item_price_1[3]_i_1/O
                         net (fo=8, routed)           0.372    11.901    key_de_n_20
    SLICE_X32Y52         FDCE                                         r  item_price_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  item_price_1_reg[1]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y52         FDCE (Setup_fdce_C_CE)      -0.407    14.514    item_price_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_price_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.818ns  (logic 1.844ns (27.045%)  route 4.974ns (72.955%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.561     5.082    key_de/clk_IBUF_BUFG
    SLICE_X39Y37         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  key_de/key_reg[1]/Q
                         net (fo=172, routed)         1.383     6.921    key_de/last_change[1]
    SLICE_X33Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.045 r  key_de/nums[2]_C_i_87/O
                         net (fo=1, routed)           0.000     7.045    key_de/nums[2]_C_i_87_n_0
    SLICE_X33Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.257 r  key_de/nums_reg[2]_C_i_35/O
                         net (fo=1, routed)           0.792     8.050    key_de/nums_reg[2]_C_i_35_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.299     8.349 r  key_de/nums[2]_C_i_12/O
                         net (fo=1, routed)           1.076     9.424    key_de/nums[2]_C_i_12_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124     9.548 f  key_de/nums[2]_C_i_5/O
                         net (fo=2, routed)           0.000     9.548    key_de/nums[2]_C_i_5_n_0
    SLICE_X38Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     9.762 f  key_de/item_price_1_reg[3]_i_5/O
                         net (fo=3, routed)           0.750    10.513    key_de/item_price_1_reg[3]_i_5_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I1_O)        0.297    10.810 r  key_de/item_price_1[3]_i_3/O
                         net (fo=7, routed)           0.601    11.411    key_de/item_price_1[3]_i_3_n_0
    SLICE_X35Y52         LUT4 (Prop_lut4_I3_O)        0.118    11.529 r  key_de/item_price_1[3]_i_1/O
                         net (fo=8, routed)           0.372    11.901    key_de_n_20
    SLICE_X32Y52         FDCE                                         r  item_price_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  item_price_1_reg[3]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y52         FDCE (Setup_fdce_C_CE)      -0.407    14.514    item_price_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 1.850ns (27.216%)  route 4.947ns (72.784%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.561     5.082    key_de/clk_IBUF_BUFG
    SLICE_X39Y37         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  key_de/key_reg[1]/Q
                         net (fo=172, routed)         1.687     7.225    key_de/last_change[1]
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.124     7.349 f  key_de/item_price_1[3]_i_79/O
                         net (fo=1, routed)           0.000     7.349    key_de/item_price_1[3]_i_79_n_0
    SLICE_X32Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     7.566 f  key_de/item_price_1_reg[3]_i_34/O
                         net (fo=1, routed)           0.917     8.483    key_de/item_price_1_reg[3]_i_34_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.299     8.782 f  key_de/item_price_1[3]_i_17/O
                         net (fo=1, routed)           0.718     9.500    key_de/item_price_1[3]_i_17_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.624 r  key_de/item_price_1[3]_i_8/O
                         net (fo=1, routed)           0.000     9.624    key_de/item_price_1[3]_i_8_n_0
    SLICE_X38Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     9.833 r  key_de/item_price_1_reg[3]_i_6/O
                         net (fo=4, routed)           0.839    10.673    key_de/item_price_1_reg[3]_i_6_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.297    10.970 f  key_de/item_num[3]_i_2/O
                         net (fo=14, routed)          0.786    11.756    key_de/E[0]
    SLICE_X31Y52         LUT5 (Prop_lut5_I1_O)        0.124    11.880 r  key_de/nums[1]_P_i_1/O
                         net (fo=1, routed)           0.000    11.880    p_2_out[1]
    SLICE_X31Y52         FDPE                                         r  nums_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X31Y52         FDPE                                         r  nums_reg[1]_P/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y52         FDPE (Setup_fdpe_C_D)        0.031    14.952    nums_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -11.880    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 1.850ns (27.309%)  route 4.924ns (72.691%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.561     5.082    key_de/clk_IBUF_BUFG
    SLICE_X39Y37         FDCE                                         r  key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  key_de/key_reg[1]/Q
                         net (fo=172, routed)         1.687     7.225    key_de/last_change[1]
    SLICE_X32Y51         LUT6 (Prop_lut6_I2_O)        0.124     7.349 r  key_de/item_price_1[3]_i_79/O
                         net (fo=1, routed)           0.000     7.349    key_de/item_price_1[3]_i_79_n_0
    SLICE_X32Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     7.566 r  key_de/item_price_1_reg[3]_i_34/O
                         net (fo=1, routed)           0.917     8.483    key_de/item_price_1_reg[3]_i_34_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.299     8.782 r  key_de/item_price_1[3]_i_17/O
                         net (fo=1, routed)           0.718     9.500    key_de/item_price_1[3]_i_17_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.624 f  key_de/item_price_1[3]_i_8/O
                         net (fo=1, routed)           0.000     9.624    key_de/item_price_1[3]_i_8_n_0
    SLICE_X38Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     9.833 f  key_de/item_price_1_reg[3]_i_6/O
                         net (fo=4, routed)           0.839    10.673    key_de/item_price_1_reg[3]_i_6_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.297    10.970 r  key_de/item_num[3]_i_2/O
                         net (fo=14, routed)          0.763    11.733    key_de/E[0]
    SLICE_X31Y53         LUT5 (Prop_lut5_I0_O)        0.124    11.857 r  key_de/nums[7]_P_i_1/O
                         net (fo=1, routed)           0.000    11.857    p_2_out[7]
    SLICE_X31Y53         FDPE                                         r  nums_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X31Y53         FDPE                                         r  nums_reg[7]_P/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X31Y53         FDPE (Setup_fdpe_C_D)        0.031    14.951    nums_reg[7]_P
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -11.857    
  -------------------------------------------------------------------
                         slack                                  3.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sev_seg/clk_divider_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.564     1.447    sev_seg/clk_IBUF_BUFG
    SLICE_X29Y49         FDCE                                         r  sev_seg/clk_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  sev_seg/clk_divider_reg[7]/Q
                         net (fo=1, routed)           0.108     1.696    sev_seg/clk_divider_reg_n_0_[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.856 r  sev_seg/clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.857    sev_seg/clk_divider_reg[4]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.911 r  sev_seg/clk_divider_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    sev_seg/clk_divider_reg[8]_i_1_n_7
    SLICE_X29Y50         FDCE                                         r  sev_seg/clk_divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.832     1.959    sev_seg/clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  sev_seg/clk_divider_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDCE (Hold_fdce_C_D)         0.105     1.820    sev_seg/clk_divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 sev_seg/clk_divider_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.564     1.447    sev_seg/clk_IBUF_BUFG
    SLICE_X29Y49         FDCE                                         r  sev_seg/clk_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  sev_seg/clk_divider_reg[7]/Q
                         net (fo=1, routed)           0.108     1.696    sev_seg/clk_divider_reg_n_0_[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.856 r  sev_seg/clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.857    sev_seg/clk_divider_reg[4]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.922 r  sev_seg/clk_divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    sev_seg/clk_divider_reg[8]_i_1_n_5
    SLICE_X29Y50         FDCE                                         r  sev_seg/clk_divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.832     1.959    sev_seg/clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  sev_seg/clk_divider_reg[10]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDCE (Hold_fdce_C_D)         0.105     1.820    sev_seg/clk_divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sev_seg/clk_divider_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.564     1.447    sev_seg/clk_IBUF_BUFG
    SLICE_X29Y49         FDCE                                         r  sev_seg/clk_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  sev_seg/clk_divider_reg[7]/Q
                         net (fo=1, routed)           0.108     1.696    sev_seg/clk_divider_reg_n_0_[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.856 r  sev_seg/clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.857    sev_seg/clk_divider_reg[4]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.947 r  sev_seg/clk_divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    sev_seg/clk_divider_reg[8]_i_1_n_4
    SLICE_X29Y50         FDCE                                         r  sev_seg/clk_divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.832     1.959    sev_seg/clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  sev_seg/clk_divider_reg[11]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDCE (Hold_fdce_C_D)         0.105     1.820    sev_seg/clk_divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sev_seg/clk_divider_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.564     1.447    sev_seg/clk_IBUF_BUFG
    SLICE_X29Y49         FDCE                                         r  sev_seg/clk_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  sev_seg/clk_divider_reg[7]/Q
                         net (fo=1, routed)           0.108     1.696    sev_seg/clk_divider_reg_n_0_[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.856 r  sev_seg/clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.857    sev_seg/clk_divider_reg[4]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.947 r  sev_seg/clk_divider_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.947    sev_seg/clk_divider_reg[8]_i_1_n_6
    SLICE_X29Y50         FDCE                                         r  sev_seg/clk_divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.832     1.959    sev_seg/clk_IBUF_BUFG
    SLICE_X29Y50         FDCE                                         r  sev_seg/clk_divider_reg[9]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDCE (Hold_fdce_C_D)         0.105     1.820    sev_seg/clk_divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sev_seg/clk_divider_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.564     1.447    sev_seg/clk_IBUF_BUFG
    SLICE_X29Y49         FDCE                                         r  sev_seg/clk_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  sev_seg/clk_divider_reg[7]/Q
                         net (fo=1, routed)           0.108     1.696    sev_seg/clk_divider_reg_n_0_[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.856 r  sev_seg/clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.857    sev_seg/clk_divider_reg[4]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.896 r  sev_seg/clk_divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.896    sev_seg/clk_divider_reg[8]_i_1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.950 r  sev_seg/clk_divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    sev_seg/clk_divider_reg[12]_i_1_n_7
    SLICE_X29Y51         FDCE                                         r  sev_seg/clk_divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.832     1.959    sev_seg/clk_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  sev_seg/clk_divider_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDCE (Hold_fdce_C_D)         0.105     1.820    sev_seg/clk_divider_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sev_seg/clk_divider_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev_seg/clk_divider_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.564     1.447    sev_seg/clk_IBUF_BUFG
    SLICE_X29Y49         FDCE                                         r  sev_seg/clk_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  sev_seg/clk_divider_reg[7]/Q
                         net (fo=1, routed)           0.108     1.696    sev_seg/clk_divider_reg_n_0_[7]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.856 r  sev_seg/clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.857    sev_seg/clk_divider_reg[4]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.896 r  sev_seg/clk_divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.896    sev_seg/clk_divider_reg[8]_i_1_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.961 r  sev_seg/clk_divider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.961    sev_seg/clk_divider_reg[12]_i_1_n_5
    SLICE_X29Y51         FDCE                                         r  sev_seg/clk_divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.832     1.959    sev_seg/clk_IBUF_BUFG
    SLICE_X29Y51         FDCE                                         r  sev_seg/clk_divider_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDCE (Hold_fdce_C_D)         0.105     1.820    sev_seg/clk_divider_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.558     1.441    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X39Y33         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/Q
                         net (fo=3, routed)           0.110     1.692    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[14]
    SLICE_X38Y33         LUT4 (Prop_lut4_I0_O)        0.048     1.740 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.000     1.740    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1_n_0
    SLICE_X38Y33         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.825     1.952    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X38Y33         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X38Y33         FDCE (Hold_fdce_C_D)         0.131     1.585    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 key_de/key_down_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.246%)  route 0.357ns (65.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.562     1.445    key_de/clk_IBUF_BUFG
    SLICE_X36Y51         FDCE                                         r  key_de/key_down_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  key_de/key_down_reg[90]/Q
                         net (fo=5, routed)           0.357     1.943    key_de/key_down[90]
    SLICE_X34Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.988 r  key_de/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.988    key_de_n_0
    SLICE_X34Y51         FDCE                                         r  next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.829     1.957    clk_IBUF_BUFG
    SLICE_X34Y51         FDCE                                         r  next_state_reg[2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y51         FDCE (Hold_fdce_C_D)         0.121     1.829    next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.073%)  route 0.110ns (43.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.559     1.442    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X43Y35         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/Q
                         net (fo=3, routed)           0.110     1.694    key_de/inst/inst/rx_data[6]
    SLICE_X40Y36         FDCE                                         r  key_de/inst/inst/key_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.828     1.955    key_de/inst/inst/clk
    SLICE_X40Y36         FDCE                                         r  key_de/inst/inst/key_in_reg[6]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X40Y36         FDCE (Hold_fdce_C_D)         0.076     1.533    key_de/inst/inst/key_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.880%)  route 0.084ns (31.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.553     1.436    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y28         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.084     1.661    key_de/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.706 r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.706    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X37Y28         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.820     1.947    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y28         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X37Y28         FDPE (Hold_fdpe_C_D)         0.092     1.541    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y50   LED_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y50   LED_reg[11]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y51   LED_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y51   LED_reg[14]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y52   LED_reg[14]_lopt_replica_2/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y52   LED_reg[14]_lopt_replica_3/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y51   LED_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y51   LED_reg[15]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y49   LED_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   key_de/key_down_reg[152]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   key_de/key_down_reg[154]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   key_de/key_down_reg[155]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y41   key_de/key_down_reg[156]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   key_de/key_down_reg[158]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   key_de/key_down_reg[216]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   key_de/key_down_reg[217]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   key_de/key_down_reg[218]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   key_de/key_down_reg[219]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   key_de/key_down_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   LED_reg[14]_lopt_replica_2/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   LED_reg[14]_lopt_replica_3/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y34   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y33   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y33   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y34   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y33   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X38Y34   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y33   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[80]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.456ns (8.199%)  route 5.106ns (91.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.552     5.073    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         5.106    10.635    key_de/btnC2
    SLICE_X35Y44         FDCE                                         f  key_de/key_down_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.444    14.785    key_de/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  key_de/key_down_reg[80]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X35Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.605    key_de/key_down_reg[80]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[81]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.456ns (8.199%)  route 5.106ns (91.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.552     5.073    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         5.106    10.635    key_de/btnC2
    SLICE_X35Y44         FDCE                                         f  key_de/key_down_reg[81]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.444    14.785    key_de/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  key_de/key_down_reg[81]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X35Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.605    key_de/key_down_reg[81]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[83]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.456ns (8.199%)  route 5.106ns (91.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.552     5.073    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         5.106    10.635    key_de/btnC2
    SLICE_X35Y44         FDCE                                         f  key_de/key_down_reg[83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.444    14.785    key_de/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  key_de/key_down_reg[83]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X35Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.605    key_de/key_down_reg[83]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[87]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.456ns (8.199%)  route 5.106ns (91.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.552     5.073    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         5.106    10.635    key_de/btnC2
    SLICE_X35Y44         FDCE                                         f  key_de/key_down_reg[87]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.444    14.785    key_de/clk_IBUF_BUFG
    SLICE_X35Y44         FDCE                                         r  key_de/key_down_reg[87]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X35Y44         FDCE (Recov_fdce_C_CLR)     -0.405    14.605    key_de/key_down_reg[87]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[82]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.456ns (8.199%)  route 5.106ns (91.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.552     5.073    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         5.106    10.635    key_de/btnC2
    SLICE_X34Y44         FDCE                                         f  key_de/key_down_reg[82]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.444    14.785    key_de/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  key_de/key_down_reg[82]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X34Y44         FDCE (Recov_fdce_C_CLR)     -0.319    14.691    key_de/key_down_reg[82]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[86]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.456ns (8.199%)  route 5.106ns (91.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.552     5.073    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         5.106    10.635    key_de/btnC2
    SLICE_X34Y44         FDCE                                         f  key_de/key_down_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.444    14.785    key_de/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  key_de/key_down_reg[86]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X34Y44         FDCE (Recov_fdce_C_CLR)     -0.319    14.691    key_de/key_down_reg[86]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[401]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.456ns (8.412%)  route 4.965ns (91.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.552     5.073    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         4.965    10.494    key_de/btnC2
    SLICE_X35Y45         FDCE                                         f  key_de/key_down_reg[401]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.444    14.785    key_de/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  key_de/key_down_reg[401]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X35Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.605    key_de/key_down_reg[401]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.111    

Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[402]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.456ns (8.412%)  route 4.965ns (91.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.552     5.073    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         4.965    10.494    key_de/btnC2
    SLICE_X35Y45         FDCE                                         f  key_de/key_down_reg[402]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.444    14.785    key_de/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  key_de/key_down_reg[402]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X35Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.605    key_de/key_down_reg[402]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.111    

Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[405]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.456ns (8.412%)  route 4.965ns (91.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.552     5.073    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         4.965    10.494    key_de/btnC2
    SLICE_X35Y45         FDCE                                         f  key_de/key_down_reg[405]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.444    14.785    key_de/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  key_de/key_down_reg[405]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X35Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.605    key_de/key_down_reg[405]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.111    

Slack (MET) :             4.111ns  (required time - arrival time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[407]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.456ns (8.412%)  route 4.965ns (91.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.552     5.073    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         4.965    10.494    key_de/btnC2
    SLICE_X35Y45         FDCE                                         f  key_de/key_down_reg[407]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         1.444    14.785    key_de/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  key_de/key_down_reg[407]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X35Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.605    key_de/key_down_reg[407]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.604%)  route 0.234ns (62.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.554     1.437    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         0.234     1.812    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X36Y30         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.822     1.949    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y30         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[1]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X36Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    key_de/inst/inst/Ps2Interface_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.604%)  route 0.234ns (62.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.554     1.437    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         0.234     1.812    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X36Y30         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.822     1.949    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y30         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X36Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    key_de/inst/inst/Ps2Interface_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.604%)  route 0.234ns (62.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.554     1.437    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         0.234     1.812    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X36Y30         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.822     1.949    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y30         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X36Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    key_de/inst/inst/Ps2Interface_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.604%)  route 0.234ns (62.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.554     1.437    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         0.234     1.812    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X36Y30         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.822     1.949    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y30         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[4]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X36Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    key_de/inst/inst/Ps2Interface_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.192%)  route 0.284ns (66.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.554     1.437    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         0.284     1.862    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X38Y31         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.823     1.950    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X38Y31         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[0]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X38Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.634    key_de/inst/inst/Ps2Interface_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.192%)  route 0.284ns (66.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.554     1.437    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         0.284     1.862    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X38Y31         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.823     1.950    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X38Y31         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[5]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X38Y31         FDCE (Remov_fdce_C_CLR)     -0.067     1.634    key_de/inst/inst/Ps2Interface_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.786%)  route 0.276ns (66.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.554     1.437    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         0.276     1.854    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X37Y28         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.820     1.947    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y28         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X37Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.606    key_de/inst/inst/Ps2Interface_i/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.786%)  route 0.276ns (66.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.554     1.437    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         0.276     1.854    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X37Y28         FDCE                                         f  key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.820     1.947    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y28         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X37Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.606    key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_inter_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.786%)  route 0.276ns (66.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.554     1.437    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         0.276     1.854    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X37Y28         FDPE                                         f  key_de/inst/inst/Ps2Interface_i/clk_inter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.820     1.947    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y28         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/clk_inter_reg/C
                         clock pessimism             -0.249     1.698    
    SLICE_X37Y28         FDPE (Remov_fdpe_C_PRE)     -0.095     1.603    key_de/inst/inst/Ps2Interface_i/clk_inter_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 c2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.786%)  route 0.276ns (66.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.554     1.437    c2/clk_IBUF_BUFG
    SLICE_X31Y29         FDRE                                         r  c2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  c2/pb_out_reg/Q
                         net (fo=693, routed)         0.276     1.854    key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X37Y28         FDPE                                         f  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=701, routed)         0.820     1.947    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y28         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.249     1.698    
    SLICE_X37Y28         FDPE (Remov_fdpe_C_PRE)     -0.095     1.603    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.251    





