<html><body><samp><pre>
<!@TC:1584166082>
#Build: Synplify Pro (R) N-2018.03M-SP1-1, Build 209R, Oct 23 2018
#install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: PHOENIX136DESKY

# Sat Mar 14 02:08:02 2020

#Implementation: synthesis


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1584166085> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1584166085> | Running in 64-bit mode 
@N: : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd:17:7:17:24:@N::@XP_MSG">Spectrum_Analyzer.vhd(17)</a><!@TM:1584166085> | Top entity is set to Spectrum_Analyzer.
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\iram512x9_rtl.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\test\misc.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram256x16_rtl.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram256x8_rtl.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\DPSRAM_C0\DPSRAM_C0_0\DPSRAM_C0_DPSRAM_C0_0_DPSRAM.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Package.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0_0\HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Twiddle_table.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd\math_real.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1_0\HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Pixelbar_Creator.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Power_On_Reset_Delay.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Averaging_Filter.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\timer.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\acmtable.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructnvm_bb.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructram.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\test\textio.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\debugblk.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\FCCC_C0\FCCC_C0.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\DPSRAM_C0\DPSRAM_C0.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Loader.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Butterfly_HW_MATHDSP.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Transformer.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Outputer.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Alpha_Max_plus_Beta_Min.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Result_to_Pixel_Bar.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\OSC_C0\OSC_C0.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Sigma_Delta_LVDS_ADC.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\FCCC_C0\FCCC_C0.vhd changed - recompiling
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1584166085> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\Spectrum_Analyzer\Spectrum_Analyzer.vhd:17:7:17:24:@N:CD630:@XP_MSG">Spectrum_Analyzer.vhd(17)</a><!@TM:1584166085> | Synthesizing work.spectrum_analyzer.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:492:10:492:20:@N:CD630:@XP_MSG">smartfusion2.vhd(492)</a><!@TM:1584166085> | Synthesizing smartfusion2.inbuf_diff.syn_black_box.
Post processing for smartfusion2.inbuf_diff.syn_black_box
Running optimization stage 1 on INBUF_DIFF .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\timer.vhd:6:7:6:12:@N:CD630:@XP_MSG">timer.vhd(6)</a><!@TM:1584166085> | Synthesizing work.timer.architecture_timer.
Post processing for work.timer.architecture_timer
Running optimization stage 1 on timer .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:790:10:790:18:@N:CD630:@XP_MSG">smartfusion2.vhd(790)</a><!@TM:1584166085> | Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
Running optimization stage 1 on SYSRESET .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Sigma_Delta_LVDS_ADC.vhd:24:7:24:27:@N:CD630:@XP_MSG">Sigma_Delta_LVDS_ADC.vhd(24)</a><!@TM:1584166085> | Synthesizing work.sigma_delta_lvds_adc.architecture_sigma_delta_lvds_adc.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\timer.vhd:6:7:6:12:@N:CD630:@XP_MSG">timer.vhd(6)</a><!@TM:1584166085> | Synthesizing work.timer.architecture_timer.
Post processing for work.timer.architecture_timer
Running optimization stage 1 on timer .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\timer.vhd:32:12:32:14:@W:CL169:@XP_MSG">timer.vhd(32)</a><!@TM:1584166085> | Pruning unused register counter_2(0). Make sure that there are no unused intermediate registers.</font>
Post processing for work.sigma_delta_lvds_adc.architecture_sigma_delta_lvds_adc
Running optimization stage 1 on Sigma_Delta_LVDS_ADC .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Sigma_Delta_LVDS_ADC.vhd:111:8:111:10:@A:CL282:@XP_MSG">Sigma_Delta_LVDS_ADC.vhd(111)</a><!@TM:1584166085> | Feedback mux created for signal sample_CLK_last. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Power_On_Reset_Delay.vhd:24:7:24:27:@N:CD630:@XP_MSG">Power_On_Reset_Delay.vhd(24)</a><!@TM:1584166085> | Synthesizing work.power_on_reset_delay.architecture_power_on_reset_delay.
Post processing for work.power_on_reset_delay.architecture_power_on_reset_delay
Running optimization stage 1 on Power_On_Reset_Delay .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\OSC_C0\OSC_C0.vhd:17:7:17:13:@N:CD630:@XP_MSG">OSC_C0.vhd(17)</a><!@TM:1584166085> | Synthesizing work.osc_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:8:7:8:26:@N:CD630:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(8)</a><!@TM:1584166085> | Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1584166085> | Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
Running optimization stage 1 on RCOSC_25_50MHZ .......
Post processing for work.osc_c0_osc_c0_0_osc.def_arch
Running optimization stage 1 on OSC_C0_OSC_C0_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(16)</a><!@TM:1584166085> | Signal XTLOSC_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:15:10:15:20:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(15)</a><!@TM:1584166085> | Signal XTLOSC_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(14)</a><!@TM:1584166085> | Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(13)</a><!@TM:1584166085> | Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:12:10:12:28:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(12)</a><!@TM:1584166085> | Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.</font>
Post processing for work.osc_c0.rtl
Running optimization stage 1 on OSC_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:24:7:24:23:@N:CD630:@XP_MSG">Nokia5110_Driver.vhd(24)</a><!@TM:1584166085> | Synthesizing work.nokia5110_driver.architecture_nokia5110_driver.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:93:27:93:29:@N:CD233:@XP_MSG">Nokia5110_Driver.vhd(93)</a><!@TM:1584166085> | Using sequential encoding for type lcd_state_machine.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:161:11:161:27:@W:CD638:@XP_MSG">Nokia5110_Driver.vhd(161)</a><!@TM:1584166085> | Signal mem_addr_updated is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:177:11:177:28:@W:CD638:@XP_MSG">Nokia5110_Driver.vhd(177)</a><!@TM:1584166085> | Signal usram2_a_addr_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:180:11:180:28:@W:CD638:@XP_MSG">Nokia5110_Driver.vhd(180)</a><!@TM:1584166085> | Signal usram2_b_addr_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:183:11:183:27:@W:CD638:@XP_MSG">Nokia5110_Driver.vhd(183)</a><!@TM:1584166085> | Signal usram2_c_blk_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:184:11:184:28:@W:CD638:@XP_MSG">Nokia5110_Driver.vhd(184)</a><!@TM:1584166085> | Signal usram2_c_addr_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:185:11:185:27:@W:CD638:@XP_MSG">Nokia5110_Driver.vhd(185)</a><!@TM:1584166085> | Signal usram2_c_din_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\timer.vhd:6:7:6:12:@N:CD630:@XP_MSG">timer.vhd(6)</a><!@TM:1584166085> | Synthesizing work.timer.architecture_timer.
Post processing for work.timer.architecture_timer
Running optimization stage 1 on timer .......
Post processing for work.nokia5110_driver.architecture_nokia5110_driver
Running optimization stage 1 on Nokia5110_Driver .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:156:11:156:15:@N:CL134:@XP_MSG">Nokia5110_Driver.vhd(156)</a><!@TM:1584166085> | Found RAM mem2, depth=504, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:156:11:156:15:@N:CL134:@XP_MSG">Nokia5110_Driver.vhd(156)</a><!@TM:1584166085> | Found RAM mem2, depth=504, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:155:11:155:14:@N:CL134:@XP_MSG">Nokia5110_Driver.vhd(155)</a><!@TM:1584166085> | Found RAM mem, depth=504, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:155:11:155:14:@N:CL134:@XP_MSG">Nokia5110_Driver.vhd(155)</a><!@TM:1584166085> | Found RAM mem, depth=504, width=8
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:410:8:410:10:@A:CL282:@XP_MSG">Nokia5110_Driver.vhd(410)</a><!@TM:1584166085> | Feedback mux created for signal LCD_reg_mem_data[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:166:78:166:79:@W:CL177:@XP_MSG">Nokia5110_Driver.vhd(166)</a><!@TM:1584166085> | Sharing sequential element uSRAM_C_ADDR_sig. Add a syn_preserve attribute to the element to prevent sharing.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:500:8:500:10:@A:CL282:@XP_MSG">Nokia5110_Driver.vhd(500)</a><!@TM:1584166085> | Feedback mux created for signal SPICLK_last_sig. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:136:42:136:45:@A:CL282:@XP_MSG">Nokia5110_Driver.vhd(136)</a><!@TM:1584166085> | Feedback mux created for signal timer_indicator_last_sig. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:430:8:430:10:@W:CL190:@XP_MSG">Nokia5110_Driver.vhd(430)</a><!@TM:1584166085> | Optimizing register bit LCD_reg_mem_X(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:446:8:446:10:@W:CL190:@XP_MSG">Nokia5110_Driver.vhd(446)</a><!@TM:1584166085> | Optimizing register bit LCD_reg_mem_Y(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:446:8:446:10:@W:CL190:@XP_MSG">Nokia5110_Driver.vhd(446)</a><!@TM:1584166085> | Optimizing register bit LCD_reg_mem_Y(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:446:8:446:10:@W:CL190:@XP_MSG">Nokia5110_Driver.vhd(446)</a><!@TM:1584166085> | Optimizing register bit LCD_reg_mem_Y(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:446:8:446:10:@W:CL190:@XP_MSG">Nokia5110_Driver.vhd(446)</a><!@TM:1584166085> | Optimizing register bit LCD_reg_mem_Y(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:446:8:446:10:@W:CL190:@XP_MSG">Nokia5110_Driver.vhd(446)</a><!@TM:1584166085> | Optimizing register bit LCD_reg_mem_Y(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:430:8:430:10:@W:CL260:@XP_MSG">Nokia5110_Driver.vhd(430)</a><!@TM:1584166085> | Pruning register bit 7 of LCD_reg_mem_X(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:446:8:446:10:@W:CL279:@XP_MSG">Nokia5110_Driver.vhd(446)</a><!@TM:1584166085> | Pruning register bits 7 to 3 of LCD_reg_mem_Y(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Result_to_Pixel_Bar.vhd:26:7:26:30:@N:CD630:@XP_MSG">FFT_Result_to_Pixel_Bar.vhd(26)</a><!@TM:1584166085> | Synthesizing work.fft_result_to_pixel_bar.architecture_fft_result_to_pixel_bar.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Result_to_Pixel_Bar.vhd:145:11:145:36:@W:CD638:@XP_MSG">FFT_Result_to_Pixel_Bar.vhd(145)</a><!@TM:1584166085> | Signal ampbm_0_assoc_adr_out_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Pixelbar_Creator.vhd:24:7:24:23:@N:CD630:@XP_MSG">Pixelbar_Creator.vhd(24)</a><!@TM:1584166085> | Synthesizing work.pixelbar_creator.architecture_pixelbar_creator.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Pixelbar_Creator.vhd:64:11:64:19:@W:CD638:@XP_MSG">Pixelbar_Creator.vhd(64)</a><!@TM:1584166085> | Signal ctrl_reg is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.pixelbar_creator.architecture_pixelbar_creator
Running optimization stage 1 on Pixelbar_Creator .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Alpha_Max_plus_Beta_Min.vhd:26:7:26:30:@N:CD630:@XP_MSG">Alpha_Max_plus_Beta_Min.vhd(26)</a><!@TM:1584166085> | Synthesizing work.alpha_max_plus_beta_min.architecture_alpha_max_plus_beta_min.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1.vhd:17:7:17:26:@N:CD630:@XP_MSG">HARD_MULT_ADDSUB_C1.vhd(17)</a><!@TM:1584166085> | Synthesizing work.hard_mult_addsub_c1.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1_0\HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd:8:7:8:65:@N:CD630:@XP_MSG">HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd(8)</a><!@TM:1584166085> | Synthesizing work.hard_mult_addsub_c1_hard_mult_addsub_c1_0_hard_mult_addsub.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:582:10:582:13:@N:CD630:@XP_MSG">smartfusion2.vhd(582)</a><!@TM:1584166085> | Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Running optimization stage 1 on VCC .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:576:10:576:13:@N:CD630:@XP_MSG">smartfusion2.vhd(576)</a><!@TM:1584166085> | Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
Running optimization stage 1 on GND .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:706:10:706:14:@N:CD630:@XP_MSG">smartfusion2.vhd(706)</a><!@TM:1584166085> | Synthesizing smartfusion2.macc.syn_black_box.
Post processing for smartfusion2.macc.syn_black_box
Running optimization stage 1 on MACC .......
Post processing for work.hard_mult_addsub_c1_hard_mult_addsub_c1_0_hard_mult_addsub.def_arch
Running optimization stage 1 on HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB .......
Post processing for work.hard_mult_addsub_c1.rtl
Running optimization stage 1 on HARD_MULT_ADDSUB_C1 .......
Post processing for work.alpha_max_plus_beta_min.architecture_alpha_max_plus_beta_min
Running optimization stage 1 on Alpha_Max_plus_Beta_Min .......
Post processing for work.fft_result_to_pixel_bar.architecture_fft_result_to_pixel_bar
Running optimization stage 1 on FFT_Result_to_Pixel_Bar .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT.vhd:26:7:26:10:@N:CD630:@XP_MSG">FFT.vhd(26)</a><!@TM:1584166085> | Synthesizing work.fft.architecture_fft.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT.vhd:288:27:288:29:@N:CD233:@XP_MSG">FFT.vhd(288)</a><!@TM:1584166085> | Using sequential encoding for type hot_potato_states.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT.vhd:390:16:390:30:@N:CD604:@XP_MSG">FFT.vhd(390)</a><!@TM:1584166085> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\DPSRAM_C0\DPSRAM_C0.vhd:17:7:17:16:@N:CD630:@XP_MSG">DPSRAM_C0.vhd(17)</a><!@TM:1584166085> | Synthesizing work.dpsram_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\DPSRAM_C0\DPSRAM_C0_0\DPSRAM_C0_DPSRAM_C0_0_DPSRAM.vhd:8:7:8:35:@N:CD630:@XP_MSG">DPSRAM_C0_DPSRAM_C0_0_DPSRAM.vhd(8)</a><!@TM:1584166085> | Synthesizing work.dpsram_c0_dpsram_c0_0_dpsram.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:588:10:588:17:@N:CD630:@XP_MSG">smartfusion2.vhd(588)</a><!@TM:1584166085> | Synthesizing smartfusion2.ram1k18.syn_black_box.
Post processing for smartfusion2.ram1k18.syn_black_box
Running optimization stage 1 on RAM1K18 .......
Post processing for work.dpsram_c0_dpsram_c0_0_dpsram.def_arch
Running optimization stage 1 on DPSRAM_C0_DPSRAM_C0_0_DPSRAM .......
Post processing for work.dpsram_c0.rtl
Running optimization stage 1 on DPSRAM_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Transformer.vhd:26:7:26:22:@N:CD630:@XP_MSG">FFT_Transformer.vhd(26)</a><!@TM:1584166085> | Synthesizing work.fft_transformer.architecture_fft_transformer.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Transformer.vhd:63:22:63:24:@N:CD233:@XP_MSG">FFT_Transformer.vhd(63)</a><!@TM:1584166085> | Using sequential encoding for type stage_states.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Butterfly_HW_MATHDSP.vhd:29:7:29:31:@N:CD630:@XP_MSG">FFT_Butterfly_HW_MATHDSP.vhd(29)</a><!@TM:1584166085> | Synthesizing work.fft_butterfly_hw_mathdsp.architecture_fft_butterfly_hw_mathdsp.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0.vhd:17:7:17:26:@N:CD630:@XP_MSG">HARD_MULT_ADDSUB_C0.vhd(17)</a><!@TM:1584166085> | Synthesizing work.hard_mult_addsub_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0_0\HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB.vhd:8:7:8:65:@N:CD630:@XP_MSG">HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB.vhd(8)</a><!@TM:1584166085> | Synthesizing work.hard_mult_addsub_c0_hard_mult_addsub_c0_0_hard_mult_addsub.def_arch.
Post processing for work.hard_mult_addsub_c0_hard_mult_addsub_c0_0_hard_mult_addsub.def_arch
Running optimization stage 1 on HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB .......
Post processing for work.hard_mult_addsub_c0.rtl
Running optimization stage 1 on HARD_MULT_ADDSUB_C0 .......
Post processing for work.fft_butterfly_hw_mathdsp.architecture_fft_butterfly_hw_mathdsp
Running optimization stage 1 on FFT_Butterfly_HW_MATHDSP .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Twiddle_table.vhd:26:7:26:20:@N:CD630:@XP_MSG">Twiddle_table.vhd(26)</a><!@TM:1584166085> | Synthesizing work.twiddle_table.architecture_twiddle_table.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Twiddle_table.vhd:198:11:198:14:@W:CD638:@XP_MSG">Twiddle_table.vhd(198)</a><!@TM:1584166085> | Signal mem is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Twiddle_table.vhd:200:11:200:22:@W:CD638:@XP_MSG">Twiddle_table.vhd(200)</a><!@TM:1584166085> | Signal mem_adr_cnt is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Twiddle_table.vhd:202:11:202:28:@W:CD638:@XP_MSG">Twiddle_table.vhd(202)</a><!@TM:1584166085> | Signal twiddle_ready_sig is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Twiddle_table.vhd:204:11:204:18:@W:CD638:@XP_MSG">Twiddle_table.vhd(204)</a><!@TM:1584166085> | Signal mem_adr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Twiddle_table.vhd:205:11:205:19:@W:CD638:@XP_MSG">Twiddle_table.vhd(205)</a><!@TM:1584166085> | Signal mem_w_en is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Twiddle_table.vhd:206:11:206:20:@W:CD638:@XP_MSG">Twiddle_table.vhd(206)</a><!@TM:1584166085> | Signal mem_dat_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Twiddle_table.vhd:207:11:207:20:@W:CD638:@XP_MSG">Twiddle_table.vhd(207)</a><!@TM:1584166085> | Signal mem_dat_r is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.twiddle_table.architecture_twiddle_table
Running optimization stage 1 on Twiddle_table .......
Post processing for work.fft_transformer.architecture_fft_transformer
Running optimization stage 1 on FFT_Transformer .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Transformer.vhd:357:8:357:10:@W:CL169:@XP_MSG">FFT_Transformer.vhd(357)</a><!@TM:1584166085> | Pruning unused register do_calc_ctrl_2. Make sure that there are no unused intermediate registers.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Transformer.vhd:426:8:426:10:@A:CL282:@XP_MSG">FFT_Transformer.vhd(426)</a><!@TM:1584166085> | Feedback mux created for signal sampleB_adr[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Outputer.vhd:26:7:26:26:@N:CD630:@XP_MSG">FFT_Sample_Outputer.vhd(26)</a><!@TM:1584166085> | Synthesizing work.fft_sample_outputer.architecture_fft_sample_outputer.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Outputer.vhd:66:11:66:25:@W:CD638:@XP_MSG">FFT_Sample_Outputer.vhd(66)</a><!@TM:1584166085> | Signal output_en_sync is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Outputer.vhd:67:11:67:26:@W:CD638:@XP_MSG">FFT_Sample_Outputer.vhd(67)</a><!@TM:1584166085> | Signal output_adr_sync is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Outputer.vhd:68:11:68:27:@W:CD638:@XP_MSG">FFT_Sample_Outputer.vhd(68)</a><!@TM:1584166085> | Signal output_done_sync is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.fft_sample_outputer.architecture_fft_sample_outputer
Running optimization stage 1 on FFT_Sample_Outputer .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Loader.vhd:38:7:38:24:@N:CD630:@XP_MSG">FFT_Sample_Loader.vhd(38)</a><!@TM:1584166085> | Synthesizing work.fft_sample_loader.architecture_fft_sample_loader.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Loader.vhd:77:21:77:23:@N:CD233:@XP_MSG">FFT_Sample_Loader.vhd(77)</a><!@TM:1584166085> | Using sequential encoding for type load_states.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Loader.vhd:244:16:244:30:@N:CD604:@XP_MSG">FFT_Sample_Loader.vhd(244)</a><!@TM:1584166085> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Loader.vhd:82:11:82:26:@W:CD638:@XP_MSG">FFT_Sample_Loader.vhd(82)</a><!@TM:1584166085> | Signal input_w_en_sync is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Loader.vhd:83:11:83:32:@W:CD638:@XP_MSG">FFT_Sample_Loader.vhd(83)</a><!@TM:1584166085> | Signal input_w_dat_real_sync is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Loader.vhd:84:11:84:32:@W:CD638:@XP_MSG">FFT_Sample_Loader.vhd(84)</a><!@TM:1584166085> | Signal input_w_dat_imag_sync is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Loader.vhd:85:11:85:26:@W:CD638:@XP_MSG">FFT_Sample_Loader.vhd(85)</a><!@TM:1584166085> | Signal input_done_sync is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Loader.vhd:112:11:112:25:@W:CD638:@XP_MSG">FFT_Sample_Loader.vhd(112)</a><!@TM:1584166085> | Signal mem_adr_bitrev is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.fft_sample_loader.architecture_fft_sample_loader
Running optimization stage 1 on FFT_Sample_Loader .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Loader.vhd:195:8:195:10:@W:CL190:@XP_MSG">FFT_Sample_Loader.vhd(195)</a><!@TM:1584166085> | Optimizing register bit ram_w_en_sig(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Loader.vhd:195:8:195:10:@W:CL260:@XP_MSG">FFT_Sample_Loader.vhd(195)</a><!@TM:1584166085> | Pruning register bit 1 of ram_w_en_sig(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Post processing for work.fft.architecture_fft
Running optimization stage 1 on FFT .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT.vhd:326:8:326:10:@A:CL282:@XP_MSG">FFT.vhd(326)</a><!@TM:1584166085> | Feedback mux created for signal i_comp_ram_ready. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\FCCC_C0\FCCC_C0.vhd:17:7:17:14:@N:CD630:@XP_MSG">FCCC_C0.vhd(17)</a><!@TM:1584166085> | Synthesizing work.fccc_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd:8:7:8:29:@N:CD630:@XP_MSG">FCCC_C0_FCCC_C0_0_FCCC.vhd(8)</a><!@TM:1584166085> | Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:798:10:798:13:@N:CD630:@XP_MSG">smartfusion2.vhd(798)</a><!@TM:1584166085> | Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
Running optimization stage 1 on CCC .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1584166085> | Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
Running optimization stage 1 on CLKINT .......
Post processing for work.fccc_c0_fccc_c0_0_fccc.def_arch
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
Post processing for work.fccc_c0.rtl
Running optimization stage 1 on FCCC_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd:20:7:20:18:@N:CD630:@XP_MSG">CoreAPB3_C0.vhd(20)</a><!@TM:1584166085> | Synthesizing work.coreapb3_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:34:7:34:15:@N:CD630:@XP_MSG">coreapb3.vhd(34)</a><!@TM:1584166085> | Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:665:16:665:30:@N:CD604:@XP_MSG">coreapb3.vhd(665)</a><!@TM:1584166085> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:1438:29:1438:39:@W:CD434:@XP_MSG">coreapb3.vhd(1438)</a><!@TM:1584166085> | Signal infill_upr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:616:7:616:16:@W:CD638:@XP_MSG">coreapb3.vhd(616)</a><!@TM:1584166085> | Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd:33:7:33:24:@N:CD630:@XP_MSG">coreapb3_muxptob3.vhd(33)</a><!@TM:1584166085> | Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
Running optimization stage 1 on CoreAPB3 .......
Post processing for work.coreapb3_c0.rtl
Running optimization stage 1 on CoreAPB3_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0.vhd:20:7:20:17:@N:CD630:@XP_MSG">COREABC_C0.vhd(20)</a><!@TM:1584166085> | Synthesizing work.coreabc_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:58:7:58:38:@N:CD630:@XP_MSG">coreabc.vhd(58)</a><!@TM:1584166085> | Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_coreabc.rtl.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:223:13:223:15:@N:CD233:@XP_MSG">coreabc.vhd(223)</a><!@TM:1584166085> | Using sequential encoding for type ticycle.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:613:8:613:19:@W:CD434:@XP_MSG">coreabc.vhd(613)</a><!@TM:1584166085> | Signal accumulator in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:613:20:613:28:@W:CD434:@XP_MSG">coreabc.vhd(613)</a><!@TM:1584166085> | Signal accum_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:665:4:665:19:@N:CD604:@XP_MSG">coreabc.vhd(665)</a><!@TM:1584166085> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:631:66:631:73:@W:CD434:@XP_MSG">coreabc.vhd(631)</a><!@TM:1584166085> | Signal product in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:776:8:776:15:@W:CD434:@XP_MSG">coreabc.vhd(776)</a><!@TM:1584166085> | Signal use_acm in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:776:28:776:35:@W:CD434:@XP_MSG">coreabc.vhd(776)</a><!@TM:1584166085> | Signal acmdata in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:795:8:795:12:@W:CD434:@XP_MSG">coreabc.vhd(795)</a><!@TM:1584166085> | Signal mux1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:795:18:795:29:@W:CD434:@XP_MSG">coreabc.vhd(795)</a><!@TM:1584166085> | Signal accumulator in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:795:30:795:40:@W:CD434:@XP_MSG">coreabc.vhd(795)</a><!@TM:1584166085> | Signal instr_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:822:8:822:20:@W:CD434:@XP_MSG">coreabc.vhd(822)</a><!@TM:1584166085> | Signal dataout_zreg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:1001:27:1001:41:@N:CD604:@XP_MSG">coreabc.vhd(1001)</a><!@TM:1584166085> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:1073:19:1073:29:@W:CD434:@XP_MSG">coreabc.vhd(1073)</a><!@TM:1584166085> | Signal instr_scmd in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:1073:30:1073:39:@W:CD434:@XP_MSG">coreabc.vhd(1073)</a><!@TM:1584166085> | Signal zregister in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:173:7:173:22:@W:CD638:@XP_MSG">coreabc.vhd(173)</a><!@TM:1584166085> | Signal dataout_zreg_zr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:215:7:215:13:@W:CD638:@XP_MSG">coreabc.vhd(215)</a><!@TM:1584166085> | Signal debug1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:216:7:216:13:@W:CD638:@XP_MSG">coreabc.vhd(216)</a><!@TM:1584166085> | Signal debug2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:217:7:217:22:@W:CD638:@XP_MSG">coreabc.vhd(217)</a><!@TM:1584166085> | Signal debugblk_resetn is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd:31:7:31:43:@N:CD630:@XP_MSG">instructions.vhd(31)</a><!@TM:1584166085> | Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_instructions.rtl.
Post processing for coreabc_lib.coreabc_c0_coreabc_c0_0_instructions.rtl
Running optimization stage 1 on COREABC_C0_COREABC_C0_0_INSTRUCTIONS .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:33:7:33:40:@N:CD630:@XP_MSG">ramblocks.vhd(33)</a><!@TM:1584166085> | Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_ramblocks.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:52:7:52:10:@W:CD638:@XP_MSG">ramblocks.vhd(52)</a><!@TM:1584166085> | Signal wdx is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:53:7:53:10:@W:CD638:@XP_MSG">ramblocks.vhd(53)</a><!@TM:1584166085> | Signal rdx is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:54:7:54:10:@W:CD638:@XP_MSG">ramblocks.vhd(54)</a><!@TM:1584166085> | Signal wdy is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:55:7:55:10:@W:CD638:@XP_MSG">ramblocks.vhd(55)</a><!@TM:1584166085> | Signal rdy is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:63:7:63:15:@W:CD638:@XP_MSG">ramblocks.vhd(63)</a><!@TM:1584166085> | Signal wen_r0c1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:64:7:64:15:@W:CD638:@XP_MSG">ramblocks.vhd(64)</a><!@TM:1584166085> | Signal wen_r0c2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:65:7:65:15:@W:CD638:@XP_MSG">ramblocks.vhd(65)</a><!@TM:1584166085> | Signal wen_r0c3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:67:7:67:15:@W:CD638:@XP_MSG">ramblocks.vhd(67)</a><!@TM:1584166085> | Signal wen_r1c1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:68:7:68:15:@W:CD638:@XP_MSG">ramblocks.vhd(68)</a><!@TM:1584166085> | Signal wen_r1c2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:69:7:69:15:@W:CD638:@XP_MSG">ramblocks.vhd(69)</a><!@TM:1584166085> | Signal wen_r1c3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:72:7:72:14:@W:CD638:@XP_MSG">ramblocks.vhd(72)</a><!@TM:1584166085> | Signal rd_r0c1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:73:7:73:14:@W:CD638:@XP_MSG">ramblocks.vhd(73)</a><!@TM:1584166085> | Signal rd_r0c2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:74:7:74:14:@W:CD638:@XP_MSG">ramblocks.vhd(74)</a><!@TM:1584166085> | Signal rd_r0c3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:76:7:76:14:@W:CD638:@XP_MSG">ramblocks.vhd(76)</a><!@TM:1584166085> | Signal rd_r1c1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:77:7:77:14:@W:CD638:@XP_MSG">ramblocks.vhd(77)</a><!@TM:1584166085> | Signal rd_r1c2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd:78:7:78:14:@W:CD638:@XP_MSG">ramblocks.vhd(78)</a><!@TM:1584166085> | Signal rd_r1c3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd:23:7:23:39:@N:CD630:@XP_MSG">ram128x8_smartfusion2.vhd(23)</a><!@TM:1584166085> | Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_ram128x8.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd:629:10:629:18:@N:CD630:@XP_MSG">smartfusion2.vhd(629)</a><!@TM:1584166085> | Synthesizing smartfusion2.ram64x18.syn_black_box.
Post processing for smartfusion2.ram64x18.syn_black_box
Running optimization stage 1 on RAM64x18 .......
Post processing for coreabc_lib.coreabc_c0_coreabc_c0_0_ram128x8.rtl
Running optimization stage 1 on COREABC_C0_COREABC_C0_0_RAM128X8 .......
Post processing for coreabc_lib.coreabc_c0_coreabc_c0_0_ramblocks.rtl
Running optimization stage 1 on COREABC_C0_COREABC_C0_0_RAMBLOCKS .......
Post processing for coreabc_lib.coreabc_c0_coreabc_c0_0_coreabc.rtl
Running optimization stage 1 on COREABC_C0_COREABC_C0_0_COREABC .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:174:7:174:14:@W:CL252:@XP_MSG">coreabc.vhd(174)</a><!@TM:1584166085> | Bit 0 of signal PRODUCT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:174:7:174:14:@W:CL252:@XP_MSG">coreabc.vhd(174)</a><!@TM:1584166085> | Bit 1 of signal PRODUCT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:174:7:174:14:@W:CL252:@XP_MSG">coreabc.vhd(174)</a><!@TM:1584166085> | Bit 2 of signal PRODUCT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:174:7:174:14:@W:CL252:@XP_MSG">coreabc.vhd(174)</a><!@TM:1584166085> | Bit 3 of signal PRODUCT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:174:7:174:14:@W:CL252:@XP_MSG">coreabc.vhd(174)</a><!@TM:1584166085> | Bit 4 of signal PRODUCT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:174:7:174:14:@W:CL252:@XP_MSG">coreabc.vhd(174)</a><!@TM:1584166085> | Bit 5 of signal PRODUCT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:174:7:174:14:@W:CL252:@XP_MSG">coreabc.vhd(174)</a><!@TM:1584166085> | Bit 6 of signal PRODUCT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:174:7:174:14:@W:CL252:@XP_MSG">coreabc.vhd(174)</a><!@TM:1584166085> | Bit 7 of signal PRODUCT is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@W:CL169:@XP_MSG">coreabc.vhd(869)</a><!@TM:1584166085> | Pruning unused register GETINST_6. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@W:CL169:@XP_MSG">coreabc.vhd(869)</a><!@TM:1584166085> | Pruning unused register ZREGISTER_3(0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@W:CL111:@XP_MSG">coreabc.vhd(869)</a><!@TM:1584166085> | All reachable assignments to STKPTR(4) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@W:CL111:@XP_MSG">coreabc.vhd(869)</a><!@TM:1584166085> | All reachable assignments to STKPTR(5) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@W:CL111:@XP_MSG">coreabc.vhd(869)</a><!@TM:1584166085> | All reachable assignments to STKPTR(6) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@W:CL111:@XP_MSG">coreabc.vhd(869)</a><!@TM:1584166085> | All reachable assignments to STKPTR(7) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:430:2:430:4:@W:CL260:@XP_MSG">coreabc.vhd(430)</a><!@TM:1584166085> | Pruning register bit 1 of INSTR_SLOT(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Post processing for work.coreabc_c0.rtl
Running optimization stage 1 on COREABC_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Averaging_Filter.vhd:24:7:24:23:@N:CD630:@XP_MSG">Averaging_Filter.vhd(24)</a><!@TM:1584166085> | Synthesizing work.averaging_filter.architecture_averaging_filter.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Averaging_Filter.vhd:43:16:43:18:@N:CD233:@XP_MSG">Averaging_Filter.vhd(43)</a><!@TM:1584166085> | Using sequential encoding for type states.
Post processing for work.averaging_filter.architecture_averaging_filter
Running optimization stage 1 on Averaging_Filter .......
Post processing for work.spectrum_analyzer.rtl
Running optimization stage 1 on Spectrum_Analyzer .......
Running optimization stage 2 on Averaging_Filter .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Averaging_Filter.vhd:72:8:72:10:@N:CL135:@XP_MSG">Averaging_Filter.vhd(72)</a><!@TM:1584166085> | Found sequential shift samples_mem with address depth of 4 words and data bit width of 8.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Averaging_Filter.vhd:72:8:72:10:@N:CL201:@XP_MSG">Averaging_Filter.vhd(72)</a><!@TM:1584166085> | Trying to extract state machine for register filter_state.
Extracted state machine for register filter_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on RAM64x18 .......
Running optimization stage 2 on COREABC_C0_COREABC_C0_0_RAM128X8 .......
Running optimization stage 2 on COREABC_C0_COREABC_C0_0_RAMBLOCKS .......
Running optimization stage 2 on COREABC_C0_COREABC_C0_0_INSTRUCTIONS .......
Running optimization stage 2 on COREABC_C0_COREABC_C0_0_COREABC .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@N:CL201:@XP_MSG">coreabc.vhd(869)</a><!@TM:1584166085> | Trying to extract state machine for register ICYCLE.
Extracted state machine for register ICYCLE
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:109:9:109:18:@N:CL159:@XP_MSG">coreabc.vhd(109)</a><!@TM:1584166085> | Input PSLVERR_M is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:120:9:120:19:@N:CL159:@XP_MSG">coreabc.vhd(120)</a><!@TM:1584166085> | Input INITDATVAL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:121:9:121:17:@N:CL159:@XP_MSG">coreabc.vhd(121)</a><!@TM:1584166085> | Input INITDONE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:122:9:122:17:@N:CL159:@XP_MSG">coreabc.vhd(122)</a><!@TM:1584166085> | Input INITADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:123:9:123:17:@N:CL159:@XP_MSG">coreabc.vhd(123)</a><!@TM:1584166085> | Input INITDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:126:9:126:15:@N:CL159:@XP_MSG">coreabc.vhd(126)</a><!@TM:1584166085> | Input PSEL_S is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:127:9:127:18:@N:CL159:@XP_MSG">coreabc.vhd(127)</a><!@TM:1584166085> | Input PENABLE_S is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:128:9:128:17:@N:CL159:@XP_MSG">coreabc.vhd(128)</a><!@TM:1584166085> | Input PWRITE_S is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:129:9:129:16:@N:CL159:@XP_MSG">coreabc.vhd(129)</a><!@TM:1584166085> | Input PADDR_S is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd:130:9:130:17:@N:CL159:@XP_MSG">coreabc.vhd(130)</a><!@TM:1584166085> | Input PWDATA_S is unused.
Running optimization stage 2 on COREABC_C0 .......
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Running optimization stage 2 on CoreAPB3 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:78:0:78:5:@W:CL246:@XP_MSG">coreapb3.vhd(78)</a><!@TM:1584166085> | Input port bits 31 to 12 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:75:0:75:5:@N:CL159:@XP_MSG">coreapb3.vhd(75)</a><!@TM:1584166085> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:76:0:76:7:@N:CL159:@XP_MSG">coreapb3.vhd(76)</a><!@TM:1584166085> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:77:0:77:4:@N:CL159:@XP_MSG">coreapb3.vhd(77)</a><!@TM:1584166085> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:109:0:109:8:@N:CL159:@XP_MSG">coreapb3.vhd(109)</a><!@TM:1584166085> | Input PRDATAS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:110:0:110:8:@N:CL159:@XP_MSG">coreapb3.vhd(110)</a><!@TM:1584166085> | Input PRDATAS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:111:0:111:8:@N:CL159:@XP_MSG">coreapb3.vhd(111)</a><!@TM:1584166085> | Input PRDATAS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:112:0:112:8:@N:CL159:@XP_MSG">coreapb3.vhd(112)</a><!@TM:1584166085> | Input PRDATAS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:113:0:113:8:@N:CL159:@XP_MSG">coreapb3.vhd(113)</a><!@TM:1584166085> | Input PRDATAS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:114:0:114:8:@N:CL159:@XP_MSG">coreapb3.vhd(114)</a><!@TM:1584166085> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:115:0:115:8:@N:CL159:@XP_MSG">coreapb3.vhd(115)</a><!@TM:1584166085> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:116:0:116:8:@N:CL159:@XP_MSG">coreapb3.vhd(116)</a><!@TM:1584166085> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:117:0:117:9:@N:CL159:@XP_MSG">coreapb3.vhd(117)</a><!@TM:1584166085> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:118:0:118:9:@N:CL159:@XP_MSG">coreapb3.vhd(118)</a><!@TM:1584166085> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:119:0:119:9:@N:CL159:@XP_MSG">coreapb3.vhd(119)</a><!@TM:1584166085> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:120:0:120:9:@N:CL159:@XP_MSG">coreapb3.vhd(120)</a><!@TM:1584166085> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:121:0:121:9:@N:CL159:@XP_MSG">coreapb3.vhd(121)</a><!@TM:1584166085> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:122:0:122:9:@N:CL159:@XP_MSG">coreapb3.vhd(122)</a><!@TM:1584166085> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:126:0:126:8:@N:CL159:@XP_MSG">coreapb3.vhd(126)</a><!@TM:1584166085> | Input PREADYS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:127:0:127:8:@N:CL159:@XP_MSG">coreapb3.vhd(127)</a><!@TM:1584166085> | Input PREADYS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:128:0:128:8:@N:CL159:@XP_MSG">coreapb3.vhd(128)</a><!@TM:1584166085> | Input PREADYS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:129:0:129:8:@N:CL159:@XP_MSG">coreapb3.vhd(129)</a><!@TM:1584166085> | Input PREADYS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:130:0:130:8:@N:CL159:@XP_MSG">coreapb3.vhd(130)</a><!@TM:1584166085> | Input PREADYS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:131:0:131:8:@N:CL159:@XP_MSG">coreapb3.vhd(131)</a><!@TM:1584166085> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:132:0:132:8:@N:CL159:@XP_MSG">coreapb3.vhd(132)</a><!@TM:1584166085> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:133:0:133:8:@N:CL159:@XP_MSG">coreapb3.vhd(133)</a><!@TM:1584166085> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:134:0:134:9:@N:CL159:@XP_MSG">coreapb3.vhd(134)</a><!@TM:1584166085> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:135:0:135:9:@N:CL159:@XP_MSG">coreapb3.vhd(135)</a><!@TM:1584166085> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:136:0:136:9:@N:CL159:@XP_MSG">coreapb3.vhd(136)</a><!@TM:1584166085> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:137:0:137:9:@N:CL159:@XP_MSG">coreapb3.vhd(137)</a><!@TM:1584166085> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:138:0:138:9:@N:CL159:@XP_MSG">coreapb3.vhd(138)</a><!@TM:1584166085> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:139:0:139:9:@N:CL159:@XP_MSG">coreapb3.vhd(139)</a><!@TM:1584166085> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:143:0:143:9:@N:CL159:@XP_MSG">coreapb3.vhd(143)</a><!@TM:1584166085> | Input PSLVERRS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:144:0:144:9:@N:CL159:@XP_MSG">coreapb3.vhd(144)</a><!@TM:1584166085> | Input PSLVERRS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:145:0:145:9:@N:CL159:@XP_MSG">coreapb3.vhd(145)</a><!@TM:1584166085> | Input PSLVERRS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:146:0:146:9:@N:CL159:@XP_MSG">coreapb3.vhd(146)</a><!@TM:1584166085> | Input PSLVERRS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:147:0:147:9:@N:CL159:@XP_MSG">coreapb3.vhd(147)</a><!@TM:1584166085> | Input PSLVERRS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:148:0:148:9:@N:CL159:@XP_MSG">coreapb3.vhd(148)</a><!@TM:1584166085> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:149:0:149:9:@N:CL159:@XP_MSG">coreapb3.vhd(149)</a><!@TM:1584166085> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:150:0:150:9:@N:CL159:@XP_MSG">coreapb3.vhd(150)</a><!@TM:1584166085> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:151:0:151:10:@N:CL159:@XP_MSG">coreapb3.vhd(151)</a><!@TM:1584166085> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:152:0:152:10:@N:CL159:@XP_MSG">coreapb3.vhd(152)</a><!@TM:1584166085> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:153:0:153:10:@N:CL159:@XP_MSG">coreapb3.vhd(153)</a><!@TM:1584166085> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:154:0:154:10:@N:CL159:@XP_MSG">coreapb3.vhd(154)</a><!@TM:1584166085> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:155:0:155:10:@N:CL159:@XP_MSG">coreapb3.vhd(155)</a><!@TM:1584166085> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:156:0:156:10:@N:CL159:@XP_MSG">coreapb3.vhd(156)</a><!@TM:1584166085> | Input PSLVERRS15 is unused.
Running optimization stage 2 on CoreAPB3_C0 .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Running optimization stage 2 on FCCC_C0 .......
Running optimization stage 2 on FFT_Sample_Loader .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Loader.vhd:195:8:195:10:@W:CL169:@XP_MSG">FFT_Sample_Loader.vhd(195)</a><!@TM:1584166085> | Pruning unused register load_state_last(1 downto 0). Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Loader.vhd:195:8:195:10:@N:CL201:@XP_MSG">FFT_Sample_Loader.vhd(195)</a><!@TM:1584166085> | Trying to extract state machine for register load_state.
Extracted state machine for register load_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Loader.vhd:69:4:69:13:@N:CL159:@XP_MSG">FFT_Sample_Loader.vhd(69)</a><!@TM:1584166085> | Input ram_dat_r is unused.
Running optimization stage 2 on FFT_Sample_Outputer .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Sample_Outputer.vhd:58:4:58:13:@W:CL246:@XP_MSG">FFT_Sample_Outputer.vhd(58)</a><!@TM:1584166085> | Input port bits 35 to 18 of ram_dat_r(35 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on Twiddle_table .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Twiddle_table.vhd:33:1:33:5:@N:CL159:@XP_MSG">Twiddle_table.vhd(33)</a><!@TM:1584166085> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Twiddle_table.vhd:34:1:34:5:@N:CL159:@XP_MSG">Twiddle_table.vhd(34)</a><!@TM:1584166085> | Input RSTn is unused.
Running optimization stage 2 on HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB .......
Running optimization stage 2 on HARD_MULT_ADDSUB_C0 .......
Running optimization stage 2 on FFT_Butterfly_HW_MATHDSP .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Butterfly_HW_MATHDSP.vhd:386:16:386:31:@N:CL135:@XP_MSG">FFT_Butterfly_HW_MATHDSP.vhd(386)</a><!@TM:1584166085> | Found sequential shift adr_b_pipe with address depth of 4 words and data bit width of 8.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Butterfly_HW_MATHDSP.vhd:386:16:386:31:@N:CL135:@XP_MSG">FFT_Butterfly_HW_MATHDSP.vhd(386)</a><!@TM:1584166085> | Found sequential shift adr_a_pipe with address depth of 4 words and data bit width of 8.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Butterfly_HW_MATHDSP.vhd:386:16:386:31:@N:CL135:@XP_MSG">FFT_Butterfly_HW_MATHDSP.vhd(386)</a><!@TM:1584166085> | Found sequential shift do_calc_pipe with address depth of 4 words and data bit width of 1.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Butterfly_HW_MATHDSP.vhd:339:16:339:31:@W:CL260:@XP_MSG">FFT_Butterfly_HW_MATHDSP.vhd(339)</a><!@TM:1584166085> | Pruning register bit 0 of imag_b_out_sum_slice(10 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Butterfly_HW_MATHDSP.vhd:339:16:339:31:@W:CL260:@XP_MSG">FFT_Butterfly_HW_MATHDSP.vhd(339)</a><!@TM:1584166085> | Pruning register bit 0 of real_b_out_sum_slice(10 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 2 on FFT_Transformer .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Transformer.vhd:357:8:357:10:@N:CL135:@XP_MSG">FFT_Transformer.vhd(357)</a><!@TM:1584166085> | Found sequential shift bf0_do_calc with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\FFT_Transformer.vhd:294:8:294:10:@N:CL201:@XP_MSG">FFT_Transformer.vhd(294)</a><!@TM:1584166085> | Trying to extract state machine for register stage_state.
Extracted state machine for register stage_state
State machine has 3 reachable states with original encodings of:
   01
   10
   11
Running optimization stage 2 on RAM1K18 .......
Running optimization stage 2 on DPSRAM_C0_DPSRAM_C0_0_DPSRAM .......
Running optimization stage 2 on DPSRAM_C0 .......
Running optimization stage 2 on FFT .......
Running optimization stage 2 on MACC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB .......
Running optimization stage 2 on HARD_MULT_ADDSUB_C1 .......
Running optimization stage 2 on Alpha_Max_plus_Beta_Min .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Alpha_Max_plus_Beta_Min.vhd:128:12:128:14:@N:CL135:@XP_MSG">Alpha_Max_plus_Beta_Min.vhd(128)</a><!@TM:1584166085> | Found sequential shift adr_pipe with address depth of 5 words and data bit width of 8.
Running optimization stage 2 on Pixelbar_Creator .......
Running optimization stage 2 on FFT_Result_to_Pixel_Bar .......
Running optimization stage 2 on timerZ0 .......
Running optimization stage 2 on Nokia5110_Driver .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:500:8:500:10:@W:CL190:@XP_MSG">Nokia5110_Driver.vhd(500)</a><!@TM:1584166085> | Optimizing register bit init_step(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:500:8:500:10:@W:CL260:@XP_MSG">Nokia5110_Driver.vhd(500)</a><!@TM:1584166085> | Pruning register bit 3 of init_step(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\hdl\Nokia5110_Driver.vhd:500:8:500:10:@N:CL201:@XP_MSG">Nokia5110_Driver.vhd(500)</a><!@TM:1584166085> | Trying to extract state machine for register LCD_State.
Extracted state machine for register LCD_State
State machine has 2 reachable states with original encodings of:
   00
   10
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on OSC_C0_OSC_C0_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:10:10:10:13:@N:CL159:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(10)</a><!@TM:1584166085> | Input XTL is unused.
Running optimization stage 2 on OSC_C0 .......
Running optimization stage 2 on Power_On_Reset_Delay .......
Running optimization stage 2 on timerZ1 .......
Running optimization stage 2 on Sigma_Delta_LVDS_ADC .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on timerZ2 .......
Running optimization stage 2 on INBUF_DIFF .......
Running optimization stage 2 on Spectrum_Analyzer .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 224MB peak: 231MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sat Mar 14 02:08:04 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1584166085> | Running in 64-bit mode 
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 14 02:08:04 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sat Mar 14 02:08:04 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1584166082>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Database state : C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\synthesis\synwork\|synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1584166086> | Running in 64-bit mode 
File C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\synthesis\synwork\Spectrum_Analyzer_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 14 02:08:06 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1584166082>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1584166082>
# Sat Mar 14 02:08:06 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\designer\Spectrum_Analyzer\synthesis.fdc
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1584166088> | Setting synthesis effort to medium for the design 
Linked File:  <a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\synthesis\Spectrum_Analyzer_scck.rpt:@XP_FILE">Spectrum_Analyzer_scck.rpt</a>
Printing clock  summary report in "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\synthesis\Spectrum_Analyzer_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1584166088> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1584166088> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1584166088> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 109MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 109MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 111MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1584166088> | Setting synthesis effort to medium for the design 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd:430:2:430:4:@W:BN132:@XP_MSG">coreabc.vhd(430)</a><!@TM:1584166088> | Removing sequential instance COREABC_C0_0.COREABC_C0_0.INSTR_SLOT[0] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.INSTR_MUXC. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1584166088> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1584166088> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\pixelbar_creator.vhd:135:2:135:4:@N:BN362:@XP_MSG">pixelbar_creator.vhd(135)</a><!@TM:1584166088> | Removing sequential instance Data_out_ready (in view: work.Pixelbar_Creator(architecture_pixelbar_creator)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\timer.vhd:47:12:47:14:@N:BN362:@XP_MSG">timer.vhd(47)</a><!@TM:1584166088> | Removing sequential instance timer_indic_sig (in view: work.timerZ0(architecture_timer)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\timer.vhd:47:12:47:14:@N:BN362:@XP_MSG">timer.vhd(47)</a><!@TM:1584166088> | Removing sequential instance timer_clock_out_sig (in view: work.timerZ2_0(architecture_timer)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\timer.vhd:47:12:47:14:@N:BN362:@XP_MSG">timer.vhd(47)</a><!@TM:1584166088> | Removing sequential instance timer_indic_sig (in view: work.timerZ2_1(architecture_timer)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@N:BN362:@XP_MSG">coreabc.vhd(869)</a><!@TM:1584166088> | Removing sequential instance IO_OUT[0] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_sample_loader.vhd:195:8:195:10:@N:BN362:@XP_MSG">fft_sample_loader.vhd(195)</a><!@TM:1584166088> | Removing sequential instance input_w_ready_sig (in view: work.FFT_Sample_Loader(architecture_fft_sample_loader)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=21  set on top level netlist Spectrum_Analyzer

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                             Requested     Requested     Clock        Clock                   Clock
Level     Clock                                             Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------
0 -       System                                            100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                                  
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     1003 
                                                                                                                                  
0 -       timerZ1|timer_clock_out_sig_inferred_clock        100.0 MHz     10.000        inferred     Inferred_clkgroup_1     76   
                                                                                                                                  
0 -       timerZ0|timer_clock_out_sig_inferred_clock        100.0 MHz     10.000        inferred     Inferred_clkgroup_2     31   
==================================================================================================================================



Clock Load Summary
***********************

                                                  Clock     Source                                                                     Clock Pin                                          Non-clock Pin                                   Non-clock Pin                                                                     
Clock                                             Load      Pin                                                                        Seq Example                                        Seq Example                                     Comb Example                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            0         -                                                                          -                                                  -                                               -                                                                                 
                                                                                                                                                                                                                                                                                                                            
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     1003      FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                                      timer_0.counter[18:0].C                            -                                               FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)                                              
                                                                                                                                                                                                                                                                                                                            
timerZ1|timer_clock_out_sig_inferred_clock        76        Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.timer_clock_out_sig.Q[0](dffr)     Sigma_Delta_LVDS_ADC_0.analog_FF.C                 Sigma_Delta_LVDS_ADC_0.sample_CLK_last.D[0]     Sigma_Delta_LVDS_ADC_0.p_the_quantization_stuff\.pulse_accumulator_4[7:0].SEL(mux)
                                                                                                                                                                                                                                                                                                                            
timerZ0|timer_clock_out_sig_inferred_clock        31        Nokia5110_Driver_0.SPI_timer.timer_clock_out_sig.Q[0](dffre)               Nokia5110_Driver_0.LCD_timer.timer_indic_sig.C     Nokia5110_Driver_0.SPICLK_last_sig.D[0]         Nokia5110_Driver_0.un1_CLK_SPI_sig.I[0](inv)                                      
============================================================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\averaging_filter.vhd:72:8:72:10:@W:MT530:@XP_MSG">averaging_filter.vhd(72)</a><!@TM:1584166088> | Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 1003 sequential elements including Averaging_Filter_0.samples_mem_3[7]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\sigma_delta_lvds_adc.vhd:111:8:111:10:@W:MT530:@XP_MSG">sigma_delta_lvds_adc.vhd(111)</a><!@TM:1584166088> | Found inferred clock timerZ1|timer_clock_out_sig_inferred_clock which controls 76 sequential elements including Sigma_Delta_LVDS_ADC_0.pwm_quantized_value[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\timer.vhd:47:12:47:14:@W:MT530:@XP_MSG">timer.vhd(47)</a><!@TM:1584166088> | Found inferred clock timerZ0|timer_clock_out_sig_inferred_clock which controls 31 sequential elements including Nokia5110_Driver_0.LCD_timer.counter[18:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1584166088> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1584166088> | Writing default property annotation file C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\synthesis\Spectrum_Analyzer.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)

Encoding state machine filter_state[0:2] (in view: work.Averaging_Filter(architecture_averaging_filter))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@N:MO225:@XP_MSG">coreabc.vhd(869)</a><!@TM:1584166088> | There are no possible illegal states for state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)); safe FSM implementation is not required.
Encoding state machine load_state[0:3] (in view: work.FFT_Sample_Loader(architecture_fft_sample_loader))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_sample_loader.vhd:195:8:195:10:@N:MO225:@XP_MSG">fft_sample_loader.vhd(195)</a><!@TM:1584166088> | There are no possible illegal states for state machine load_state[0:3] (in view: work.FFT_Sample_Loader(architecture_fft_sample_loader)); safe FSM implementation is not required.
Encoding state machine stage_state[0:2] (in view: work.FFT_Transformer(architecture_fft_transformer))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
Encoding state machine LCD_State[0:1] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver))
original code -> new code
   00 -> 0
   10 -> 1
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:500:8:500:10:@N:MO225:@XP_MSG">nokia5110_driver.vhd(500)</a><!@TM:1584166088> | There are no possible illegal states for state machine LCD_State[0:1] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 59MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 14 02:08:08 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1584166082>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1584166082>
# Sat Mar 14 02:08:08 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1584166104> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1584166104> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1584166104> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1584166104> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1584166104> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\timer.vhd:25:46:25:49:@N:BN362:@XP_MSG">timer.vhd(25)</a><!@TM:1584166104> | Removing sequential instance Sample_CLK_timer.timer_indic_sig (in view: work.Sigma_Delta_LVDS_ADC(architecture_sigma_delta_lvds_adc)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@W:FA239:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1584166104> | ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.Spectrum_Analyzer(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@W:FA239:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1584166104> | ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.Spectrum_Analyzer(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@N:MO106:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1584166104> | Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[1:0] (in view: work.Spectrum_Analyzer(rtl)) with 2 words by 2 bits.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft.vhd:342:20:342:22:@W:BN132:@XP_MSG">fft.vhd(342)</a><!@TM:1584166104> | Removing user instance FFT_0.p_ram_hot_potato.tf_comp_ram_stable_2 because it is equivalent to instance FFT_0.p_ram_hot_potato.o_comp_ram_stable_2. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft.vhd:326:8:326:10:@W:BN132:@XP_MSG">fft.vhd(326)</a><!@TM:1584166104> | Removing sequential instance FFT_0.tf_comp_ram_stable because it is equivalent to instance FFT_0.o_comp_ram_stable. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft.vhd:342:20:342:22:@W:BN132:@XP_MSG">fft.vhd(342)</a><!@TM:1584166104> | Removing user instance FFT_0.p_ram_hot_potato.o_comp_ram_stable_2 because it is equivalent to instance FFT_0.p_ram_hot_potato.i_comp_ram_stable_4. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft.vhd:326:8:326:10:@W:BN132:@XP_MSG">fft.vhd(326)</a><!@TM:1584166104> | Removing sequential instance FFT_0.o_comp_ram_stable because it is equivalent to instance FFT_0.i_comp_ram_stable. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_transformer.vhd:357:8:357:10:@W:FX1172:@XP_MSG">fft_transformer.vhd(357)</a><!@TM:1584166104> | User-specified initial value defined for instance FFT_0.FFT_Transformer_0.dft_cnt[6:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_transformer.vhd:357:8:357:10:@W:FX1172:@XP_MSG">fft_transformer.vhd(357)</a><!@TM:1584166104> | User-specified initial value defined for instance FFT_0.FFT_Transformer_0.bfly_cnt[6:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_transformer.vhd:294:8:294:10:@W:FX1172:@XP_MSG">fft_transformer.vhd(294)</a><!@TM:1584166104> | User-specified initial value defined for instance FFT_0.FFT_Transformer_0.stage_cnt[2:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_result_to_pixel_bar.vhd:271:8:271:10:@W:FX1172:@XP_MSG">fft_result_to_pixel_bar.vhd(271)</a><!@TM:1584166104> | User-specified initial value defined for instance FFT_Result_to_Pixel_Bar_0.delay_cnt[2:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\pixelbar_creator.vhd:135:2:135:4:@W:FX1172:@XP_MSG">pixelbar_creator.vhd(135)</a><!@TM:1584166104> | User-specified initial value defined for instance FFT_Result_to_Pixel_Bar_0.Pixelbar_Creator_0.pixel_array_sig[31:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\timer.vhd:47:12:47:14:@W:FX1172:@XP_MSG">timer.vhd(47)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.SPI_timer.timer_clock_out_sig is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\timer.vhd:47:12:47:14:@W:FX1172:@XP_MSG">timer.vhd(47)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.SPI_timer.counter[5:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\timer.vhd:47:12:47:14:@W:FX1172:@XP_MSG">timer.vhd(47)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.LCD_timer.counter[18:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\timer.vhd:47:12:47:14:@W:FX1172:@XP_MSG">timer.vhd(47)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.LCD_timer.timer_indic_sig is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:500:8:500:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(500)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.SPIDO_sig is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:464:8:464:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(464)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.uSRAM_A_ADDR_sig[8:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:500:8:500:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(500)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.SPIout_byte[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:247:8:247:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(247)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.prdata_sig[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:500:8:500:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(500)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.uSRAM_B_ADDR_sig[8:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:500:8:500:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(500)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.init_step[2:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:500:8:500:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(500)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.frame_get_bit is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:500:8:500:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(500)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.frame_count[2:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:500:8:500:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(500)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.screen_finished is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:410:8:410:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(410)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_mem_data[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:500:8:500:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(500)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.refresh_indicator is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:500:8:500:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(500)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.data_command_sig is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:500:8:500:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(500)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.frame_start is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:500:8:500:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(500)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.data_command_queue_sig is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:500:8:500:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(500)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.screen_send is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:446:8:446:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(446)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_mem_Y[2:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:430:8:430:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(430)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_mem_X[6:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:410:8:410:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(410)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.uSRAM_C_DIN_sig[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:410:8:410:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(410)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.uSRAM_C_BLK_sig is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:394:8:394:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(394)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_Vop_set[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:378:8:378:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(378)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_bias_sys[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:362:8:362:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(362)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_temp_ctrl[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:343:8:343:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(343)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_disp_ctrl[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:326:8:326:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(326)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.LCD_reg_func_set[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:291:8:291:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(291)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.Driver_reg_ctrl[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:500:8:500:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(500)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.chip_enable_sig is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.B_DOUT_sig[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.A_DOUT_sig[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:500:8:500:10:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(500)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.SPICLK_last_sig is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:136:42:136:45:@W:FX1172:@XP_MSG">nokia5110_driver.vhd(136)</a><!@TM:1584166104> | User-specified initial value defined for instance Nokia5110_Driver_0.timer_indicator_last_sig is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\power_on_reset_delay.vhd:46:8:46:10:@W:FX1172:@XP_MSG">power_on_reset_delay.vhd(46)</a><!@TM:1584166104> | User-specified initial value defined for instance Power_On_Reset_Delay_0.delay_counter[13:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\sigma_delta_lvds_adc.vhd:111:8:111:10:@W:FX1172:@XP_MSG">sigma_delta_lvds_adc.vhd(111)</a><!@TM:1584166104> | User-specified initial value defined for instance Sigma_Delta_LVDS_ADC_0.sample_counter[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\timer.vhd:24:62:24:63:@W:FX1172:@XP_MSG">timer.vhd(24)</a><!@TM:1584166104> | User-specified initial value defined for instance Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.timer_clock_out_sig is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\timer.vhd:47:12:47:14:@W:FX1172:@XP_MSG">timer.vhd(47)</a><!@TM:1584166104> | User-specified initial value defined for instance timer_0.timer_clock_out_sig is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\timer.vhd:47:12:47:14:@W:FX1172:@XP_MSG">timer.vhd(47)</a><!@TM:1584166104> | User-specified initial value defined for instance timer_0.counter[18:0] is being ignored due to limitations in architecture. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)

Encoding state machine filter_state[0:2] (in view: work.Averaging_Filter(architecture_averaging_filter))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@N:MO225:@XP_MSG">coreabc.vhd(869)</a><!@TM:1584166104> | There are no possible illegal states for state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd:869:2:869:4:@N:MO231:@XP_MSG">coreabc.vhd(869)</a><!@TM:1584166104> | Found counter in view:coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl) instance SMADDR[5:0] 
Encoding state machine load_state[0:3] (in view: work.FFT_Sample_Loader(architecture_fft_sample_loader))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_sample_loader.vhd:195:8:195:10:@N:MO225:@XP_MSG">fft_sample_loader.vhd(195)</a><!@TM:1584166104> | There are no possible illegal states for state machine load_state[0:3] (in view: work.FFT_Sample_Loader(architecture_fft_sample_loader)); safe FSM implementation is not required.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_sample_loader.vhd:195:8:195:10:@N:MO231:@XP_MSG">fft_sample_loader.vhd(195)</a><!@TM:1584166104> | Found counter in view:work.FFT_Sample_Loader(architecture_fft_sample_loader) instance ram_adr_start_sig[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_sample_loader.vhd:195:8:195:10:@N:MO231:@XP_MSG">fft_sample_loader.vhd(195)</a><!@TM:1584166104> | Found counter in view:work.FFT_Sample_Loader(architecture_fft_sample_loader) instance mem_adr[7:0] 
Encoding state machine stage_state[0:2] (in view: work.FFT_Transformer(architecture_fft_transformer))
original code -> new code
   01 -> 00
   10 -> 01
   11 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_transformer.vhd:357:8:357:10:@N:MO231:@XP_MSG">fft_transformer.vhd(357)</a><!@TM:1584166104> | Found counter in view:work.FFT_Transformer(architecture_fft_transformer) instance dft_cnt[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_transformer.vhd:357:8:357:10:@N:MO231:@XP_MSG">fft_transformer.vhd(357)</a><!@TM:1584166104> | Found counter in view:work.FFT_Transformer(architecture_fft_transformer) instance bfly_cnt[6:0] 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_transformer.vhd:469:8:469:10:@W:MO160:@XP_MSG">fft_transformer.vhd(469)</a><!@TM:1584166104> | Register bit bf0_twiddle_sin_imag[8] (in view view:work.FFT_Transformer(architecture_fft_transformer)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_transformer.vhd:294:8:294:10:@W:BN132:@XP_MSG">fft_transformer.vhd(294)</a><!@TM:1584166104> | Removing instance FFT_0.FFT_Transformer_0.stage_0_cur because it is equivalent to instance FFT_0.FFT_Transformer_0.dft_max[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\alpha_max_plus_beta_min.vhd:144:8:144:10:@N:BN362:@XP_MSG">alpha_max_plus_beta_min.vhd(144)</a><!@TM:1584166104> | Removing sequential instance result[8] (in view: work.Alpha_Max_plus_Beta_Min(architecture_alpha_max_plus_beta_min)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine LCD_State[0:1] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver))
original code -> new code
   00 -> 0
   10 -> 1
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:500:8:500:10:@N:MO225:@XP_MSG">nokia5110_driver.vhd(500)</a><!@TM:1584166104> | There are no possible illegal states for state machine LCD_State[0:1] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)); safe FSM implementation is not required.
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:155:11:155:14:@N:FX403:@XP_MSG">nokia5110_driver.vhd(155)</a><!@TM:1584166104> | Property "block_ram" or "no_rw_check" found for RAM mem_1[7:0] with specified coding style. Inferring block RAM.
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:156:11:156:15:@N:FX403:@XP_MSG">nokia5110_driver.vhd(156)</a><!@TM:1584166104> | Property "block_ram" or "no_rw_check" found for RAM mem2_1[7:0] with specified coding style. Inferring block RAM.
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:156:11:156:15:@N:FX403:@XP_MSG">nokia5110_driver.vhd(156)</a><!@TM:1584166104> | Property "block_ram" or "no_rw_check" found for RAM mem2_1[7:0] with specified coding style. Inferring block RAM.
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:156:11:156:15:@N:FX403:@XP_MSG">nokia5110_driver.vhd(156)</a><!@TM:1584166104> | Property "block_ram" or "no_rw_check" found for RAM mem2_1[7:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:156:11:156:15:@W:FX107:@XP_MSG">nokia5110_driver.vhd(156)</a><!@TM:1584166104> | RAM mem2_1[7:0] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:156:11:156:15:@W:FX107:@XP_MSG">nokia5110_driver.vhd(156)</a><!@TM:1584166104> | RAM mem2[7:0] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:155:11:155:14:@N:FX403:@XP_MSG">nokia5110_driver.vhd(155)</a><!@TM:1584166104> | Property "block_ram" or "no_rw_check" found for RAM mem_1[7:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:155:11:155:14:@W:FX107:@XP_MSG">nokia5110_driver.vhd(155)</a><!@TM:1584166104> | RAM mem_1[7:0] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:155:11:155:14:@W:FX107:@XP_MSG">nokia5110_driver.vhd(155)</a><!@TM:1584166104> | RAM mem[7:0] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@N:BN362:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | Removing sequential instance A_DOUT_sig[7] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@N:BN362:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | Removing sequential instance A_DOUT_sig[6] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@N:BN362:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | Removing sequential instance A_DOUT_sig[5] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@N:BN362:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | Removing sequential instance A_DOUT_sig[4] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@N:BN362:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | Removing sequential instance A_DOUT_sig[3] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@N:BN362:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | Removing sequential instance A_DOUT_sig[2] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@N:BN362:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | Removing sequential instance A_DOUT_sig[1] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@N:BN362:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | Removing sequential instance A_DOUT_sig[0] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@N:BN362:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | Removing sequential instance B_DOUT_sig[7] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@N:BN362:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | Removing sequential instance B_DOUT_sig[6] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@N:BN362:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | Removing sequential instance B_DOUT_sig[5] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@N:BN362:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | Removing sequential instance B_DOUT_sig[4] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@N:BN362:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | Removing sequential instance B_DOUT_sig[3] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@N:BN362:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | Removing sequential instance B_DOUT_sig[2] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@N:BN362:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | Removing sequential instance B_DOUT_sig[1] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:643:12:643:14:@N:BN362:@XP_MSG">nokia5110_driver.vhd(643)</a><!@TM:1584166104> | Removing sequential instance B_DOUT_sig[0] (in view: work.Nokia5110_Driver(architecture_nokia5110_driver)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:394:8:394:10:@W:MO161:@XP_MSG">nokia5110_driver.vhd(394)</a><!@TM:1584166104> | Register bit LCD_reg_Vop_set[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:378:8:378:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(378)</a><!@TM:1584166104> | Register bit LCD_reg_bias_sys[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:378:8:378:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(378)</a><!@TM:1584166104> | Register bit LCD_reg_bias_sys[6] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:378:8:378:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(378)</a><!@TM:1584166104> | Register bit LCD_reg_bias_sys[5] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:378:8:378:10:@W:MO161:@XP_MSG">nokia5110_driver.vhd(378)</a><!@TM:1584166104> | Register bit LCD_reg_bias_sys[4] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:378:8:378:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(378)</a><!@TM:1584166104> | Register bit LCD_reg_bias_sys[3] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:362:8:362:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(362)</a><!@TM:1584166104> | Register bit LCD_reg_temp_ctrl[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:362:8:362:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(362)</a><!@TM:1584166104> | Register bit LCD_reg_temp_ctrl[6] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:362:8:362:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(362)</a><!@TM:1584166104> | Register bit LCD_reg_temp_ctrl[5] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:362:8:362:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(362)</a><!@TM:1584166104> | Register bit LCD_reg_temp_ctrl[4] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:362:8:362:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(362)</a><!@TM:1584166104> | Register bit LCD_reg_temp_ctrl[3] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:362:8:362:10:@W:MO161:@XP_MSG">nokia5110_driver.vhd(362)</a><!@TM:1584166104> | Register bit LCD_reg_temp_ctrl[2] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:343:8:343:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(343)</a><!@TM:1584166104> | Register bit LCD_reg_disp_ctrl[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:343:8:343:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(343)</a><!@TM:1584166104> | Register bit LCD_reg_disp_ctrl[6] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:343:8:343:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(343)</a><!@TM:1584166104> | Register bit LCD_reg_disp_ctrl[5] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:343:8:343:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(343)</a><!@TM:1584166104> | Register bit LCD_reg_disp_ctrl[4] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:343:8:343:10:@W:MO161:@XP_MSG">nokia5110_driver.vhd(343)</a><!@TM:1584166104> | Register bit LCD_reg_disp_ctrl[3] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:343:8:343:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(343)</a><!@TM:1584166104> | Register bit LCD_reg_disp_ctrl[1] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:326:8:326:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(326)</a><!@TM:1584166104> | Register bit LCD_reg_func_set[7] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:326:8:326:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(326)</a><!@TM:1584166104> | Register bit LCD_reg_func_set[6] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:326:8:326:10:@W:MO161:@XP_MSG">nokia5110_driver.vhd(326)</a><!@TM:1584166104> | Register bit LCD_reg_func_set[5] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:326:8:326:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(326)</a><!@TM:1584166104> | Register bit LCD_reg_func_set[4] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\nokia5110_driver.vhd:326:8:326:10:@W:MO160:@XP_MSG">nokia5110_driver.vhd(326)</a><!@TM:1584166104> | Register bit LCD_reg_func_set[3] (in view view:work.Nokia5110_Driver(architecture_nokia5110_driver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\power_on_reset_delay.vhd:46:8:46:10:@N:MO231:@XP_MSG">power_on_reset_delay.vhd(46)</a><!@TM:1584166104> | Found counter in view:work.Power_On_Reset_Delay(architecture_power_on_reset_delay) instance delay_counter[13:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\sigma_delta_lvds_adc.vhd:111:8:111:10:@N:MO231:@XP_MSG">sigma_delta_lvds_adc.vhd(111)</a><!@TM:1584166104> | Found counter in view:work.Sigma_Delta_LVDS_ADC(architecture_sigma_delta_lvds_adc) instance pulse_accumulator[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\sigma_delta_lvds_adc.vhd:111:8:111:10:@N:MO231:@XP_MSG">sigma_delta_lvds_adc.vhd(111)</a><!@TM:1584166104> | Found counter in view:work.Sigma_Delta_LVDS_ADC(architecture_sigma_delta_lvds_adc) instance sample_counter[7:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd:430:2:430:4:@W:BN132:@XP_MSG">coreabc.vhd(430)</a><!@TM:1584166104> | Removing instance COREABC_C0_0.COREABC_C0_0.INSTR_DATA[7] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.INSTR_DATA[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 156MB peak: 157MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 158MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 158MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 153MB peak: 158MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 158MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 156MB peak: 158MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 155MB peak: 158MB)

@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd:112:3:112:7:@N:MO106:@XP_MSG">instructions.vhd(112)</a><!@TM:1584166104> | Found ROM COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0[16:0] (in view: work.Spectrum_Analyzer(rtl)) with 59 words by 17 bits.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\twiddle_table.vhd:215:37:215:47:@N:MO106:@XP_MSG">twiddle_table.vhd(215)</a><!@TM:1584166104> | Found ROM FFT_0.FFT_Transformer_0.Twiddle_table_0.sin_twid_1_0[16:0] (in view: work.Spectrum_Analyzer(rtl)) with 128 words by 17 bits.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\hdl\fft_transformer.vhd:469:8:469:10:@W:BN132:@XP_MSG">fft_transformer.vhd(469)</a><!@TM:1584166104> | Removing instance FFT_0.FFT_Transformer_0.bf0_twiddle_cos_realreset[8] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.RSTSYNC1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 157MB peak: 158MB)


Finished technology mapping (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 198MB peak: 201MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:08s		    -0.60ns		2182 /       942
   2		0h:00m:08s		     0.47ns		2019 /       942
   3		0h:00m:08s		     0.88ns		2019 /       942
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1584166104> | Promoting Net Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N_i_i on CLKINT  I_780  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1584166104> | Promoting Net Board_J7_c[3] on CLKINT  I_781  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1584166104> | Promoting Net FFT_Result_to_Pixel_Bar_0.comp_rstn on CLKINT  I_782  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1584166104> | Promoting Net Nokia5110_Driver_0.rstn_i_i on CLKINT  I_783  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1584166104> | Promoting Net Nokia5110_Driver_0.CLK_SPI_sig on CLKINT  I_784  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1584166104> | Promoting Net SYSRESET_0_POWER_ON_RESET_N on CLKINT  I_785  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 214MB peak: 216MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 216MB peak: 217MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 980 clock pin(s) of sequential element(s)
0 instances converted, 980 sequential instances remain driven by gated/generated clocks

============================================================================================================================= Gated/Generated Clocks ==============================================================================================================================
Clock Tree ID     Driving Element                                                 Drive Element Type     Fanout     Sample Instance                                  Explanation                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:FCCC_C0_0.FCCC_C0_0.CCC_INST@|E:timer_0.counter[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       FCCC_C0_0.FCCC_C0_0.CCC_INST                                    CCC                    959        timer_0.counter[0]                               Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:Nokia5110_Driver_0.SPI_timer.timer_clock_out_sig@|E:Nokia5110_Driver_0.LCD_timer.timer_indic_sig@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       Nokia5110_Driver_0.SPI_timer.timer_clock_out_sig                SLE                    20         Nokia5110_Driver_0.LCD_timer.timer_indic_sig     No generated or derived clock directive on output of sequential instance                                      
<a href="@|S:Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.timer_clock_out_sig@|E:Sigma_Delta_LVDS_ADC_0.analog_FF@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.timer_clock_out_sig     SLE                    1          Sigma_Delta_LVDS_ADC_0.analog_FF                 No generated or derived clock directive on output of sequential instance                                      
===================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 181MB peak: 217MB)

Writing Analyst data base C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\synthesis\synwork\Spectrum_Analyzer_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 212MB peak: 217MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1584166104> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1584166104> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 208MB peak: 217MB)


Start final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 209MB peak: 217MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\phoenix136\dropbox\fpga\microsemi\oscilloscope\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd:106:4:106:12:@W:MT246:@XP_MSG">fccc_c0_fccc_c0_0_fccc.vhd(106)</a><!@TM:1584166104> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1584166104> | Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1584166104> | Found inferred clock timerZ1|timer_clock_out_sig_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Sigma_Delta_LVDS_ADC_0.Sample_CLK_timer.sample_CLK.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1584166104> | Found inferred clock timerZ0|timer_clock_out_sig_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Nokia5110_Driver_0.SPI_timer.timer_clock_out_sig.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=10></a># Timing Report written on Sat Mar 14 02:08:23 2020</a>
#


Top view:               Spectrum_Analyzer
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\designer\Spectrum_Analyzer\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1584166104> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1584166104> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: 1.757

                                                  Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                    Frequency     Frequency     Period        Period        Slack     Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     100.0 MHz     121.3 MHz     10.000        8.243         1.757     inferred     Inferred_clkgroup_0
timerZ0|timer_clock_out_sig_inferred_clock        100.0 MHz     290.7 MHz     10.000        3.440         6.560     inferred     Inferred_clkgroup_2
timerZ1|timer_clock_out_sig_inferred_clock        100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_1
System                                            100.0 MHz     895.2 MHz     10.000        1.117         8.883     system       system_clkgroup    
====================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                       Ending                                         |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         System                                         |  10.000      8.883  |  No paths    -      |  No paths    -      |  No paths    -    
System                                         FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  |  10.000      7.853  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  |  10.000      1.757  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  timerZ1|timer_clock_out_sig_inferred_clock     |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
timerZ1|timer_clock_out_sig_inferred_clock     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
timerZ0|timer_clock_out_sig_inferred_clock     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
timerZ0|timer_clock_out_sig_inferred_clock     timerZ0|timer_clock_out_sig_inferred_clock     |  10.000      6.560  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

                                                                     Starting                                                                                       Arrival          
Instance                                                             Reference                                         Type         Pin           Net               Time        Slack
                                                                     Clock                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[5]                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_SCMD[2]     0.108       1.757
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[4]                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_SCMD[1]     0.108       1.771
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[1]                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_CMD[1]      0.108       2.304
COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR8\.ram_r1c0.U_RAM64x18     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     RAM64x18     A_DOUT[2]     RD_r1c0[2]        1.747       2.396
COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR8\.ram_r1c0.U_RAM64x18     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     RAM64x18     A_DOUT[4]     RD_r1c0[4]        1.747       2.464
COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR8\.ram_r0c0.U_RAM64x18     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     RAM64x18     A_DOUT[2]     RD_r0c0[2]        1.747       2.518
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[0]                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_CMD[0]      0.108       2.555
COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR8\.ram_r0c0.U_RAM64x18     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     RAM64x18     A_DOUT[4]     RD_r0c0[4]        1.747       2.586
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[2]                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE          Q             INSTR_CMD[2]      0.108       2.596
COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR8\.ram_r1c0.U_RAM64x18     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     RAM64x18     A_DOUT[1]     RD_r1c0[1]        1.747       2.644
=====================================================================================================================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                                             Starting                                                                                  Required          
Instance                                     Reference                                         Type     Pin     Net                    Time         Slack
                                             Clock                                                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------
COREABC_C0_0.COREABC_C0_0.ISR_ACCUM_ZERO     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un1_std_accum_zero     9.745        1.757
COREABC_C0_0.COREABC_C0_0.STD_ACCUM_ZERO     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un1_std_accum_zero     9.745        1.757
COREABC_C0_0.COREABC_C0_0.ACCUMULATOR[7]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       ACCUM_NEXT[7]          9.745        2.688
COREABC_C0_0.COREABC_C0_0.ISR_ACCUM_NEG      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       ACCUM_NEXT[7]          9.745        2.688
COREABC_C0_0.COREABC_C0_0.STD_ACCUM_NEG      FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       ACCUM_NEXT[7]          9.745        2.688
FFT_0.FFT_Transformer_0.bfly_cnt[0]          FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      un1_ram_stable_6_i     9.662        2.939
FFT_0.FFT_Transformer_0.bfly_cnt[1]          FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      un1_ram_stable_6_i     9.662        2.939
FFT_0.FFT_Transformer_0.bfly_cnt[2]          FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      un1_ram_stable_6_i     9.662        2.939
FFT_0.FFT_Transformer_0.bfly_cnt[3]          FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      un1_ram_stable_6_i     9.662        2.939
FFT_0.FFT_Transformer_0.bfly_cnt[4]          FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      un1_ram_stable_6_i     9.662        2.939
=========================================================================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\synthesis\Spectrum_Analyzer.srr:srsfC:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\synthesis\Spectrum_Analyzer.srs:fp:134658:137418:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      7.988
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.757

    Number of logic level(s):                7
    Starting point:                          COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[5] / Q
    Ending point:                            COREABC_C0_0.COREABC_C0_0.ISR_ACCUM_ZERO / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[5]     SLE      Q        Out     0.108     0.108       -         
INSTR_SCMD[2]                                          Net      -        -       1.135     -           15        
COREABC_C0_0.COREABC_C0_0.accum_next8_0_o3             CFG2     B        In      -         1.244       -         
COREABC_C0_0.COREABC_C0_0.accum_next8_0_o3             CFG2     Y        Out     0.148     1.392       -         
N_87                                                   Net      -        -       1.290     -           32        
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT_m0s2              CFG4     B        In      -         2.682       -         
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT_m0s2              CFG4     Y        Out     0.143     2.825       -         
ACCUM_NEXT_m0s2                                        Net      -        -       1.102     -           11        
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT_m1s2              CFG4     D        In      -         3.927       -         
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT_m1s2              CFG4     Y        Out     0.288     4.215       -         
ACCUM_NEXT_m1s2                                        Net      -        -       1.135     -           15        
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT_RNO_0[2]          CFG4     D        In      -         5.350       -         
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT_RNO_0[2]          CFG4     Y        Out     0.326     5.676       -         
ACCUM_NEXT_1[2]                                        Net      -        -       0.248     -           1         
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT[2]                CFG4     D        In      -         5.925       -         
COREABC_C0_0.COREABC_C0_0.ACCUM_NEXT[2]                CFG4     Y        Out     0.326     6.251       -         
ACCUM_NEXT[2]                                          Net      -        -       0.497     -           2         
COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero_4         CFG4     C        In      -         6.748       -         
COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero_4         CFG4     Y        Out     0.223     6.971       -         
un1_std_accum_zero_4                                   Net      -        -       0.248     -           1         
COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero           CFG4     D        In      -         7.220       -         
COREABC_C0_0.COREABC_C0_0.un1_std_accum_zero           CFG4     Y        Out     0.271     7.491       -         
un1_std_accum_zero                                     Net      -        -       0.497     -           2         
COREABC_C0_0.COREABC_C0_0.ISR_ACCUM_ZERO               SLE      D        In      -         7.988       -         
=================================================================================================================
Total path delay (propagation time + setup) of 8.243 is 2.090(25.4%) logic and 6.153(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport18></a>Detailed Report for Clock: timerZ0|timer_clock_out_sig_inferred_clock</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                                             Starting                                                                        Arrival          
Instance                                     Reference                                      Type     Pin     Net             Time        Slack
                                             Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
Nokia5110_Driver_0.LCD_timer.counter[14]     timerZ0|timer_clock_out_sig_inferred_clock     SLE      Q       counter[14]     0.087       6.560
Nokia5110_Driver_0.LCD_timer.counter[16]     timerZ0|timer_clock_out_sig_inferred_clock     SLE      Q       counter[16]     0.108       6.656
Nokia5110_Driver_0.LCD_timer.counter[17]     timerZ0|timer_clock_out_sig_inferred_clock     SLE      Q       counter[17]     0.108       6.701
Nokia5110_Driver_0.LCD_timer.counter[18]     timerZ0|timer_clock_out_sig_inferred_clock     SLE      Q       counter[18]     0.108       6.778
Nokia5110_Driver_0.LCD_timer.counter[0]      timerZ0|timer_clock_out_sig_inferred_clock     SLE      Q       counter[0]      0.108       6.820
Nokia5110_Driver_0.LCD_timer.counter[11]     timerZ0|timer_clock_out_sig_inferred_clock     SLE      Q       counter[11]     0.087       6.973
Nokia5110_Driver_0.LCD_timer.counter[12]     timerZ0|timer_clock_out_sig_inferred_clock     SLE      Q       counter[12]     0.087       7.073
Nokia5110_Driver_0.LCD_timer.counter[5]      timerZ0|timer_clock_out_sig_inferred_clock     SLE      Q       counter[5]      0.087       7.096
Nokia5110_Driver_0.LCD_timer.counter[1]      timerZ0|timer_clock_out_sig_inferred_clock     SLE      Q       counter[1]      0.108       7.146
Nokia5110_Driver_0.LCD_timer.counter[4]      timerZ0|timer_clock_out_sig_inferred_clock     SLE      Q       counter[4]      0.108       7.191
==============================================================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                                                 Starting                                                                                  Required          
Instance                                         Reference                                      Type     Pin     Net                       Time         Slack
                                                 Clock                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Nokia5110_Driver_0.LCD_timer.counter[5]          timerZ0|timer_clock_out_sig_inferred_clock     SLE      D       counter_3[5]              9.745        6.560
Nokia5110_Driver_0.LCD_timer.counter[8]          timerZ0|timer_clock_out_sig_inferred_clock     SLE      D       counter_3[8]              9.745        6.560
Nokia5110_Driver_0.LCD_timer.counter[13]         timerZ0|timer_clock_out_sig_inferred_clock     SLE      D       counter_3[13]             9.745        6.560
Nokia5110_Driver_0.LCD_timer.counter[15]         timerZ0|timer_clock_out_sig_inferred_clock     SLE      D       counter_3[15]             9.745        6.560
Nokia5110_Driver_0.LCD_timer.counter[16]         timerZ0|timer_clock_out_sig_inferred_clock     SLE      D       counter_3[16]             9.745        6.560
Nokia5110_Driver_0.LCD_timer.counter[17]         timerZ0|timer_clock_out_sig_inferred_clock     SLE      D       counter_3[17]             9.745        6.560
Nokia5110_Driver_0.LCD_timer.counter[18]         timerZ0|timer_clock_out_sig_inferred_clock     SLE      D       counter_3[18]             9.745        6.560
Nokia5110_Driver_0.LCD_timer.timer_indic_sig     timerZ0|timer_clock_out_sig_inferred_clock     SLE      D       un2_counter               9.745        6.912
Nokia5110_Driver_0.LCD_timer.counter[14]         timerZ0|timer_clock_out_sig_inferred_clock     SLE      D       un11_counter_cry_14_S     9.745        8.157
Nokia5110_Driver_0.LCD_timer.counter[12]         timerZ0|timer_clock_out_sig_inferred_clock     SLE      D       un11_counter_cry_12_S     9.745        8.190
=============================================================================================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\synthesis\Spectrum_Analyzer.srr:srsfC:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\synthesis\Spectrum_Analyzer.srs:fp:143887:145657:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.185
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.560

    Number of logic level(s):                4
    Starting point:                          Nokia5110_Driver_0.LCD_timer.counter[14] / Q
    Ending point:                            Nokia5110_Driver_0.LCD_timer.counter[5] / D
    The start point is clocked by            timerZ0|timer_clock_out_sig_inferred_clock [rising] on pin CLK
    The end   point is clocked by            timerZ0|timer_clock_out_sig_inferred_clock [rising] on pin CLK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                      Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
Nokia5110_Driver_0.LCD_timer.counter[14]                  SLE      Q        Out     0.087     0.087       -         
counter[14]                                               Net      -        -       0.497     -           2         
Nokia5110_Driver_0.LCD_timer.gen_else\.un2_counter_10     CFG4     D        In      -         0.584       -         
Nokia5110_Driver_0.LCD_timer.gen_else\.un2_counter_10     CFG4     Y        Out     0.326     0.911       -         
un2_counter_10                                            Net      -        -       0.248     -           1         
Nokia5110_Driver_0.LCD_timer.gen_else\.un2_counter_14     CFG4     B        In      -         1.159       -         
Nokia5110_Driver_0.LCD_timer.gen_else\.un2_counter_14     CFG4     Y        Out     0.164     1.323       -         
un2_counter_14                                            Net      -        -       0.248     -           1         
Nokia5110_Driver_0.LCD_timer.gen_else\.un2_counter        CFG4     D        In      -         1.572       -         
Nokia5110_Driver_0.LCD_timer.gen_else\.un2_counter        CFG4     Y        Out     0.288     1.860       -         
un2_counter                                               Net      -        -       0.977     -           8         
Nokia5110_Driver_0.LCD_timer.counter_3[5]                 CFG2     A        In      -         2.836       -         
Nokia5110_Driver_0.LCD_timer.counter_3[5]                 CFG2     Y        Out     0.100     2.936       -         
counter_3[5]                                              Net      -        -       0.248     -           1         
Nokia5110_Driver_0.LCD_timer.counter[5]                   SLE      D        In      -         3.185       -         
====================================================================================================================
Total path delay (propagation time + setup) of 3.440 is 1.221(35.5%) logic and 2.219(64.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport22></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack23></a>Starting Points with Worst Slack</a>
********************************

                                       Starting                                                                                           Arrival          
Instance                               Reference     Type               Pin        Net                                                    Time        Slack
                                       Clock                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST           System        CCC                LOCK       FCCC_C0_0_LOCK                                         0.000       7.853
OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       8.883
===========================================================================================================================================================


<a name=endingSlack24></a>Ending Points with Worst Slack</a>
******************************

                                           Starting                                                                       Required          
Instance                                   Reference     Type     Pin     Net                                             Time         Slack
                                           Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------
FFT_0.FFT_Transformer_0.sampleB_adr[0]     System        SLE      EN      sampleB_adr_1_sqmuxa                            9.662        7.853
FFT_0.FFT_Transformer_0.sampleB_adr[1]     System        SLE      EN      sampleB_adr_1_sqmuxa                            9.662        7.853
FFT_0.FFT_Transformer_0.sampleB_adr[2]     System        SLE      EN      sampleB_adr_1_sqmuxa                            9.662        7.853
FFT_0.FFT_Transformer_0.sampleB_adr[3]     System        SLE      EN      sampleB_adr_1_sqmuxa                            9.662        7.853
FFT_0.FFT_Transformer_0.sampleB_adr[4]     System        SLE      EN      sampleB_adr_1_sqmuxa                            9.662        7.853
FFT_0.FFT_Transformer_0.sampleB_adr[5]     System        SLE      EN      sampleB_adr_1_sqmuxa                            9.662        7.853
FFT_0.FFT_Transformer_0.sampleB_adr[6]     System        SLE      EN      sampleB_adr_1_sqmuxa                            9.662        7.853
FFT_0.FFT_Transformer_0.sampleB_adr[7]     System        SLE      EN      sampleB_adr_1_sqmuxa                            9.662        7.853
FFT_0.i_comp_ram_ready                     System        SLE      EN      N_124_i                                         9.662        8.080
Sigma_Delta_LVDS_ADC_0.sample_CLK_last     System        SLE      EN      Power_On_Reset_Delay_0_USER_FAB_RESET_OUT_N     9.662        8.499
============================================================================================================================================



<a name=worstPaths25></a>Worst Path Information</a>
<a href="C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\synthesis\Spectrum_Analyzer.srr:srsfC:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Oscilloscope\synthesis\Spectrum_Analyzer.srs:fp:150750:151404:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      1.809
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.853

    Number of logic level(s):                1
    Starting point:                          FCCC_C0_0.FCCC_C0_0.CCC_INST / LOCK
    Ending point:                            FFT_0.FFT_Transformer_0.sampleB_adr[0] / EN
    The start point is clocked by            System [rising]
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST                     CCC      LOCK     Out     0.000     0.000       -         
FCCC_C0_0_LOCK                                   Net      -        -       0.745     -           3         
FFT_0.FFT_Transformer_0.sampleB_adr_1_sqmuxa     CFG3     A        In      -         0.745       -         
FFT_0.FFT_Transformer_0.sampleB_adr_1_sqmuxa     CFG3     Y        Out     0.087     0.832       -         
sampleB_adr_1_sqmuxa                             Net      -        -       0.977     -           8         
FFT_0.FFT_Transformer_0.sampleB_adr[0]           SLE      EN       In      -         1.809       -         
===========================================================================================================
Total path delay (propagation time + setup) of 2.147 is 0.425(19.8%) logic and 1.722(80.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 209MB peak: 217MB)


Finished timing report (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 209MB peak: 217MB)

---------------------------------------
<a name=resourceUsage26></a>Resource Usage Report for Spectrum_Analyzer </a>

Mapping to part: m2s010tq144std
Cell usage:
CCC             1 use
CLKINT          7 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           10 uses
CFG2           248 uses
CFG3           528 uses
CFG4           727 uses

Carry cells:
ARI1            388 uses - used for arithmetic functions
ARI1            88 uses - used for Wide-Mux implementation
Total ARI1      476 uses


Sequential Cells: 
SLE            942 uses

DSP Blocks:    3 of 22 (13%)
 MACC:         3 Mults

I/O ports: 11
I/O primitives: 9
INBUF_DIFF     1 use
OUTBUF         8 uses


Global Clock Buffers: 7

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 4 of 21 (19%)
Total Block RAMs (RAM64x18) : 10 of 22 (45%)

Total LUTs:    1989

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 360; LUTs = 360;
RAM1K18  Interface Logic : SLEs = 144; LUTs = 144;
MACC     Interface Logic : SLEs = 108; LUTs = 108;

Total number of SLEs after P&R:  942 + 360 + 144 + 108 = 1554;
Total number of LUTs after P&R:  1989 + 360 + 144 + 108 = 2601;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 42MB peak: 217MB)

Process took 0h:00m:15s realtime, 0h:00m:14s cputime
# Sat Mar 14 02:08:24 2020

###########################################################]

</pre></samp></body></html>
