Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 25 00:15:09 2021
| Host         : DESKTOP-DOV70PO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             241 |           74 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              96 |           30 |
| Yes          | No                    | No                     |              62 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------+------------------------------+------------------+----------------+--------------+
|     Clock Signal     |            Enable Signal            |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------------+------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | lcd_control/dut/e_i_1_n_0           |                              |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | lcd_control/dut/rs_i_1_n_0          |                              |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | lcd_control/dut/busy_reg_0[0]       |                              |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | lcd_control/dut/lcd_data[7]_i_1_n_0 |                              |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | lcd_control/dut/E[0]                |                              |                4 |              9 |         2.25 |
|  CLK100MHZ_IBUF_BUFG | second_value                        |                              |                4 |             13 |         3.25 |
|  CLK100MHZ_IBUF_BUFG | third_value                         |                              |                4 |             13 |         3.25 |
|  CLK100MHZ_IBUF_BUFG | first_value                         |                              |                5 |             13 |         2.60 |
|  CLK100MHZ_IBUF_BUFG |                                     | green_level_reg[31]_i_1_n_0  |               11 |             32 |         2.91 |
|  CLK100MHZ_IBUF_BUFG |                                     | channel_timer_reg[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                     | lcd_control/dut/clk_count0   |               11 |             32 |         2.91 |
|  CLK100MHZ_IBUF_BUFG | lcd_control/dut/count               | lcd_control/dut/busy_reg_1   |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                                     |                              |               74 |            241 |         3.26 |
+----------------------+-------------------------------------+------------------------------+------------------+----------------+--------------+


