

================================================================
== Vitis HLS Report for 'matrix_mul'
================================================================
* Date:           Thu Nov 28 03:52:45 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrix_mul_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.900 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |Block_entry5165_proc_U0       |Block_entry5165_proc       |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |Loop_VITIS_LOOP_38_1_proc_U0  |Loop_VITIS_LOOP_38_1_proc  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      38|    -|
|FIFO                 |        -|     -|      608|     342|    -|
|Instance             |        0|    38|    46861|   25657|    0|
|Memory               |        0|     -|     1024|    1056|    0|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|        8|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    38|    48501|   27165|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|        5|       6|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|        2|       3|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+-------+-------+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------+---------------------------+---------+----+-------+-------+-----+
    |Block_entry5165_proc_U0       |Block_entry5165_proc       |        0|   0|    255|    280|    0|
    |Loop_VITIS_LOOP_38_1_proc_U0  |Loop_VITIS_LOOP_38_1_proc  |        0|  38|  43951|  20810|    0|
    |control_s_axi_U               |control_s_axi              |        0|   0|    360|    616|    0|
    |gmem0_m_axi_U                 |gmem0_m_axi                |        0|   0|    765|   1317|    0|
    |gmem1_m_axi_U                 |gmem1_m_axi                |        0|   0|    765|   1317|    0|
    |gmem2_m_axi_U                 |gmem2_m_axi                |        0|   0|    765|   1317|    0|
    +------------------------------+---------------------------+---------+----+-------+-------+-----+
    |Total                         |                           |        0|  38|  46861|  25657|    0|
    +------------------------------+---------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |local_B0_U     |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B0_1_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B0_2_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B0_3_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B0_4_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B0_5_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B0_6_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B0_7_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B0_8_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B0_9_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B0_10_U  |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B0_11_U  |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B0_12_U  |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B0_13_U  |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B0_14_U  |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B0_15_U  |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B1_U     |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B1_1_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B1_2_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B1_3_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B1_4_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B1_5_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B1_6_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B1_7_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B1_8_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B1_9_U   |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B1_10_U  |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B1_11_U  |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B1_12_U  |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B1_13_U  |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B1_14_U  |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    |local_B1_15_U  |local_B0_RAM_AUTO_1R1W  |        0|  32|  33|    0|    16|   32|     1|          512|
    +---------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                        |        0|1024|1056|    0|   512| 1024|    32|        16384|
    +---------------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------------------------+---------+-----+----+-----+------+-----+---------+
    |              Name              | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------------+---------+-----+----+-----+------+-----+---------+
    |N_cast4617_loc_channel_U        |        0|  133|   0|    -|     2|   62|      124|
    |P_cast4614_loc_channel_U        |        0|  133|   0|    -|     2|   37|       74|
    |add_ln38_1_loc_channel_U        |        0|  133|   0|    -|     2|   61|      122|
    |cmp1922_loc_channel_U           |        0|    8|   0|    -|     2|    1|        2|
    |lshr_ln38_1_cast_loc_channel_U  |        0|   68|   0|    -|     2|   28|       56|
    |sext_ln38_1_loc_channel_U       |        0|  133|   0|    -|     2|   64|      128|
    +--------------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                           |        0|  608|   0|    0|    12|  253|      506|
    +--------------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |Block_entry5165_proc_U0_ap_continue                 |       and|   0|  0|   2|           1|           1|
    |Block_entry5165_proc_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |Loop_VITIS_LOOP_38_1_proc_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_N_cast4617_loc_channel              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_P_cast4614_loc_channel              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_add_ln38_1_loc_channel              |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_cmp1922_loc_channel                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_lshr_ln38_1_cast_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_sext_ln38_1_loc_channel             |       and|   0|  0|   2|           1|           1|
    |ap_idle                                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                       |       and|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry5165_proc_U0_ap_ready            |        or|   0|  0|   2|           1|           1|
    |ap_sync_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_N_cast4617_loc_channel        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_P_cast4614_loc_channel        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_add_ln38_1_loc_channel        |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_cmp1922_loc_channel           |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_lshr_ln38_1_cast_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_sext_ln38_1_loc_channel       |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                               |          |   0|  0|  38|          19|          19|
    +----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                          | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_entry5165_proc_U0_ap_ready            |   9|          2|    1|          2|
    |ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_N_cast4617_loc_channel        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_P_cast4614_loc_channel        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_add_ln38_1_loc_channel        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_cmp1922_loc_channel           |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_lshr_ln38_1_cast_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_sext_ln38_1_loc_channel       |   9|          2|    1|          2|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                   |  72|         16|    8|         16|
    +--------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+---+----+-----+-----------+
    |                          Name                          | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Block_entry5165_proc_U0_ap_ready            |  1|   0|    1|          0|
    |ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_N_cast4617_loc_channel        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_P_cast4614_loc_channel        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_add_ln38_1_loc_channel        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_cmp1922_loc_channel           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_lshr_ln38_1_cast_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_sext_ln38_1_loc_channel       |  1|   0|    1|          0|
    +--------------------------------------------------------+---+----+-----+-----------+
    |Total                                                   |  8|   0|    8|          0|
    +--------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    matrix_mul|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    matrix_mul|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    matrix_mul|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|         gmem2|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%P_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %P"   --->   Operation 5 'read' 'P_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N"   --->   Operation 6 'read' 'N_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%M_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %M"   --->   Operation 7 'read' 'M_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C"   --->   Operation 8 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B"   --->   Operation 9 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 10 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.69ns)   --->   "%local_B0 = alloca i64 1"   --->   Operation 11 'alloca' 'local_B0' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 12 [1/1] (0.69ns)   --->   "%local_B0_1 = alloca i64 1"   --->   Operation 12 'alloca' 'local_B0_1' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 13 [1/1] (0.69ns)   --->   "%local_B0_2 = alloca i64 1"   --->   Operation 13 'alloca' 'local_B0_2' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 14 [1/1] (0.69ns)   --->   "%local_B0_3 = alloca i64 1"   --->   Operation 14 'alloca' 'local_B0_3' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 15 [1/1] (0.69ns)   --->   "%local_B0_4 = alloca i64 1"   --->   Operation 15 'alloca' 'local_B0_4' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 16 [1/1] (0.69ns)   --->   "%local_B0_5 = alloca i64 1"   --->   Operation 16 'alloca' 'local_B0_5' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 17 [1/1] (0.69ns)   --->   "%local_B0_6 = alloca i64 1"   --->   Operation 17 'alloca' 'local_B0_6' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 18 [1/1] (0.69ns)   --->   "%local_B0_7 = alloca i64 1"   --->   Operation 18 'alloca' 'local_B0_7' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 19 [1/1] (0.69ns)   --->   "%local_B0_8 = alloca i64 1"   --->   Operation 19 'alloca' 'local_B0_8' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 20 [1/1] (0.69ns)   --->   "%local_B0_9 = alloca i64 1"   --->   Operation 20 'alloca' 'local_B0_9' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "%local_B0_10 = alloca i64 1"   --->   Operation 21 'alloca' 'local_B0_10' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 22 [1/1] (0.69ns)   --->   "%local_B0_11 = alloca i64 1"   --->   Operation 22 'alloca' 'local_B0_11' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 23 [1/1] (0.69ns)   --->   "%local_B0_12 = alloca i64 1"   --->   Operation 23 'alloca' 'local_B0_12' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 24 [1/1] (0.69ns)   --->   "%local_B0_13 = alloca i64 1"   --->   Operation 24 'alloca' 'local_B0_13' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 25 [1/1] (0.69ns)   --->   "%local_B0_14 = alloca i64 1"   --->   Operation 25 'alloca' 'local_B0_14' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 26 [1/1] (0.69ns)   --->   "%local_B0_15 = alloca i64 1"   --->   Operation 26 'alloca' 'local_B0_15' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 27 [1/1] (0.69ns)   --->   "%local_B1 = alloca i64 1"   --->   Operation 27 'alloca' 'local_B1' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 28 [1/1] (0.69ns)   --->   "%local_B1_1 = alloca i64 1"   --->   Operation 28 'alloca' 'local_B1_1' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 29 [1/1] (0.69ns)   --->   "%local_B1_2 = alloca i64 1"   --->   Operation 29 'alloca' 'local_B1_2' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 30 [1/1] (0.69ns)   --->   "%local_B1_3 = alloca i64 1"   --->   Operation 30 'alloca' 'local_B1_3' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 31 [1/1] (0.69ns)   --->   "%local_B1_4 = alloca i64 1"   --->   Operation 31 'alloca' 'local_B1_4' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 32 [1/1] (0.69ns)   --->   "%local_B1_5 = alloca i64 1"   --->   Operation 32 'alloca' 'local_B1_5' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 33 [1/1] (0.69ns)   --->   "%local_B1_6 = alloca i64 1"   --->   Operation 33 'alloca' 'local_B1_6' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 34 [1/1] (0.69ns)   --->   "%local_B1_7 = alloca i64 1"   --->   Operation 34 'alloca' 'local_B1_7' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 35 [1/1] (0.69ns)   --->   "%local_B1_8 = alloca i64 1"   --->   Operation 35 'alloca' 'local_B1_8' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 36 [1/1] (0.69ns)   --->   "%local_B1_9 = alloca i64 1"   --->   Operation 36 'alloca' 'local_B1_9' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 37 [1/1] (0.69ns)   --->   "%local_B1_10 = alloca i64 1"   --->   Operation 37 'alloca' 'local_B1_10' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 38 [1/1] (0.69ns)   --->   "%local_B1_11 = alloca i64 1"   --->   Operation 38 'alloca' 'local_B1_11' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 39 [1/1] (0.69ns)   --->   "%local_B1_12 = alloca i64 1"   --->   Operation 39 'alloca' 'local_B1_12' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 40 [1/1] (0.69ns)   --->   "%local_B1_13 = alloca i64 1"   --->   Operation 40 'alloca' 'local_B1_13' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 41 [1/1] (0.69ns)   --->   "%local_B1_14 = alloca i64 1"   --->   Operation 41 'alloca' 'local_B1_14' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 42 [1/1] (0.69ns)   --->   "%local_B1_15 = alloca i64 1"   --->   Operation 42 'alloca' 'local_B1_15' <Predicate = true> <Delay = 0.69>

State 2 <SV = 1> <Delay = 1.97>
ST_2 : Operation 43 [1/1] (1.97ns)   --->   "%call_ret = call i253 @Block_entry5165_proc, i32 %N_read, i32 %P_read, i32 %M_read"   --->   Operation 43 'call' 'call_ret' <Predicate = true> <Delay = 1.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%cmp1922_loc_channel = extractvalue i253 %call_ret"   --->   Operation 44 'extractvalue' 'cmp1922_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%N_cast4617_loc_channel = extractvalue i253 %call_ret"   --->   Operation 45 'extractvalue' 'N_cast4617_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 62> <Depth = 2> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln38_1_loc_channel = extractvalue i253 %call_ret"   --->   Operation 46 'extractvalue' 'sext_ln38_1_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%P_cast4614_loc_channel = extractvalue i253 %call_ret"   --->   Operation 47 'extractvalue' 'P_cast4614_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 37> <Depth = 2> <FIFO>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%add_ln38_1_loc_channel = extractvalue i253 %call_ret"   --->   Operation 48 'extractvalue' 'add_ln38_1_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%lshr_ln38_1_cast_loc_channel = extractvalue i253 %call_ret"   --->   Operation 49 'extractvalue' 'lshr_ln38_1_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 28> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 50 [2/2] (1.21ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_38_1_proc, i32 %P_read, i28 %lshr_ln38_1_cast_loc_channel, i64 %sext_ln38_1_loc_channel, i1 %cmp1922_loc_channel, i61 %add_ln38_1_loc_channel, i32 %local_B1_14, i32 %local_B1_13, i32 %local_B1_12, i32 %local_B1_11, i32 %local_B1_10, i32 %local_B1_9, i32 %local_B1_8, i32 %local_B1_7, i32 %local_B1_6, i32 %local_B1_5, i32 %local_B1_4, i32 %local_B1_3, i32 %local_B1_2, i32 %local_B1_1, i32 %local_B1, i32 %local_B1_15, i32 %local_B0_14, i32 %local_B0_13, i32 %local_B0_12, i32 %local_B0_11, i32 %local_B0_10, i32 %local_B0_9, i32 %local_B0_8, i32 %local_B0_7, i32 %local_B0_6, i32 %local_B0_5, i32 %local_B0_4, i32 %local_B0_3, i32 %local_B0_2, i32 %local_B0_1, i32 %local_B0, i32 %local_B0_15, i62 %N_cast4617_loc_channel, i64 %A_read, i32 %gmem0, i37 %P_cast4614_loc_channel, i64 %B_read, i32 %gmem1, i64 %C_read, i32 %gmem2"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln36 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [./src/matrix_mul.cpp:36]   --->   Operation 51 'specdataflowpipeline' 'specdataflowpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [./src/matrix_mul.cpp:3]   --->   Operation 52 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 256, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, void @empty_5, void @empty_3, i32 16, i32 16, i32 256, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_7, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 256, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty_10, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_20, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty_0, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_20, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty_1, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_20, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_20, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty_12, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N, void @empty_20, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %P"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty_13, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P, void @empty_20, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_16, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_38_1_proc, i32 %P_read, i28 %lshr_ln38_1_cast_loc_channel, i64 %sext_ln38_1_loc_channel, i1 %cmp1922_loc_channel, i61 %add_ln38_1_loc_channel, i32 %local_B1_14, i32 %local_B1_13, i32 %local_B1_12, i32 %local_B1_11, i32 %local_B1_10, i32 %local_B1_9, i32 %local_B1_8, i32 %local_B1_7, i32 %local_B1_6, i32 %local_B1_5, i32 %local_B1_4, i32 %local_B1_3, i32 %local_B1_2, i32 %local_B1_1, i32 %local_B1, i32 %local_B1_15, i32 %local_B0_14, i32 %local_B0_13, i32 %local_B0_12, i32 %local_B0_11, i32 %local_B0_10, i32 %local_B0_9, i32 %local_B0_8, i32 %local_B0_7, i32 %local_B0_6, i32 %local_B0_5, i32 %local_B0_4, i32 %local_B0_3, i32 %local_B0_2, i32 %local_B0_1, i32 %local_B0, i32 %local_B0_15, i62 %N_cast4617_loc_channel, i64 %A_read, i32 %gmem0, i37 %P_cast4614_loc_channel, i64 %B_read, i32 %gmem1, i64 %C_read, i32 %gmem2"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln105 = ret" [./src/matrix_mul.cpp:105]   --->   Operation 76 'ret' 'ret_ln105' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
P_read                       (read                ) [ 00111]
N_read                       (read                ) [ 00100]
M_read                       (read                ) [ 00100]
C_read                       (read                ) [ 00111]
B_read                       (read                ) [ 00111]
A_read                       (read                ) [ 00111]
local_B0                     (alloca              ) [ 00111]
local_B0_1                   (alloca              ) [ 00111]
local_B0_2                   (alloca              ) [ 00111]
local_B0_3                   (alloca              ) [ 00111]
local_B0_4                   (alloca              ) [ 00111]
local_B0_5                   (alloca              ) [ 00111]
local_B0_6                   (alloca              ) [ 00111]
local_B0_7                   (alloca              ) [ 00111]
local_B0_8                   (alloca              ) [ 00111]
local_B0_9                   (alloca              ) [ 00111]
local_B0_10                  (alloca              ) [ 00111]
local_B0_11                  (alloca              ) [ 00111]
local_B0_12                  (alloca              ) [ 00111]
local_B0_13                  (alloca              ) [ 00111]
local_B0_14                  (alloca              ) [ 00111]
local_B0_15                  (alloca              ) [ 00111]
local_B1                     (alloca              ) [ 00111]
local_B1_1                   (alloca              ) [ 00111]
local_B1_2                   (alloca              ) [ 00111]
local_B1_3                   (alloca              ) [ 00111]
local_B1_4                   (alloca              ) [ 00111]
local_B1_5                   (alloca              ) [ 00111]
local_B1_6                   (alloca              ) [ 00111]
local_B1_7                   (alloca              ) [ 00111]
local_B1_8                   (alloca              ) [ 00111]
local_B1_9                   (alloca              ) [ 00111]
local_B1_10                  (alloca              ) [ 00111]
local_B1_11                  (alloca              ) [ 00111]
local_B1_12                  (alloca              ) [ 00111]
local_B1_13                  (alloca              ) [ 00111]
local_B1_14                  (alloca              ) [ 00111]
local_B1_15                  (alloca              ) [ 00111]
call_ret                     (call                ) [ 00000]
cmp1922_loc_channel          (extractvalue        ) [ 00011]
N_cast4617_loc_channel       (extractvalue        ) [ 00011]
sext_ln38_1_loc_channel      (extractvalue        ) [ 00011]
P_cast4614_loc_channel       (extractvalue        ) [ 00011]
add_ln38_1_loc_channel       (extractvalue        ) [ 00011]
lshr_ln38_1_cast_loc_channel (extractvalue        ) [ 00011]
specdataflowpipeline_ln36    (specdataflowpipeline) [ 00000]
spectopmodule_ln3            (spectopmodule       ) [ 00000]
specinterface_ln0            (specinterface       ) [ 00000]
specbitsmap_ln0              (specbitsmap         ) [ 00000]
specinterface_ln0            (specinterface       ) [ 00000]
specbitsmap_ln0              (specbitsmap         ) [ 00000]
specinterface_ln0            (specinterface       ) [ 00000]
specbitsmap_ln0              (specbitsmap         ) [ 00000]
specinterface_ln0            (specinterface       ) [ 00000]
specinterface_ln0            (specinterface       ) [ 00000]
specinterface_ln0            (specinterface       ) [ 00000]
specinterface_ln0            (specinterface       ) [ 00000]
specinterface_ln0            (specinterface       ) [ 00000]
specinterface_ln0            (specinterface       ) [ 00000]
specbitsmap_ln0              (specbitsmap         ) [ 00000]
specinterface_ln0            (specinterface       ) [ 00000]
specinterface_ln0            (specinterface       ) [ 00000]
specbitsmap_ln0              (specbitsmap         ) [ 00000]
specinterface_ln0            (specinterface       ) [ 00000]
specinterface_ln0            (specinterface       ) [ 00000]
specbitsmap_ln0              (specbitsmap         ) [ 00000]
specinterface_ln0            (specinterface       ) [ 00000]
specinterface_ln0            (specinterface       ) [ 00000]
specinterface_ln0            (specinterface       ) [ 00000]
call_ln0                     (call                ) [ 00000]
ret_ln105                    (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="N">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="P">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry5165_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_38_1_proc"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="local_B0_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="local_B0_1_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B0_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="local_B0_2_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B0_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="local_B0_3_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B0_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="local_B0_4_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B0_4/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="local_B0_5_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B0_5/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="local_B0_6_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B0_6/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="local_B0_7_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B0_7/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="local_B0_8_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B0_8/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="local_B0_9_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B0_9/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="local_B0_10_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B0_10/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="local_B0_11_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B0_11/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="local_B0_12_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B0_12/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="local_B0_13_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B0_13/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="local_B0_14_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B0_14/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="local_B0_15_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B0_15/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="local_B1_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="local_B1_1_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B1_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="local_B1_2_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B1_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="local_B1_3_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B1_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="local_B1_4_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B1_4/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="local_B1_5_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B1_5/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="local_B1_6_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B1_6/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="local_B1_7_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B1_7/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="local_B1_8_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B1_8/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="local_B1_9_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B1_9/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="local_B1_10_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B1_10/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="local_B1_11_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B1_11/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="local_B1_12_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B1_12/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="local_B1_13_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B1_13/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="local_B1_14_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B1_14/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="local_B1_15_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B1_15/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="P_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="N_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="M_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="C_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="B_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="A_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="call_ret_Block_entry5165_proc_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="253" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="0" index="2" bw="32" slack="1"/>
<pin id="246" dir="0" index="3" bw="32" slack="1"/>
<pin id="247" dir="1" index="4" bw="253" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_Loop_VITIS_LOOP_38_1_proc_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="2"/>
<pin id="252" dir="0" index="2" bw="28" slack="1"/>
<pin id="253" dir="0" index="3" bw="64" slack="1"/>
<pin id="254" dir="0" index="4" bw="1" slack="1"/>
<pin id="255" dir="0" index="5" bw="61" slack="1"/>
<pin id="256" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="37" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="38" bw="62" slack="1"/>
<pin id="289" dir="0" index="39" bw="64" slack="2"/>
<pin id="290" dir="0" index="40" bw="32" slack="0"/>
<pin id="291" dir="0" index="41" bw="37" slack="1"/>
<pin id="292" dir="0" index="42" bw="64" slack="2"/>
<pin id="293" dir="0" index="43" bw="32" slack="0"/>
<pin id="294" dir="0" index="44" bw="64" slack="2"/>
<pin id="295" dir="0" index="45" bw="32" slack="0"/>
<pin id="296" dir="1" index="46" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="cmp1922_loc_channel_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="253" slack="0"/>
<pin id="303" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="cmp1922_loc_channel/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="N_cast4617_loc_channel_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="253" slack="0"/>
<pin id="307" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="N_cast4617_loc_channel/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sext_ln38_1_loc_channel_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="253" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="sext_ln38_1_loc_channel/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="P_cast4614_loc_channel_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="253" slack="0"/>
<pin id="315" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="P_cast4614_loc_channel/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln38_1_loc_channel_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="253" slack="0"/>
<pin id="319" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="add_ln38_1_loc_channel/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="lshr_ln38_1_cast_loc_channel_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="253" slack="0"/>
<pin id="323" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="lshr_ln38_1_cast_loc_channel/2 "/>
</bind>
</comp>

<comp id="325" class="1005" name="P_read_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_read "/>
</bind>
</comp>

<comp id="331" class="1005" name="N_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="336" class="1005" name="M_read_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_read "/>
</bind>
</comp>

<comp id="341" class="1005" name="C_read_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="2"/>
<pin id="343" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="C_read "/>
</bind>
</comp>

<comp id="346" class="1005" name="B_read_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="2"/>
<pin id="348" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="351" class="1005" name="A_read_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="2"/>
<pin id="353" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="356" class="1005" name="cmp1922_loc_channel_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp1922_loc_channel "/>
</bind>
</comp>

<comp id="361" class="1005" name="N_cast4617_loc_channel_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="62" slack="1"/>
<pin id="363" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="N_cast4617_loc_channel "/>
</bind>
</comp>

<comp id="366" class="1005" name="sext_ln38_1_loc_channel_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="1"/>
<pin id="368" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln38_1_loc_channel "/>
</bind>
</comp>

<comp id="371" class="1005" name="P_cast4614_loc_channel_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="37" slack="1"/>
<pin id="373" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="P_cast4614_loc_channel "/>
</bind>
</comp>

<comp id="376" class="1005" name="add_ln38_1_loc_channel_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="61" slack="1"/>
<pin id="378" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="add_ln38_1_loc_channel "/>
</bind>
</comp>

<comp id="381" class="1005" name="lshr_ln38_1_cast_loc_channel_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="28" slack="1"/>
<pin id="383" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln38_1_cast_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="20" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="298"><net_src comp="0" pin="0"/><net_sink comp="249" pin=40"/></net>

<net id="299"><net_src comp="2" pin="0"/><net_sink comp="249" pin=43"/></net>

<net id="300"><net_src comp="4" pin="0"/><net_sink comp="249" pin=45"/></net>

<net id="304"><net_src comp="242" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="242" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="242" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="242" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="242" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="242" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="206" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="334"><net_src comp="212" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="339"><net_src comp="218" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="242" pin=3"/></net>

<net id="344"><net_src comp="224" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="249" pin=44"/></net>

<net id="349"><net_src comp="230" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="249" pin=42"/></net>

<net id="354"><net_src comp="236" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="249" pin=39"/></net>

<net id="359"><net_src comp="301" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="249" pin=4"/></net>

<net id="364"><net_src comp="305" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="249" pin=38"/></net>

<net id="369"><net_src comp="309" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="249" pin=3"/></net>

<net id="374"><net_src comp="313" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="249" pin=41"/></net>

<net id="379"><net_src comp="317" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="249" pin=5"/></net>

<net id="384"><net_src comp="321" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="249" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {3 4 }
 - Input state : 
	Port: matrix_mul : gmem0 | {3 4 }
	Port: matrix_mul : gmem1 | {3 4 }
	Port: matrix_mul : A | {1 }
	Port: matrix_mul : B | {1 }
	Port: matrix_mul : C | {1 }
	Port: matrix_mul : M | {1 }
	Port: matrix_mul : N | {1 }
	Port: matrix_mul : P | {1 }
  - Chain level:
	State 1
	State 2
		cmp1922_loc_channel : 1
		N_cast4617_loc_channel : 1
		sext_ln38_1_loc_channel : 1
		P_cast4614_loc_channel : 1
		add_ln38_1_loc_channel : 1
		lshr_ln38_1_cast_loc_channel : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | call_ret_Block_entry5165_proc_fu_242 |    0    |    0    |    0    |    0    |   213   |    0    |
|          | grp_Loop_VITIS_LOOP_38_1_proc_fu_249 |    0    |    38   | 123.561 |  63434  |  11355  |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|---------|
|          |          P_read_read_fu_206          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          N_read_read_fu_212          |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |          M_read_read_fu_218          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          C_read_read_fu_224          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          B_read_read_fu_230          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          A_read_read_fu_236          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|---------|
|          |      cmp1922_loc_channel_fu_301      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     N_cast4617_loc_channel_fu_305    |    0    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|    sext_ln38_1_loc_channel_fu_309    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     P_cast4614_loc_channel_fu_313    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     add_ln38_1_loc_channel_fu_317    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  lshr_ln38_1_cast_loc_channel_fu_321 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                      |    0    |    38   | 123.561 |  63434  |  11568  |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|  local_B0 |    0   |   32   |   33   |    0   |
| local_B0_1|    0   |   32   |   33   |    0   |
|local_B0_10|    0   |   32   |   33   |    0   |
|local_B0_11|    0   |   32   |   33   |    0   |
|local_B0_12|    0   |   32   |   33   |    0   |
|local_B0_13|    0   |   32   |   33   |    0   |
|local_B0_14|    0   |   32   |   33   |    0   |
|local_B0_15|    0   |   32   |   33   |    0   |
| local_B0_2|    0   |   32   |   33   |    0   |
| local_B0_3|    0   |   32   |   33   |    0   |
| local_B0_4|    0   |   32   |   33   |    0   |
| local_B0_5|    0   |   32   |   33   |    0   |
| local_B0_6|    0   |   32   |   33   |    0   |
| local_B0_7|    0   |   32   |   33   |    0   |
| local_B0_8|    0   |   32   |   33   |    0   |
| local_B0_9|    0   |   32   |   33   |    0   |
|  local_B1 |    0   |   32   |   33   |    0   |
| local_B1_1|    0   |   32   |   33   |    0   |
|local_B1_10|    0   |   32   |   33   |    0   |
|local_B1_11|    0   |   32   |   33   |    0   |
|local_B1_12|    0   |   32   |   33   |    0   |
|local_B1_13|    0   |   32   |   33   |    0   |
|local_B1_14|    0   |   32   |   33   |    0   |
|local_B1_15|    0   |   32   |   33   |    0   |
| local_B1_2|    0   |   32   |   33   |    0   |
| local_B1_3|    0   |   32   |   33   |    0   |
| local_B1_4|    0   |   32   |   33   |    0   |
| local_B1_5|    0   |   32   |   33   |    0   |
| local_B1_6|    0   |   32   |   33   |    0   |
| local_B1_7|    0   |   32   |   33   |    0   |
| local_B1_8|    0   |   32   |   33   |    0   |
| local_B1_9|    0   |   32   |   33   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |  1024  |  1056  |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|           A_read_reg_351           |   64   |
|           B_read_reg_346           |   64   |
|           C_read_reg_341           |   64   |
|           M_read_reg_336           |   32   |
|   N_cast4617_loc_channel_reg_361   |   62   |
|           N_read_reg_331           |   32   |
|   P_cast4614_loc_channel_reg_371   |   37   |
|           P_read_reg_325           |   32   |
|   add_ln38_1_loc_channel_reg_376   |   61   |
|     cmp1922_loc_channel_reg_356    |    1   |
|lshr_ln38_1_cast_loc_channel_reg_381|   28   |
|   sext_ln38_1_loc_channel_reg_366  |   64   |
+------------------------------------+--------+
|                Total               |   541  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   38   |   123  |  63434 |  11568 |    0   |
|   Memory  |    0   |    -   |    -   |  1024  |  1056  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   541  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   38   |   123  |  64999 |  12624 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
