// Seed: 2972939337
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2,
      id_3
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  uwire id_7, id_8, id_9, id_10, id_11 = 1'h0;
  assign id_1 = -1;
  assign id_5 = 1 || {""};
  id_12 :
  assert property (@(negedge !id_11 or negedge 1) id_11) id_8 = -1;
  wire id_13;
  supply1 id_14;
  assign id_9.id_14 = id_3;
  wire id_15;
  wire id_16;
endmodule
