#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug  1 14:17:18 2020
# Process ID: 6548
# Current directory: C:/Users/Administrator/Desktop/Digital-Recognition-master/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3116 C:\Users\Administrator\Desktop\Digital-Recognition-master\project\spartan_cam.xpr
# Log file: C:/Users/Administrator/Desktop/Digital-Recognition-master/project/vivado.log
# Journal file: C:/Users/Administrator/Desktop/Digital-Recognition-master/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/Digital-Recognition-master/project/spartan_cam.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/users/dell/desktop/color_detect/spartan_cam/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/Digital-Recognition-master/project/ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Administrator/Desktop/project_1/project_1.srcs/sources_1/new'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/FOUR_TO_EIGHT/FOUR_TO_EIGHT.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/SPI/SPI.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 900.191 ; gain = 274.383
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Administrator/Desktop/Digital-Recognition-master/project/spartan_cam.srcs/sources_1/bd/system/system.bd}
Adding cell -- trenz.biz:user:csi2_d_phy_rx:1.0 - csi2_d_phy_rx_0
Adding cell -- trenz.biz:user:csi_to_axis:1.0 - csi_to_axis_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
Adding cell -- xilinx.com:module_ref:lcd_num:1.0 - lcd_num_0
Adding cell -- xilinx.com:module_ref:rgb_test:1.0 - rgb_test_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:module_ref:digital_recognition:1.0 - digital_recognition_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_200M
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:SPI_DEMO:1.0 - SPI_DEMO_0
Adding cell -- xilinx.com:user:FOUR_TO_EIGHT:1.0 - FOUR_TO_EIGHT_0
Adding cell -- xilinx.com:module_ref:csi2dvp:1.0 - csi2dvp_0
Adding cell -- xilinx.com:module_ref:bayer2rgb:1.0 - bayer2rgb_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_in1_0(clk) and /SPI_DEMO_0/clk_100MHz(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /rst_clk_wiz_0_200M/ext_reset_in(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /rgb_test_0/PClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /digital_recognition_0/pclk(undef)
Successfully read diagram <system> from BD file <C:/Users/Administrator/Desktop/Digital-Recognition-master/project/spartan_cam.srcs/sources_1/bd/system/system.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 15:39:58 2020...
