// Seed: 424650048
module module_0 (
    output wor id_0,
    input wor id_1,
    input supply1 id_2,
    output wor id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    input tri0 id_7,
    output wire id_8
);
  tri id_10;
  assign module_1.id_9 = 0;
  assign id_10 = 1 == 1 - 1;
  assign id_10 = 1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    output wand id_3,
    input uwire id_4,
    input supply1 id_5,
    output uwire id_6,
    output wire id_7,
    output logic id_8,
    output uwire id_9
);
  reg  id_11;
  reg  id_12;
  tri1 id_13 = id_0;
  initial begin : LABEL_0
    id_13 = id_11 ? id_2 : 1;
    id_8  <= 1'b0;
    id_12 <= id_11;
  end
  module_0 modCall_1 (
      id_7,
      id_5,
      id_1,
      id_3,
      id_2,
      id_13,
      id_4,
      id_13,
      id_6
  );
endmodule
