<profile>

<section name = "Vitis HLS Report for 'main_func'" level="0">
<item name = "Date">Fri Apr 19 10:54:46 2024
</item>
<item name = "Version">2023.2.1 (Build 4070103 on Dec 13 2023)</item>
<item name = "Project">ultra96ms2_418</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5235393, 5235393, 52.354 ms, 52.354 ms, 5235394, 5235394, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290">main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3, 29, 29, 0.290 us, 0.290 us, 29, 29, no</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351">main_func_Pipeline_VITIS_LOOP_22_4, 5, 5, 50.000 ns, 50.000 ns, 5, 5, no</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364">main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6, 147, 147, 1.470 us, 1.470 us, 147, 147, no</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377">main_func_Pipeline_VITIS_LOOP_29_7, 51, 51, 0.510 us, 0.510 us, 51, 51, no</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386">main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3, 10346, 10346, 0.103 ms, 0.103 ms, 10346, 10346, no</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413">main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3, 9624, 9624, 96.240 us, 96.240 us, 9624, 9624, no</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471">main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3, 153606, 153606, 1.536 ms, 1.536 ms, 153606, 153606, no</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491">main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3, 153611, 153611, 1.536 ms, 1.536 ms, 153611, 153611, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_56_1_VITIS_LOOP_57_2">5235120, 5235120, 327195, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 63, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 14, 5907, 7624, 0</column>
<column name="Memory">174, -, 64, 48, 0</column>
<column name="Multiplexer">-, -, -, 1252, -</column>
<column name="Register">-, -, 956, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">41, 3, 4, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 456, 808, 0</column>
<column name="fm_m_axi_U">fm_m_axi, 2, 0, 855, 791, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471">main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3, 0, 3, 238, 458, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290">main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3, 0, 0, 24, 223, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351">main_func_Pipeline_VITIS_LOOP_22_4, 0, 0, 7, 67, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364">main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6, 0, 0, 37, 136, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377">main_func_Pipeline_VITIS_LOOP_29_7, 0, 0, 39, 75, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413">main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3, 0, 9, 1401, 2339, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386">main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3, 0, 1, 1559, 1294, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491">main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3, 0, 1, 436, 637, 0</column>
<column name="mul_3ns_15ns_17_1_1_U177">mul_3ns_15ns_17_1_1, 0, 0, 0, 5, 0</column>
<column name="wt_m_axi_U">wt_m_axi, 2, 0, 855, 791, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inBuffer3x3_0_0_U">inBuffer3x3_0_0_RAM_AUTO_1R1W, 2, 0, 0, 0, 1176, 16, 1, 18816</column>
<column name="inBuffer3x3_0_1_U">inBuffer3x3_0_0_RAM_AUTO_1R1W, 2, 0, 0, 0, 1176, 16, 1, 18816</column>
<column name="inBuffer3x3_0_2_U">inBuffer3x3_0_0_RAM_AUTO_1R1W, 2, 0, 0, 0, 1176, 16, 1, 18816</column>
<column name="inBuffer3x3_1_0_U">inBuffer3x3_0_0_RAM_AUTO_1R1W, 2, 0, 0, 0, 1176, 16, 1, 18816</column>
<column name="inBuffer3x3_1_1_U">inBuffer3x3_0_0_RAM_AUTO_1R1W, 2, 0, 0, 0, 1176, 16, 1, 18816</column>
<column name="inBuffer3x3_1_2_U">inBuffer3x3_0_0_RAM_AUTO_1R1W, 2, 0, 0, 0, 1176, 16, 1, 18816</column>
<column name="inBuffer3x3_2_0_U">inBuffer3x3_0_0_RAM_AUTO_1R1W, 2, 0, 0, 0, 1176, 16, 1, 18816</column>
<column name="inBuffer3x3_2_1_U">inBuffer3x3_0_0_RAM_AUTO_1R1W, 2, 0, 0, 0, 1176, 16, 1, 18816</column>
<column name="inBuffer3x3_2_2_U">inBuffer3x3_0_0_RAM_AUTO_1R1W, 2, 0, 0, 0, 1176, 16, 1, 18816</column>
<column name="outBuffer1x1_U">outBuffer1x1_RAM_AUTO_1R1W, 144, 0, 0, 0, 153600, 16, 1, 2457600</column>
<column name="outBuffer3x3_0_U">outBuffer3x3_0_RAM_AUTO_1R1W, 4, 0, 0, 0, 3200, 16, 1, 51200</column>
<column name="outBuffer3x3_1_U">outBuffer3x3_0_RAM_AUTO_1R1W, 4, 0, 0, 0, 3200, 16, 1, 51200</column>
<column name="outBuffer3x3_2_U">outBuffer3x3_0_RAM_AUTO_1R1W, 4, 0, 0, 0, 3200, 16, 1, 51200</column>
<column name="weight_buf1x1_0_U">weight_buf1x1_0_RAM_AUTO_1R1W, 0, 16, 12, 0, 48, 16, 1, 768</column>
<column name="weight_buf1x1_1_U">weight_buf1x1_0_RAM_AUTO_1R1W, 0, 16, 12, 0, 48, 16, 1, 768</column>
<column name="weight_buf1x1_2_U">weight_buf1x1_0_RAM_AUTO_1R1W, 0, 16, 12, 0, 48, 16, 1, 768</column>
<column name="bias_buf1x1_U">weight_buf1x1_0_RAM_AUTO_1R1W, 0, 16, 12, 0, 48, 16, 1, 768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln56_1_fu_606_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln56_fu_618_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln57_fu_666_p2">+, 0, 0, 10, 3, 1</column>
<column name="icmp_ln56_fu_600_p2">icmp, 0, 0, 13, 5, 6</column>
<column name="icmp_ln57_fu_624_p2">icmp, 0, 0, 12, 3, 4</column>
<column name="select_ln62_1_fu_638_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln62_fu_630_p3">select, 0, 0, 3, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">225, 50, 1, 50</column>
<column name="bias_buf1x1_address0">14, 3, 6, 18</column>
<column name="bias_buf1x1_ce0">14, 3, 1, 3</column>
<column name="bias_buf1x1_we0">9, 2, 1, 2</column>
<column name="fm_ARVALID">9, 2, 1, 2</column>
<column name="fm_AWVALID">9, 2, 1, 2</column>
<column name="fm_BREADY">9, 2, 1, 2</column>
<column name="fm_RREADY">9, 2, 1, 2</column>
<column name="fm_WVALID">9, 2, 1, 2</column>
<column name="inBuffer3x3_0_0_address0">14, 3, 11, 33</column>
<column name="inBuffer3x3_0_0_ce0">14, 3, 1, 3</column>
<column name="inBuffer3x3_0_0_ce1">9, 2, 1, 2</column>
<column name="inBuffer3x3_0_0_we0">9, 2, 1, 2</column>
<column name="inBuffer3x3_0_0_we1">9, 2, 1, 2</column>
<column name="inBuffer3x3_0_1_address0">14, 3, 11, 33</column>
<column name="inBuffer3x3_0_1_ce0">14, 3, 1, 3</column>
<column name="inBuffer3x3_0_1_ce1">9, 2, 1, 2</column>
<column name="inBuffer3x3_0_1_we0">9, 2, 1, 2</column>
<column name="inBuffer3x3_0_1_we1">9, 2, 1, 2</column>
<column name="inBuffer3x3_0_2_address0">14, 3, 11, 33</column>
<column name="inBuffer3x3_0_2_ce0">14, 3, 1, 3</column>
<column name="inBuffer3x3_0_2_ce1">9, 2, 1, 2</column>
<column name="inBuffer3x3_0_2_we0">9, 2, 1, 2</column>
<column name="inBuffer3x3_0_2_we1">9, 2, 1, 2</column>
<column name="inBuffer3x3_1_0_address0">14, 3, 11, 33</column>
<column name="inBuffer3x3_1_0_ce0">14, 3, 1, 3</column>
<column name="inBuffer3x3_1_0_ce1">9, 2, 1, 2</column>
<column name="inBuffer3x3_1_0_we0">9, 2, 1, 2</column>
<column name="inBuffer3x3_1_0_we1">9, 2, 1, 2</column>
<column name="inBuffer3x3_1_1_address0">14, 3, 11, 33</column>
<column name="inBuffer3x3_1_1_ce0">14, 3, 1, 3</column>
<column name="inBuffer3x3_1_1_ce1">9, 2, 1, 2</column>
<column name="inBuffer3x3_1_1_we0">9, 2, 1, 2</column>
<column name="inBuffer3x3_1_1_we1">9, 2, 1, 2</column>
<column name="inBuffer3x3_1_2_address0">14, 3, 11, 33</column>
<column name="inBuffer3x3_1_2_ce0">14, 3, 1, 3</column>
<column name="inBuffer3x3_1_2_ce1">9, 2, 1, 2</column>
<column name="inBuffer3x3_1_2_we0">9, 2, 1, 2</column>
<column name="inBuffer3x3_1_2_we1">9, 2, 1, 2</column>
<column name="inBuffer3x3_2_0_address0">14, 3, 11, 33</column>
<column name="inBuffer3x3_2_0_ce0">14, 3, 1, 3</column>
<column name="inBuffer3x3_2_0_ce1">9, 2, 1, 2</column>
<column name="inBuffer3x3_2_0_we0">9, 2, 1, 2</column>
<column name="inBuffer3x3_2_0_we1">9, 2, 1, 2</column>
<column name="inBuffer3x3_2_1_address0">14, 3, 11, 33</column>
<column name="inBuffer3x3_2_1_ce0">14, 3, 1, 3</column>
<column name="inBuffer3x3_2_1_ce1">9, 2, 1, 2</column>
<column name="inBuffer3x3_2_1_we0">9, 2, 1, 2</column>
<column name="inBuffer3x3_2_1_we1">9, 2, 1, 2</column>
<column name="inBuffer3x3_2_2_address0">14, 3, 11, 33</column>
<column name="inBuffer3x3_2_2_ce0">14, 3, 1, 3</column>
<column name="inBuffer3x3_2_2_ce1">9, 2, 1, 2</column>
<column name="inBuffer3x3_2_2_we0">9, 2, 1, 2</column>
<column name="inBuffer3x3_2_2_we1">9, 2, 1, 2</column>
<column name="indvar_flatten106_fu_222">9, 2, 5, 10</column>
<column name="outBuffer1x1_address0">14, 3, 18, 54</column>
<column name="outBuffer1x1_ce0">14, 3, 1, 3</column>
<column name="outBuffer1x1_we0">9, 2, 1, 2</column>
<column name="outBuffer3x3_0_address0">14, 3, 12, 36</column>
<column name="outBuffer3x3_0_ce0">14, 3, 1, 3</column>
<column name="outBuffer3x3_0_we0">9, 2, 1, 2</column>
<column name="outBuffer3x3_1_address0">14, 3, 12, 36</column>
<column name="outBuffer3x3_1_ce0">14, 3, 1, 3</column>
<column name="outBuffer3x3_1_we0">9, 2, 1, 2</column>
<column name="outBuffer3x3_2_address0">14, 3, 12, 36</column>
<column name="outBuffer3x3_2_ce0">14, 3, 1, 3</column>
<column name="outBuffer3x3_2_we0">9, 2, 1, 2</column>
<column name="ti_fu_218">9, 2, 3, 6</column>
<column name="tj_fu_214">9, 2, 3, 6</column>
<column name="weight_buf1x1_0_address0">14, 3, 6, 18</column>
<column name="weight_buf1x1_0_ce0">14, 3, 1, 3</column>
<column name="weight_buf1x1_0_we0">9, 2, 1, 2</column>
<column name="weight_buf1x1_1_address0">14, 3, 6, 18</column>
<column name="weight_buf1x1_1_ce0">14, 3, 1, 3</column>
<column name="weight_buf1x1_1_we0">9, 2, 1, 2</column>
<column name="weight_buf1x1_2_address0">14, 3, 6, 18</column>
<column name="weight_buf1x1_2_ce0">14, 3, 1, 3</column>
<column name="weight_buf1x1_2_we0">9, 2, 1, 2</column>
<column name="wt_ARADDR">49, 9, 64, 576</column>
<column name="wt_ARLEN">49, 9, 32, 288</column>
<column name="wt_ARVALID">31, 6, 1, 6</column>
<column name="wt_RREADY">26, 5, 1, 5</column>
<column name="wt_blk_n_AR">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">49, 0, 49, 0</column>
<column name="bias_buf3x3_0">16, 0, 16, 0</column>
<column name="bias_buf3x3_1">16, 0, 16, 0</column>
<column name="bias_buf3x3_2">16, 0, 16, 0</column>
<column name="empty_41_reg_934">2, 0, 2, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_fu_471_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_fu_290_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_22_4_fu_351_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_26_6_fu_364_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_29_7_fu_377_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_413_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_386_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_func_Pipeline_VITIS_LOOP_66_1_VITIS_LOOP_67_2_VITIS_LOOP_68_3_fu_491_ap_start_reg">1, 0, 1, 0</column>
<column name="indvar_flatten106_fu_222">5, 0, 5, 0</column>
<column name="input_feature_map_read_reg_872">64, 0, 64, 0</column>
<column name="mul_ln62_reg_1034">17, 0, 17, 0</column>
<column name="output_feature_map_read_reg_867">64, 0, 64, 0</column>
<column name="select_ln62_1_reg_924">3, 0, 3, 0</column>
<column name="ti_fu_218">3, 0, 3, 0</column>
<column name="tj_fu_214">3, 0, 3, 0</column>
<column name="tmp_36_reg_939">4, 0, 8, 4</column>
<column name="trunc_ln1_reg_883">63, 0, 63, 0</column>
<column name="trunc_ln2_reg_889">63, 0, 63, 0</column>
<column name="trunc_ln3_reg_895">63, 0, 63, 0</column>
<column name="trunc_ln62_reg_929">2, 0, 2, 0</column>
<column name="trunc_ln_reg_877">63, 0, 63, 0</column>
<column name="weight_buf3x3_0_0_0">16, 0, 16, 0</column>
<column name="weight_buf3x3_0_0_1">16, 0, 16, 0</column>
<column name="weight_buf3x3_0_0_2">16, 0, 16, 0</column>
<column name="weight_buf3x3_0_1_0">16, 0, 16, 0</column>
<column name="weight_buf3x3_0_1_1">16, 0, 16, 0</column>
<column name="weight_buf3x3_0_1_2">16, 0, 16, 0</column>
<column name="weight_buf3x3_0_2_0">16, 0, 16, 0</column>
<column name="weight_buf3x3_0_2_1">16, 0, 16, 0</column>
<column name="weight_buf3x3_0_2_2">16, 0, 16, 0</column>
<column name="weight_buf3x3_1_0_0">16, 0, 16, 0</column>
<column name="weight_buf3x3_1_0_1">16, 0, 16, 0</column>
<column name="weight_buf3x3_1_0_2">16, 0, 16, 0</column>
<column name="weight_buf3x3_1_1_0">16, 0, 16, 0</column>
<column name="weight_buf3x3_1_1_1">16, 0, 16, 0</column>
<column name="weight_buf3x3_1_1_2">16, 0, 16, 0</column>
<column name="weight_buf3x3_1_2_0">16, 0, 16, 0</column>
<column name="weight_buf3x3_1_2_1">16, 0, 16, 0</column>
<column name="weight_buf3x3_1_2_2">16, 0, 16, 0</column>
<column name="weight_buf3x3_2_0_0">16, 0, 16, 0</column>
<column name="weight_buf3x3_2_0_1">16, 0, 16, 0</column>
<column name="weight_buf3x3_2_0_2">16, 0, 16, 0</column>
<column name="weight_buf3x3_2_1_0">16, 0, 16, 0</column>
<column name="weight_buf3x3_2_1_1">16, 0, 16, 0</column>
<column name="weight_buf3x3_2_1_2">16, 0, 16, 0</column>
<column name="weight_buf3x3_2_2_0">16, 0, 16, 0</column>
<column name="weight_buf3x3_2_2_1">16, 0, 16, 0</column>
<column name="weight_buf3x3_2_2_2">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, main_func, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, main_func, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, main_func, return value</column>
<column name="m_axi_fm_AWVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWADDR">out, 64, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWLEN">out, 8, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWSIZE">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWBURST">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWLOCK">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWCACHE">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWPROT">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWQOS">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWREGION">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WDATA">out, 32, m_axi, fm, pointer</column>
<column name="m_axi_fm_WSTRB">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_WLAST">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARADDR">out, 64, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARLEN">out, 8, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARSIZE">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARBURST">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARLOCK">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARCACHE">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARPROT">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARQOS">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARREGION">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RVALID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RREADY">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RDATA">in, 32, m_axi, fm, pointer</column>
<column name="m_axi_fm_RLAST">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RUSER">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RRESP">in, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_BVALID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BREADY">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BRESP">in, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_BID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BUSER">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_wt_AWVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWADDR">out, 64, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWLEN">out, 8, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWSIZE">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWBURST">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWLOCK">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWCACHE">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWPROT">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWQOS">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWREGION">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_AWUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WDATA">out, 32, m_axi, wt, pointer</column>
<column name="m_axi_wt_WSTRB">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_WLAST">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_WUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARVALID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARREADY">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARADDR">out, 64, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARID">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARLEN">out, 8, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARSIZE">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARBURST">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARLOCK">out, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARCACHE">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARPROT">out, 3, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARQOS">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARREGION">out, 4, m_axi, wt, pointer</column>
<column name="m_axi_wt_ARUSER">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RVALID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RREADY">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RDATA">in, 32, m_axi, wt, pointer</column>
<column name="m_axi_wt_RLAST">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RUSER">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_RRESP">in, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_BVALID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BREADY">out, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BRESP">in, 2, m_axi, wt, pointer</column>
<column name="m_axi_wt_BID">in, 1, m_axi, wt, pointer</column>
<column name="m_axi_wt_BUSER">in, 1, m_axi, wt, pointer</column>
</table>
</item>
</section>
</profile>
