# Synchronous Logic
state of bits evolves over clock cycles, dependent on last state and external factors
logic bits represented by data latches, driven by common clock
period of clock longer than longest possible gate delay
flip flop types
	SR
	D
	JK