// Seed: 3484315526
module module_0 (
    input uwire id_0,
    input wor id_1,
    input supply1 id_2,
    input tri id_3,
    output wand id_4,
    input supply0 id_5,
    input wor id_6,
    input wor id_7,
    input wand id_8,
    input supply1 id_9
);
  wire id_11;
  assign id_4 = 1;
  wor id_12 = id_9;
  tri id_13;
  always @(id_3)
    if (id_1) begin
      id_13 = 1'd0;
    end
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input wand id_2,
    input wand id_3,
    output wor id_4,
    input tri0 id_5,
    input wand id_6,
    output wire id_7,
    input uwire id_8,
    output wire id_9,
    input supply0 id_10,
    input tri1 module_1,
    input uwire id_12,
    inout tri0 id_13
);
  wire id_15;
  module_0(
      id_8, id_10, id_6, id_13, id_9, id_8, id_6, id_5, id_12, id_2
  );
endmodule
