;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN @12, #200
	JMN @12, #200
	SUB @1, 0
	SUB @121, 130
	JMZ <127, 101
	ADD 1, 820
	SUB @121, 106
	SUB @121, 706
	SLT 10, 9
	DJN -1, @-20
	MOV -1, <-20
	SUB @121, 103
	MOV -1, <-20
	ADD @121, 106
	MOV -7, <-20
	JMN <121, 103
	DJN -1, @-20
	SUB 0, @0
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	DAT <0, <2
	SUB #-0, 0
	ADD 270, 60
	ADD 270, 60
	SLT -8, <-24
	ADD 270, 60
	SUB @1, 0
	JMZ <127, 101
	SLT -7, <-24
	SLT -8, <-24
	SPL 0, <-22
	SLT 10, 9
	JMZ <127, 101
	ADD 270, 60
	SPL 270, 10
	SPL 270, 10
	JMN 406, <-22
	MOV -7, <-20
	SUB @0, @2
	MOV -7, <-20
	SPL 270, 10
	SUB 0, 0
	ADD @121, 106
	MOV -7, <-20
