{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1385421846935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 32-bit " "Running Quartus II 32-bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1385421846936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 18:24:06 2013 " "Processing started: Mon Nov 25 18:24:06 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1385421846936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1385421846936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegFile -c RegFile --generate_symbol=C:/Users/tprovencal/Desktop/GitHub/ECE473_Project/adder.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegFile -c RegFile --generate_symbol=C:/Users/tprovencal/Desktop/GitHub/ECE473_Project/adder.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1385421846936 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \";\" adder.v(57) " "Verilog HDL syntax error at adder.v(57) near text \"if\";  expecting \";\"" {  } { { "adder.v" "" { Text "C:/Users/tprovencal/Desktop/GitHub/ECE473_Project/adder.v" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1385421847970 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adder.v(18) " "Verilog HDL information at adder.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "adder.v" "" { Text "C:/Users/tprovencal/Desktop/GitHub/ECE473_Project/adder.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1385421847970 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "adder adder.v(6) " "Ignored design unit \"adder\" at adder.v(6) due to previous errors" {  } { { "adder.v" "" { Text "C:/Users/tprovencal/Desktop/GitHub/ECE473_Project/adder.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1385421847970 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 2 s 0 s Quartus II 32-bit " "Quartus II 32-bit Create Symbol File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1385421847971 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 25 18:24:07 2013 " "Processing ended: Mon Nov 25 18:24:07 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1385421847971 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1385421847971 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1385421847971 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1385421847971 ""}
