# Reading pref.tcl
# do top_level_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {top_level.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:46:07 on Aug 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." top_level.vo 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 10:46:07 on Aug 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/david/OneDrive/Documentos/Utp/Arquitectura/Laboratorio\ 1/Ejercicio\ 4.3 {C:/Users/david/OneDrive/Documentos/Utp/Arquitectura/Laboratorio 1/Ejercicio 4.3/tb_top_level.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:46:07 on Aug 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/OneDrive/Documentos/Utp/Arquitectura/Laboratorio 1/Ejercicio 4.3" C:/Users/david/OneDrive/Documentos/Utp/Arquitectura/Laboratorio 1/Ejercicio 4.3/tb_top_level.v 
# -- Compiling module tb_top_level
# 
# Top level modules:
# 	tb_top_level
# End time: 10:46:07 on Aug 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  tb_top_level
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" tb_top_level 
# Start time: 10:46:07 on Aug 26,2025
# Loading work.tb_top_level
# Loading work.top_level
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200 ns
# ** Note: $stop    : C:/Users/david/OneDrive/Documentos/Utp/Arquitectura/Laboratorio 1/Ejercicio 4.3/tb_top_level.v(38)
#    Time: 60 ns  Iteration: 0  Instance: /tb_top_level
# Break in Module tb_top_level at C:/Users/david/OneDrive/Documentos/Utp/Arquitectura/Laboratorio 1/Ejercicio 4.3/tb_top_level.v line 38
# End time: 10:48:19 on Aug 26,2025, Elapsed time: 0:02:12
# Errors: 0, Warnings: 0
