FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/* bench 6385.0.0 b6e81b1bdefc */
/* bench 6385.0.1 7c15cc150162 */
/* bench 6385.0.2 d659a559d2bf */
/* bench 6385.0.3 5f80df1c70d0 */
/* bench 6385.0.4 5b97f17342a7 */
/* bench 6385.0.5 c94b61042bca */
/* bench 6385.0.6 cf0966f12dbc */
/*
 * Purna Chandra Mandal, purna.mandal@microchip.com
 * Copyright (C) 2015 Microchip Technology Inc.  All rights reserved.
 */
#include <linux/init.h>
#include <linux/io.h>
#include <linux/of_platform.h>
/* bench 18663.2.0 43f04c5e71f9 */
/* bench 18663.2.1 11e0658a9222 */
/* bench 18663.2.2 789016ffa3cd */
/* bench 18663.2.3 e4d7bae5a9b2 */
/* bench 18663.2.4 337ed23d40f1 */
/* bench 18663.2.5 8067c74713f5 */
/* bench 18663.2.6 6f27f4c9c754 */
/* bench 18663.2.7 433764523df2 */
/* bench 18663.2.8 44467241e01f */
/* bench 18663.2.9 0b1ea04b9f3a */
/* bench 18663.2.10 02a7334948a8 */
/* bench 18663.2.11 5d59462358b9 */
#include "pic32mzda.h"

#define PIC32_CFGCON	0x0000
#define PIC32_DEVID	0x0020
#define PIC32_SYSKEY	0x0030
#define PIC32_CFGEBIA	0x00c0
#define PIC32_CFGEBIC	0x00d0
/* bench 22967.0.0 3a68afd87f96 */
/* bench 22967.0.1 04f24af5b50d */
/* bench 22967.0.2 6517cf7ce92d */
/* bench 22967.0.3 1c9e27207c9d */
/* bench 22967.0.4 0c4f0b58f10a */
/* bench 22967.0.5 f7ed11c73e99 */
/* bench 22967.0.6 2491a03f1f59 */
/* bench 22967.0.7 fa850b3780d0 */
/* bench 22967.0.8 563d8641c078 */
/* bench 22967.0.9 78d544b46f88 */
/* bench 22967.0.10 7afcfb97fa27 */
static void __iomem *pic32_conf_base;
static DEFINE_SPINLOCK(config_lock);
static u32 pic32_reset_status;

static u32 pic32_conf_get_reg_field(u32 offset, u32 rshift, u32 mask)
{
	u32 v;

	v = readl(pic32_conf_base + offset);
	v >>= rshift;
	v &= mask;

	return v;
}

static u32 pic32_conf_modify_atomic(u32 offset, u32 mask, u32 set)
{
	u32 v;
	unsigned long flags;

	spin_lock_irqsave(&config_lock, flags);
	v = readl(pic32_conf_base + offset);
	v &= ~mask;
	v |= (set & mask);
	writel(v, pic32_conf_base + offset);
	spin_unlock_irqrestore(&config_lock, flags);

	return 0;
}

int pic32_enable_lcd(void)
{
	return pic32_conf_modify_atomic(PIC32_CFGCON2, BIT(31), BIT(31));
}

int pic32_disable_lcd(void)
{
	return pic32_conf_modify_atomic(PIC32_CFGCON2, BIT(31), 0);
}

int pic32_set_lcd_mode(int mode)
{
	u32 mask = mode ? BIT(30) : 0;

	return pic32_conf_modify_atomic(PIC32_CFGCON2, BIT(30), mask);
}

int pic32_set_sdhci_adma_fifo_threshold(u32 rthrsh, u32 wthrsh)
{
	u32 clr, set;

	clr = (0x3ff << 4) | (0x3ff << 16);
	set = (rthrsh << 4) | (wthrsh << 16);
	return pic32_conf_modify_atomic(PIC32_CFGCON2, clr, set);
}

void pic32_syskey_unlock_debug(const char *func, const ulong line)
{
	void __iomem *syskey = pic32_conf_base + PIC32_SYSKEY;

	pr_debug("%s: called from %s:%lu\n", __func__, func, line);
	writel(0x00000000, syskey);
	writel(0xAA996655, syskey);
	writel(0x556699AA, syskey);
}

static u32 pic32_get_device_id(void)
{
	return pic32_conf_get_reg_field(PIC32_DEVID, 0, 0x0fffffff);
}

static u32 pic32_get_device_version(void)
{
	return pic32_conf_get_reg_field(PIC32_DEVID, 28, 0xf);
}

u32 pic32_get_boot_status(void)
{
	return pic32_reset_status;
}
EXPORT_SYMBOL(pic32_get_boot_status);

void __init pic32_config_init(void)
{
	pic32_conf_base = ioremap(PIC32_BASE_CONFIG, 0x110);
	if (!pic32_conf_base)
		panic("pic32: config base not mapped");

	/* Boot Status */
	pic32_reset_status = readl(pic32_conf_base + PIC32_RCON);
/* bench 19057.0.0 38a7b13ac36b */
/* bench 19057.0.1 2aafb2eb43df */
/* bench 19057.0.2 5f86d8f1b9f6 */
/* bench 19057.0.3 7379e135d4d0 */

	/* Device Inforation */
	pr_info("Device Id: 0x%08x, Device Ver: 0x%04x\n",
		pic32_get_device_id(),
		pic32_get_device_version());
}
