timestamp=1754520168606

[~A]
LastVerilogToplevel=dualport_2KB_RAM_tb
ModifyID=1
Version=74
design.sv_testbench.sv=0*713*2536

[~MFT]
0=5|0work.mgf|2536|0
1=3|1work.mgf|2848|0
3=6|3work.mgf|4492|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c921668e09f47a749edc61e00757c35118e50

[dualport_2KB_RAM]
A/dualport_2KB_RAM=22|../design.sv|5|1*390
BinL64/dualport_2KB_RAM=3*174
R=../design.sv|5
SLP=3*1346
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|e50fefe4b2b44f1cf7307bf1811388d16e2c26b1c2fad3579c62df97f90707892d2c2cbc6cd0b7efaac00680beb22fbd

[dualport_2KB_RAM_tb]
A/dualport_2KB_RAM_tb=22|../testbench.sv|3|1*2848
BinL64/dualport_2KB_RAM_tb=3*2172
R=../testbench.sv|3
SLP=3*4492
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|e50fefe4b2b44f1cf7307bf1811388d1df3f3fab59e4efc9c3d10e47f66551b61140e58dd77fa4c51b8c7257e07b5101

[~U]
$root=12|0*0|
dualport_2KB_RAM=12|0*198|
dualport_2KB_RAM_tb=12|0*527||0x10
