Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct 21 18:23:15 2020
| Host         : LAB-GPS517-003 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (8)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: PM_CLKDIV_1K/clk_int_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PM_CLKDIV_1M/clk_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.757        0.000                      0                 5777        0.012        0.000                      0                 5777        3.000        0.000                       0                  2298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_pad               {0.000 5.000}      10.000          100.000         
  clk_100_clk_wiz_0   {0.000 5.000}      10.000          100.000         
  clk_36_clk_wiz_0    {0.000 13.889}     27.778          36.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pad                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100_clk_wiz_0         0.757        0.000                      0                 5691        0.012        0.000                      0                 5691        3.750        0.000                       0                  2242  
  clk_36_clk_wiz_0         21.195        0.000                      0                   86        0.182        0.000                      0                   86       13.389        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pad
  To Clock:  clk_pad

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pad
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pad }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.195ns  (logic 6.483ns (70.509%)  route 2.712ns (29.491%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.560    -0.907    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X54Y20         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/Q
                         net (fo=10, routed)          1.155     0.766    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_1[0]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_B[7]_P[25])
                                                      3.656     4.422 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7/P[25]
                         net (fo=2, routed)           0.877     5.299    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_n_80
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     5.423 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_i_3/O
                         net (fo=1, routed)           0.000     5.423    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_i_3_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.973 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry/CO[3]
                         net (fo=1, routed)           0.000     5.973    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.087    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.421 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__1/O[1]
                         net (fo=4, routed)           0.680     7.101    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__0__0[33]
    SLICE_X49Y14         LUT2 (Prop_lut2_I0_O)        0.303     7.404 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__7_i_4/O
                         net (fo=1, routed)           0.000     7.404    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__7_i_4_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.954 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.954    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__7_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.288 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__8/O[1]
                         net (fo=1, routed)           0.000     8.288    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7[37]
    SLICE_X49Y15         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.448     8.497    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X49Y15         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[37]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.077     8.983    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.062     9.045    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[37]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q23_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 6.455ns (70.539%)  route 2.696ns (29.461%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.560    -0.907    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X54Y20         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/Q
                         net (fo=10, routed)          1.155     0.766    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_1[0]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_B[7]_P[25])
                                                      3.656     4.422 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7/P[25]
                         net (fo=2, routed)           0.877     5.299    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_n_80
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     5.423 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_i_3/O
                         net (fo=1, routed)           0.000     5.423    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_i_3_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.973 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry/CO[3]
                         net (fo=1, routed)           0.000     5.973    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.087    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.421 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__1/O[1]
                         net (fo=4, routed)           0.664     7.085    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__0__0[33]
    SLICE_X50Y15         LUT2 (Prop_lut2_I0_O)        0.303     7.388 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22_carry__7_i_4/O
                         net (fo=1, routed)           0.000     7.388    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22_carry__7_i_4_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.921 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.921    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22_carry__7_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.244 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22_carry__8/O[1]
                         net (fo=1, routed)           0.000     8.244    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22[37]
    SLICE_X50Y16         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q23_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.448     8.497    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X50Y16         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q23_reg[37]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.077     8.983    
    SLICE_X50Y16         FDRE (Setup_fdre_C_D)        0.109     9.092    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q23_reg[37]
  -------------------------------------------------------------------
                         required time                          9.092    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q19_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 6.465ns (71.031%)  route 2.637ns (28.969%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X56Y10         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__5/Q
                         net (fo=10, routed)          0.745     0.367    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M10_0[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[12]_P[24])
                                                      3.656     4.023 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11/P[24]
                         net (fo=2, routed)           1.164     5.187    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11_n_81
    SLICE_X58Y12         LUT2 (Prop_lut2_I0_O)        0.124     5.311 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     5.311    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/i__carry_i_4__1_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.843 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.843    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11_inferred__0/i__carry_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.957 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.957    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11_inferred__0/i__carry__0_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.291 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.728     7.019    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11__0__0[33]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.303     7.322 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add18_carry__7_i_3/O
                         net (fo=1, routed)           0.000     7.322    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add18_carry__7_i_3_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.872 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add18_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.872    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add18_carry__7_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.206 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add18_carry__8/O[1]
                         net (fo=1, routed)           0.000     8.206    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add18[37]
    SLICE_X57Y19         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q19_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.445     8.494    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X57Y19         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q19_reg[37]/C
                         clock pessimism              0.577     9.070    
                         clock uncertainty           -0.077     8.993    
    SLICE_X57Y19         FDRE (Setup_fdre_C_D)        0.062     9.055    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q19_reg[37]
  -------------------------------------------------------------------
                         required time                          9.055    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.100ns  (logic 6.388ns (70.201%)  route 2.712ns (29.799%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.560    -0.907    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X54Y20         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/Q
                         net (fo=10, routed)          1.155     0.766    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_1[0]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_B[7]_P[25])
                                                      3.656     4.422 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7/P[25]
                         net (fo=2, routed)           0.877     5.299    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_n_80
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     5.423 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_i_3/O
                         net (fo=1, routed)           0.000     5.423    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_i_3_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.973 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry/CO[3]
                         net (fo=1, routed)           0.000     5.973    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.087    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.421 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__1/O[1]
                         net (fo=4, routed)           0.680     7.101    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__0__0[33]
    SLICE_X49Y14         LUT2 (Prop_lut2_I0_O)        0.303     7.404 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__7_i_4/O
                         net (fo=1, routed)           0.000     7.404    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__7_i_4_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.954 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.954    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__7_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.193 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__8/O[2]
                         net (fo=1, routed)           0.000     8.193    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7[38]
    SLICE_X49Y15         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.448     8.497    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X49Y15         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[38]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.077     8.983    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.062     9.045    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[38]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 6.372ns (70.149%)  route 2.712ns (29.851%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.560    -0.907    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X54Y20         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/Q
                         net (fo=10, routed)          1.155     0.766    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_1[0]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_B[7]_P[25])
                                                      3.656     4.422 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7/P[25]
                         net (fo=2, routed)           0.877     5.299    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_n_80
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     5.423 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_i_3/O
                         net (fo=1, routed)           0.000     5.423    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_i_3_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.973 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry/CO[3]
                         net (fo=1, routed)           0.000     5.973    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.087    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.421 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__1/O[1]
                         net (fo=4, routed)           0.680     7.101    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__0__0[33]
    SLICE_X49Y14         LUT2 (Prop_lut2_I0_O)        0.303     7.404 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__7_i_4/O
                         net (fo=1, routed)           0.000     7.404    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__7_i_4_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.954 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.954    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__7_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.177 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__8/O[0]
                         net (fo=1, routed)           0.000     8.177    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7[36]
    SLICE_X49Y15         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.448     8.497    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X49Y15         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[36]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.077     8.983    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.062     9.045    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[36]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q23_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.067ns  (logic 6.371ns (70.266%)  route 2.696ns (29.734%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.560    -0.907    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X54Y20         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/Q
                         net (fo=10, routed)          1.155     0.766    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_1[0]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_B[7]_P[25])
                                                      3.656     4.422 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7/P[25]
                         net (fo=2, routed)           0.877     5.299    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_n_80
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     5.423 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_i_3/O
                         net (fo=1, routed)           0.000     5.423    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_i_3_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.973 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry/CO[3]
                         net (fo=1, routed)           0.000     5.973    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.087    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.421 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__1/O[1]
                         net (fo=4, routed)           0.664     7.085    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__0__0[33]
    SLICE_X50Y15         LUT2 (Prop_lut2_I0_O)        0.303     7.388 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22_carry__7_i_4/O
                         net (fo=1, routed)           0.000     7.388    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22_carry__7_i_4_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.921 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.921    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22_carry__7_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.160 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22_carry__8/O[2]
                         net (fo=1, routed)           0.000     8.160    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22[38]
    SLICE_X50Y16         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q23_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.448     8.497    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X50Y16         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q23_reg[38]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.077     8.983    
    SLICE_X50Y16         FDRE (Setup_fdre_C_D)        0.109     9.092    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q23_reg[38]
  -------------------------------------------------------------------
                         required time                          9.092    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 6.369ns (70.654%)  route 2.645ns (29.346%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.560    -0.907    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X54Y20         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/Q
                         net (fo=10, routed)          1.155     0.766    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_1[0]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_B[7]_P[25])
                                                      3.656     4.422 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7/P[25]
                         net (fo=2, routed)           0.877     5.299    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_n_80
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     5.423 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_i_3/O
                         net (fo=1, routed)           0.000     5.423    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_i_3_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.973 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry/CO[3]
                         net (fo=1, routed)           0.000     5.973    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.307 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0/O[1]
                         net (fo=4, routed)           0.613     6.921    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__0__0[29]
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303     7.224 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__6_i_3/O
                         net (fo=1, routed)           0.000     7.224    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__6_i_3_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.774 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.774    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__6_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.108 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__7/O[1]
                         net (fo=1, routed)           0.000     8.108    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7[33]
    SLICE_X49Y14         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.449     8.498    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X49Y14         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[33]/C
                         clock pessimism              0.564     9.061    
                         clock uncertainty           -0.077     8.984    
    SLICE_X49Y14         FDRE (Setup_fdre_C_D)        0.062     9.046    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[33]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q19_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.007ns  (logic 6.370ns (70.726%)  route 2.637ns (29.274%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X56Y10         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__5/Q
                         net (fo=10, routed)          0.745     0.367    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M10_0[0]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[12]_P[24])
                                                      3.656     4.023 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11/P[24]
                         net (fo=2, routed)           1.164     5.187    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11_n_81
    SLICE_X58Y12         LUT2 (Prop_lut2_I0_O)        0.124     5.311 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     5.311    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/i__carry_i_4__1_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.843 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.843    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11_inferred__0/i__carry_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.957 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.957    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11_inferred__0/i__carry__0_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.291 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.728     7.019    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11__0__0[33]
    SLICE_X57Y18         LUT2 (Prop_lut2_I0_O)        0.303     7.322 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add18_carry__7_i_3/O
                         net (fo=1, routed)           0.000     7.322    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add18_carry__7_i_3_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.872 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add18_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.872    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add18_carry__7_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.111 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add18_carry__8/O[2]
                         net (fo=1, routed)           0.000     8.111    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add18[38]
    SLICE_X57Y19         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q19_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.445     8.494    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X57Y19         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q19_reg[38]/C
                         clock pessimism              0.577     9.070    
                         clock uncertainty           -0.077     8.993    
    SLICE_X57Y19         FDRE (Setup_fdre_C_D)        0.062     9.055    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q19_reg[38]
  -------------------------------------------------------------------
                         required time                          9.055    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q23_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.047ns  (logic 6.351ns (70.201%)  route 2.696ns (29.799%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.560    -0.907    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X54Y20         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/Q
                         net (fo=10, routed)          1.155     0.766    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_1[0]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_B[7]_P[25])
                                                      3.656     4.422 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7/P[25]
                         net (fo=2, routed)           0.877     5.299    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_n_80
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     5.423 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_i_3/O
                         net (fo=1, routed)           0.000     5.423    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_i_3_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.973 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry/CO[3]
                         net (fo=1, routed)           0.000     5.973    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.087 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.087    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.421 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__1/O[1]
                         net (fo=4, routed)           0.664     7.085    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__0__0[33]
    SLICE_X50Y15         LUT2 (Prop_lut2_I0_O)        0.303     7.388 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22_carry__7_i_4/O
                         net (fo=1, routed)           0.000     7.388    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22_carry__7_i_4_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.921 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.921    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22_carry__7_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.140 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22_carry__8/O[0]
                         net (fo=1, routed)           0.000     8.140    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add22[36]
    SLICE_X50Y16         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q23_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.448     8.497    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X50Y16         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q23_reg[36]/C
                         clock pessimism              0.564     9.060    
                         clock uncertainty           -0.077     8.983    
    SLICE_X50Y16         FDRE (Setup_fdre_C_D)        0.109     9.092    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q23_reg[36]
  -------------------------------------------------------------------
                         required time                          9.092    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 6.348ns (70.585%)  route 2.645ns (29.415%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.560    -0.907    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X54Y20         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[7]_rep__9/Q
                         net (fo=10, routed)          1.155     0.766    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_1[0]
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_B[7]_P[25])
                                                      3.656     4.422 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7/P[25]
                         net (fo=2, routed)           0.877     5.299    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_n_80
    SLICE_X48Y8          LUT2 (Prop_lut2_I0_O)        0.124     5.423 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_i_3/O
                         net (fo=1, routed)           0.000     5.423    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_i_3_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.973 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry/CO[3]
                         net (fo=1, routed)           0.000     5.973    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.307 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7_carry__0/O[1]
                         net (fo=4, routed)           0.613     6.921    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7__0__0[29]
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303     7.224 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__6_i_3/O
                         net (fo=1, routed)           0.000     7.224    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__6_i_3_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.774 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.774    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__6_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.087 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7_carry__7/O[3]
                         net (fo=1, routed)           0.000     8.087    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add7[35]
    SLICE_X49Y14         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        1.449     8.498    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X49Y14         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[35]/C
                         clock pessimism              0.564     9.061    
                         clock uncertainty           -0.077     8.984    
    SLICE_X49Y14         FDRE (Setup_fdre_C_D)        0.062     9.046    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q8_reg[35]
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                  0.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/user_screen_reg[3,9][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[3,9][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.845%)  route 0.157ns (55.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.558    -0.589    PM_OLED/PM_UserDisp/clk_100
    SLICE_X37Y91         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,9][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDCE (Prop_fdce_C_Q)         0.128    -0.461 r  PM_OLED/PM_UserDisp/user_screen_reg[3,9][4]/Q
                         net (fo=1, routed)           0.157    -0.304    PM_OLED/PM_UserDisp/user_screen_reg[3,9][4]
    SLICE_X34Y90         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[3,9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.826    -0.829    PM_OLED/PM_UserDisp/clk_100
    SLICE_X34Y90         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[3,9][4]/C
                         clock pessimism              0.503    -0.326    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.011    -0.315    PM_OLED/PM_UserDisp/current_screen_reg[3,9][4]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/user_screen_reg[3,8][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[3,8][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.816%)  route 0.222ns (61.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.558    -0.589    PM_OLED/PM_UserDisp/clk_100
    SLICE_X31Y92         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  PM_OLED/PM_UserDisp/user_screen_reg[3,8][0]/Q
                         net (fo=1, routed)           0.222    -0.226    PM_OLED/PM_UserDisp/user_screen_reg[3,8][0]
    SLICE_X37Y92         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[3,8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.826    -0.828    PM_OLED/PM_UserDisp/clk_100
    SLICE_X37Y92         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[3,8][0]/C
                         clock pessimism              0.503    -0.325    
    SLICE_X37Y92         FDRE (Hold_fdre_C_D)         0.072    -0.253    PM_OLED/PM_UserDisp/current_screen_reg[3,8][0]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/user_screen_reg[1,6][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[1,6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.925%)  route 0.157ns (55.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.554    -0.593    PM_OLED/PM_UserDisp/clk_100
    SLICE_X36Y83         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[1,6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  PM_OLED/PM_UserDisp/user_screen_reg[1,6][4]/Q
                         net (fo=1, routed)           0.157    -0.308    PM_OLED/PM_UserDisp/user_screen_reg[1,6][4]
    SLICE_X35Y84         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.821    -0.834    PM_OLED/PM_UserDisp/clk_100
    SLICE_X35Y84         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,6][4]/C
                         clock pessimism              0.503    -0.331    
    SLICE_X35Y84         FDRE (Hold_fdre_C_D)        -0.006    -0.337    PM_OLED/PM_UserDisp/current_screen_reg[1,6][4]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/user_screen_reg[1,11][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[1,11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.605%)  route 0.224ns (61.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.559    -0.588    PM_OLED/PM_UserDisp/clk_100
    SLICE_X32Y93         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[1,11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  PM_OLED/PM_UserDisp/user_screen_reg[1,11][0]/Q
                         net (fo=1, routed)           0.224    -0.223    PM_OLED/PM_UserDisp/user_screen_reg[1,11][0]
    SLICE_X36Y93         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.827    -0.827    PM_OLED/PM_UserDisp/clk_100
    SLICE_X36Y93         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,11][0]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.072    -0.252    PM_OLED/PM_UserDisp/current_screen_reg[1,11][0]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/user_screen_reg[2,10][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[2,10][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.468%)  route 0.226ns (61.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.558    -0.589    PM_OLED/PM_UserDisp/clk_100
    SLICE_X33Y91         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,10][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  PM_OLED/PM_UserDisp/user_screen_reg[2,10][0]/Q
                         net (fo=1, routed)           0.226    -0.223    PM_OLED/PM_UserDisp/user_screen_reg[2,10][0]
    SLICE_X36Y92         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.826    -0.828    PM_OLED/PM_UserDisp/clk_100
    SLICE_X36Y92         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,10][0]/C
                         clock pessimism              0.503    -0.325    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.072    -0.253    PM_OLED/PM_UserDisp/current_screen_reg[2,10][0]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/user_screen_reg[3,6][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[3,6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.299%)  route 0.227ns (61.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.556    -0.591    PM_OLED/PM_UserDisp/clk_100
    SLICE_X33Y87         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[3,6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  PM_OLED/PM_UserDisp/user_screen_reg[3,6][3]/Q
                         net (fo=1, routed)           0.227    -0.223    PM_OLED/PM_UserDisp/user_screen_reg[3,6][3]
    SLICE_X36Y88         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[3,6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.826    -0.829    PM_OLED/PM_UserDisp/clk_100
    SLICE_X36Y88         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[3,6][3]/C
                         clock pessimism              0.503    -0.326    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.070    -0.256    PM_OLED/PM_UserDisp/current_screen_reg[3,6][3]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/user_screen_reg[1,7][5]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[1,7][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.770%)  route 0.178ns (58.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.555    -0.592    PM_OLED/PM_UserDisp/clk_100
    SLICE_X39Y85         FDPE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[1,7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDPE (Prop_fdpe_C_Q)         0.128    -0.464 r  PM_OLED/PM_UserDisp/user_screen_reg[1,7][5]/Q
                         net (fo=1, routed)           0.178    -0.286    PM_OLED/PM_UserDisp/user_screen_reg[1,7][5]
    SLICE_X30Y86         FDSE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.822    -0.832    PM_OLED/PM_UserDisp/clk_100
    SLICE_X30Y86         FDSE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[1,7][5]/C
                         clock pessimism              0.503    -0.329    
    SLICE_X30Y86         FDSE (Hold_fdse_C_D)         0.010    -0.319    PM_OLED/PM_UserDisp/current_screen_reg[1,7][5]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/user_screen_reg[0,7][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[0,7][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.665%)  route 0.176ns (54.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.555    -0.592    PM_OLED/PM_UserDisp/clk_100
    SLICE_X38Y85         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[0,7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDCE (Prop_fdce_C_Q)         0.148    -0.444 r  PM_OLED/PM_UserDisp/user_screen_reg[0,7][6]/Q
                         net (fo=1, routed)           0.176    -0.268    PM_OLED/PM_UserDisp/user_screen_reg[0,7][6]
    SLICE_X31Y86         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[0,7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.822    -0.832    PM_OLED/PM_UserDisp/clk_100
    SLICE_X31Y86         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[0,7][6]/C
                         clock pessimism              0.503    -0.329    
    SLICE_X31Y86         FDRE (Hold_fdre_C_D)         0.022    -0.307    PM_OLED/PM_UserDisp/current_screen_reg[0,7][6]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/user_screen_reg[2,6][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[2,6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.791%)  route 0.242ns (63.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.555    -0.592    PM_OLED/PM_UserDisp/clk_100
    SLICE_X36Y85         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  PM_OLED/PM_UserDisp/user_screen_reg[2,6][0]/Q
                         net (fo=1, routed)           0.242    -0.209    PM_OLED/PM_UserDisp/user_screen_reg[2,6][0]
    SLICE_X32Y87         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.823    -0.831    PM_OLED/PM_UserDisp/clk_100
    SLICE_X32Y87         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,6][0]/C
                         clock pessimism              0.503    -0.328    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.075    -0.253    PM_OLED/PM_UserDisp/current_screen_reg[2,6][0]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 PM_OLED/PM_UserDisp/user_screen_reg[2,5][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/current_screen_reg[2,5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.948%)  route 0.201ns (61.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.557    -0.590    PM_OLED/PM_UserDisp/clk_100
    SLICE_X37Y88         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.128    -0.462 r  PM_OLED/PM_UserDisp/user_screen_reg[2,5][4]/Q
                         net (fo=1, routed)           0.201    -0.261    PM_OLED/PM_UserDisp/user_screen_reg[2,5][4]
    SLICE_X35Y84         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=2240, routed)        0.821    -0.834    PM_OLED/PM_UserDisp/clk_100
    SLICE_X35Y84         FDRE                                         r  PM_OLED/PM_UserDisp/current_screen_reg[2,5][4]/C
                         clock pessimism              0.503    -0.331    
    SLICE_X35Y84         FDRE (Hold_fdre_C_D)         0.021    -0.310    PM_OLED/PM_UserDisp/current_screen_reg[2,5][4]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PM_PLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        PM_XADC/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34     PM_OLED/PM_UserDisp/PM_CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34     PM_OLED/PM_UserDisp/PM_CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   PM_PLL/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y9       PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q27_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y11      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q29_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y2       PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q3_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y4       PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q5_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y10      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q28_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y1       PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y24     PM_UART/fifo_rx_inst/fifo_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y34     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y34     PM_UART/fifo_tx_inst/fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y20     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y20     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y20     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y20     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y20     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y20     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y20     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y20     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y23     PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y23     PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_36_clk_wiz_0
  To Clock:  clk_36_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.195ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 1.138ns (18.066%)  route 5.161ns (81.934%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 26.321 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.339 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.477    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.601 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.810     1.411    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.520     2.055    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.179 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.447     2.626    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.576     4.326    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     4.450 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.992     5.442    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.495    26.321    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]/C
                         clock pessimism              0.578    26.899    
                         clock uncertainty           -0.092    26.806    
    SLICE_X2Y80          FDCE (Setup_fdce_C_CE)      -0.169    26.637    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         26.637    
                         arrival time                          -5.442    
  -------------------------------------------------------------------
                         slack                                 21.195    

Slack (MET) :             21.195ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 1.138ns (18.066%)  route 5.161ns (81.934%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 26.321 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.339 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.477    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.601 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.810     1.411    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.520     2.055    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.179 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.447     2.626    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.576     4.326    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     4.450 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.992     5.442    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.495    26.321    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[23]/C
                         clock pessimism              0.578    26.899    
                         clock uncertainty           -0.092    26.806    
    SLICE_X2Y80          FDCE (Setup_fdce_C_CE)      -0.169    26.637    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         26.637    
                         arrival time                          -5.442    
  -------------------------------------------------------------------
                         slack                                 21.195    

Slack (MET) :             21.195ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 1.138ns (18.066%)  route 5.161ns (81.934%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 26.321 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.339 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.477    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.601 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.810     1.411    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.520     2.055    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.179 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.447     2.626    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.576     4.326    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     4.450 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.992     5.442    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.495    26.321    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]/C
                         clock pessimism              0.578    26.899    
                         clock uncertainty           -0.092    26.806    
    SLICE_X2Y80          FDCE (Setup_fdce_C_CE)      -0.169    26.637    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         26.637    
                         arrival time                          -5.442    
  -------------------------------------------------------------------
                         slack                                 21.195    

Slack (MET) :             21.195ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 1.138ns (18.066%)  route 5.161ns (81.934%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 26.321 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.339 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.477    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.601 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.810     1.411    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.520     2.055    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.179 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.447     2.626    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.576     4.326    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     4.450 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.992     5.442    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.495    26.321    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y80          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]/C
                         clock pessimism              0.578    26.899    
                         clock uncertainty           -0.092    26.806    
    SLICE_X2Y80          FDCE (Setup_fdce_C_CE)      -0.169    26.637    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         26.637    
                         arrival time                          -5.442    
  -------------------------------------------------------------------
                         slack                                 21.195    

Slack (MET) :             21.381ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 1.138ns (18.612%)  route 4.976ns (81.388%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 26.322 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.339 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.477    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.601 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.810     1.411    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.520     2.055    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.179 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.447     2.626    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.576     4.326    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     4.450 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.807     5.257    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.496    26.322    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]/C
                         clock pessimism              0.578    26.900    
                         clock uncertainty           -0.092    26.807    
    SLICE_X2Y81          FDCE (Setup_fdce_C_CE)      -0.169    26.638    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         26.638    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                 21.381    

Slack (MET) :             21.381ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 1.138ns (18.612%)  route 4.976ns (81.388%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 26.322 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.339 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.477    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.601 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.810     1.411    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.520     2.055    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.179 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.447     2.626    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.576     4.326    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     4.450 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.807     5.257    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.496    26.322    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[27]/C
                         clock pessimism              0.578    26.900    
                         clock uncertainty           -0.092    26.807    
    SLICE_X2Y81          FDCE (Setup_fdce_C_CE)      -0.169    26.638    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         26.638    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                 21.381    

Slack (MET) :             21.381ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 1.138ns (18.612%)  route 4.976ns (81.388%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 26.322 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.339 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.477    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.601 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.810     1.411    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.520     2.055    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.179 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.447     2.626    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.576     4.326    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     4.450 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.807     5.257    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.496    26.322    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[28]/C
                         clock pessimism              0.578    26.900    
                         clock uncertainty           -0.092    26.807    
    SLICE_X2Y81          FDCE (Setup_fdce_C_CE)      -0.169    26.638    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         26.638    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                 21.381    

Slack (MET) :             21.381ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 1.138ns (18.612%)  route 4.976ns (81.388%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 26.322 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.339 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.477    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.601 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.810     1.411    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.520     2.055    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.179 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.447     2.626    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.576     4.326    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     4.450 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.807     5.257    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.496    26.322    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[29]/C
                         clock pessimism              0.578    26.900    
                         clock uncertainty           -0.092    26.807    
    SLICE_X2Y81          FDCE (Setup_fdce_C_CE)      -0.169    26.638    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         26.638    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                 21.381    

Slack (MET) :             21.381ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 1.138ns (18.612%)  route 4.976ns (81.388%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 26.322 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.339 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.477    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.601 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.810     1.411    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.520     2.055    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.179 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.447     2.626    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.576     4.326    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     4.450 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.807     5.257    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.496    26.322    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[30]/C
                         clock pessimism              0.578    26.900    
                         clock uncertainty           -0.092    26.807    
    SLICE_X2Y81          FDCE (Setup_fdce_C_CE)      -0.169    26.638    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         26.638    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                 21.381    

Slack (MET) :             21.381ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 1.138ns (18.612%)  route 4.976ns (81.388%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 26.322 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.610    -0.857    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.518    -0.339 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.477    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y78          LUT4 (Prop_lut4_I1_O)        0.124     0.601 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.810     1.411    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y77          LUT5 (Prop_lut5_I4_O)        0.124     1.535 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           0.520     2.055    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.179 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           0.447     2.626    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124     2.750 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.576     4.326    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     4.450 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.807     5.257    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.496    26.322    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y81          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[31]/C
                         clock pessimism              0.578    26.900    
                         clock uncertainty           -0.092    26.807    
    SLICE_X2Y81          FDCE (Setup_fdce_C_CE)      -0.169    26.638    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         26.638    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                 21.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.578    -0.569    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X2Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/Q
                         net (fo=1, routed)           0.101    -0.304    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/Q[2]
    SLICE_X0Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.845    -0.809    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X0Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X0Y74          FDCE (Hold_fdce_C_D)         0.070    -0.486    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/wr_taken_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.578    -0.569    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X3Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/wr_taken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.128    -0.441 f  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/wr_taken_reg/Q
                         net (fo=2, routed)           0.070    -0.371    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_taken
    SLICE_X3Y74          LUT4 (Prop_lut4_I2_O)        0.099    -0.272 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_i_1/O
                         net (fo=1, routed)           0.000    -0.272    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_i_1_n_0
    SLICE_X3Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.845    -0.809    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X3Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
                         clock pessimism              0.240    -0.569    
    SLICE_X3Y74          FDCE (Hold_fdce_C_D)         0.091    -0.478    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.451%)  route 0.190ns (50.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.578    -0.569    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X3Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/Q
                         net (fo=6, routed)           0.190    -0.238    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_valid
    SLICE_X2Y75          LUT6 (Prop_lut6_I2_O)        0.045    -0.193 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[3]_i_1_n_0
    SLICE_X2Y75          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.845    -0.809    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y75          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[3]/C
                         clock pessimism              0.274    -0.535    
    SLICE_X2Y75          FDPE (Hold_fdpe_C_D)         0.121    -0.414    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_eot_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.237%)  route 0.156ns (48.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.578    -0.569    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X2Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_eot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_eot_reg/Q
                         net (fo=1, routed)           0.156    -0.249    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_eot
    SLICE_X0Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.845    -0.809    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X0Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg/C
                         clock pessimism              0.253    -0.556    
    SLICE_X0Y74          FDCE (Hold_fdce_C_D)         0.072    -0.484    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.578    -0.569    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X2Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164    -0.405 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/Q
                         net (fo=1, routed)           0.153    -0.252    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/Q[1]
    SLICE_X0Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.845    -0.809    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X0Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X0Y74          FDCE (Hold_fdce_C_D)         0.066    -0.490    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.227ns (68.800%)  route 0.103ns (31.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.578    -0.569    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X1Y74          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDPE (Prop_fdpe_C_Q)         0.128    -0.441 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_reg/Q
                         net (fo=9, routed)           0.103    -0.338    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk_i_reg_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I0_O)        0.099    -0.239 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_1_n_0
    SLICE_X1Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.845    -0.809    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X1Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.240    -0.569    
    SLICE_X1Y74          FDCE (Hold_fdce_C_D)         0.091    -0.478    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.162%)  route 0.208ns (52.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.578    -0.569    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X0Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/Q
                         net (fo=1, routed)           0.208    -0.220    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg_n_0_[4]
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.045    -0.175 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_i_2/O
                         net (fo=1, routed)           0.000    -0.175    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_i_2_n_0
    SLICE_X0Y75          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.845    -0.809    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X0Y75          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg/C
                         clock pessimism              0.274    -0.535    
    SLICE_X0Y75          FDCE (Hold_fdce_C_D)         0.092    -0.443    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.189ns (43.345%)  route 0.247ns (56.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.578    -0.569    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X1Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          0.247    -0.181    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/state__0[2]
    SLICE_X2Y75          LUT4 (Prop_lut4_I1_O)        0.048    -0.133 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[2]_i_1_n_0
    SLICE_X2Y75          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.845    -0.809    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y75          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[2]/C
                         clock pessimism              0.274    -0.535    
    SLICE_X2Y75          FDPE (Hold_fdpe_C_D)         0.131    -0.404    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.353%)  route 0.243ns (56.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.578    -0.569    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X1Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          0.243    -0.185    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/state__0[2]
    SLICE_X2Y75          LUT3 (Prop_lut3_I0_O)        0.045    -0.140 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[0]_i_1_n_0
    SLICE_X2Y75          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.845    -0.809    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y75          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/C
                         clock pessimism              0.274    -0.535    
    SLICE_X2Y75          FDPE (Hold_fdpe_C_D)         0.120    -0.415    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.952%)  route 0.247ns (57.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.578    -0.569    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X1Y74          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.428 f  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/Q
                         net (fo=43, routed)          0.247    -0.181    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/state__0[2]
    SLICE_X2Y75          LUT4 (Prop_lut4_I1_O)        0.045    -0.136 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[1]_i_1_n_0
    SLICE_X2Y75          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.845    -0.809    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y75          FDPE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[1]/C
                         clock pessimism              0.274    -0.535    
    SLICE_X2Y75          FDPE (Hold_fdpe_C_D)         0.121    -0.414    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_36_clk_wiz_0
Waveform(ns):       { 0.000 13.889 }
Period(ns):         27.778
Sources:            { PM_PLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         27.778      25.623     BUFGCTRL_X0Y17   PM_PLL/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         27.778      26.529     MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X1Y75      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X1Y75      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X1Y74      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         27.778      26.778     SLICE_X2Y75      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X2Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X2Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X2Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X2Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       27.778      185.582    MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X1Y75      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X1Y75      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X1Y74      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         13.889      13.389     SLICE_X2Y75      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y78      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y78      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X1Y75      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X1Y75      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X1Y74      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         13.889      13.389     SLICE_X2Y75      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y77      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         13.889      13.389     SLICE_X2Y75      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         13.889      13.389     SLICE_X2Y75      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PM_PLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   PM_PLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBOUT



