set clock_constraint { \
    name clk \
    module HLS_CISR_spmv_accel \
    port ap_clk \
    period 12 \
    uncertainty 3.24 \
}

set all_path {}

set false_path {}

