Running: D:\Xilinx\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/ISE/reg8/test_isim_beh.exe -prj D:/ISE/reg8/test_beh.prj work.test 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/ISE/reg8/reg8.vhd" into library work
Parsing VHDL file "D:/ISE/reg8/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture main of entity reg8 [reg8_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/ISE/reg8/test_isim_beh.exe
Fuse Memory Usage: 29068 KB
Fuse CPU Usage: 452 ms
