// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        res_0,
        res_0_ap_vld,
        res_1,
        res_1_ap_vld,
        res_2,
        res_2_ap_vld,
        res_3,
        res_3_ap_vld,
        res_4,
        res_4_ap_vld,
        res_5,
        res_5_ap_vld,
        res_6,
        res_6_ap_vld,
        res_7,
        res_7_ap_vld,
        res_8,
        res_8_ap_vld,
        res_9,
        res_9_ap_vld,
        res_10,
        res_10_ap_vld,
        res_11,
        res_11_ap_vld,
        res_12,
        res_12_ap_vld,
        res_13,
        res_13_ap_vld,
        res_14,
        res_14_ap_vld,
        res_15,
        res_15_ap_vld,
        res_16,
        res_16_ap_vld,
        res_17,
        res_17_ap_vld,
        res_18,
        res_18_ap_vld,
        res_19,
        res_19_ap_vld,
        res_20,
        res_20_ap_vld,
        res_21,
        res_21_ap_vld,
        res_22,
        res_22_ap_vld,
        res_23,
        res_23_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [9:0] p_read;
input  [9:0] p_read1;
input  [9:0] p_read2;
input  [9:0] p_read3;
input  [9:0] p_read4;
input  [9:0] p_read5;
input  [9:0] p_read6;
input  [9:0] p_read7;
input  [9:0] p_read8;
input  [9:0] p_read9;
input  [9:0] p_read10;
input  [9:0] p_read11;
input  [9:0] p_read12;
input  [9:0] p_read13;
input  [9:0] p_read14;
input  [9:0] p_read15;
output  [15:0] res_0;
output   res_0_ap_vld;
output  [15:0] res_1;
output   res_1_ap_vld;
output  [15:0] res_2;
output   res_2_ap_vld;
output  [15:0] res_3;
output   res_3_ap_vld;
output  [15:0] res_4;
output   res_4_ap_vld;
output  [15:0] res_5;
output   res_5_ap_vld;
output  [15:0] res_6;
output   res_6_ap_vld;
output  [15:0] res_7;
output   res_7_ap_vld;
output  [15:0] res_8;
output   res_8_ap_vld;
output  [15:0] res_9;
output   res_9_ap_vld;
output  [15:0] res_10;
output   res_10_ap_vld;
output  [15:0] res_11;
output   res_11_ap_vld;
output  [15:0] res_12;
output   res_12_ap_vld;
output  [15:0] res_13;
output   res_13_ap_vld;
output  [15:0] res_14;
output   res_14_ap_vld;
output  [15:0] res_15;
output   res_15_ap_vld;
output  [15:0] res_16;
output   res_16_ap_vld;
output  [15:0] res_17;
output   res_17_ap_vld;
output  [15:0] res_18;
output   res_18_ap_vld;
output  [15:0] res_19;
output   res_19_ap_vld;
output  [15:0] res_20;
output   res_20_ap_vld;
output  [15:0] res_21;
output   res_21_ap_vld;
output  [15:0] res_22;
output   res_22_ap_vld;
output  [15:0] res_23;
output   res_23_ap_vld;

reg ap_idle;
reg res_0_ap_vld;
reg res_1_ap_vld;
reg res_2_ap_vld;
reg res_3_ap_vld;
reg res_4_ap_vld;
reg res_5_ap_vld;
reg res_6_ap_vld;
reg res_7_ap_vld;
reg res_8_ap_vld;
reg res_9_ap_vld;
reg res_10_ap_vld;
reg res_11_ap_vld;
reg res_12_ap_vld;
reg res_13_ap_vld;
reg res_14_ap_vld;
reg res_15_ap_vld;
reg res_16_ap_vld;
reg res_17_ap_vld;
reg res_18_ap_vld;
reg res_19_ap_vld;
reg res_20_ap_vld;
reg res_21_ap_vld;
reg res_22_ap_vld;
reg res_23_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_i_part_21_phi_fu_618_p6;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] do_init_reg_392;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] i_part_21_reg_615;
reg   [0:0] i_part_21_reg_615_pp0_iter1_reg;
reg   [9:0] p_read16_phi_reg_629;
reg   [9:0] p_read117_phi_reg_642;
reg   [9:0] p_read218_phi_reg_655;
reg   [9:0] p_read319_phi_reg_668;
reg   [9:0] p_read420_phi_reg_681;
reg   [9:0] p_read521_phi_reg_694;
reg   [9:0] p_read622_phi_reg_707;
reg   [9:0] p_read723_phi_reg_720;
reg   [9:0] p_read824_phi_reg_733;
reg   [9:0] p_read925_phi_reg_746;
reg   [9:0] p_read1026_phi_reg_759;
reg   [9:0] p_read1127_phi_reg_772;
reg   [9:0] p_read1228_phi_reg_785;
reg   [9:0] p_read1329_phi_reg_798;
reg   [9:0] p_read1430_phi_reg_811;
reg   [9:0] p_read1531_phi_reg_824;
reg   [10:0] trunc_ln818_73_reg_1654;
reg   [10:0] trunc_ln818_80_reg_1659;
wire   [11:0] add_ln813_67_fu_1469_p2;
reg   [11:0] add_ln813_67_reg_1664;
wire   [11:0] add_ln813_69_fu_1475_p2;
reg   [11:0] add_ln813_69_reg_1669;
wire   [11:0] add_ln813_70_fu_1481_p2;
reg   [11:0] add_ln813_70_reg_1674;
wire   [11:0] add_ln813_73_fu_1487_p2;
reg   [11:0] add_ln813_73_reg_1679;
wire   [11:0] add_ln813_74_fu_1493_p2;
reg   [11:0] add_ln813_74_reg_1684;
wire   [11:0] add_ln813_76_fu_1499_p2;
reg   [11:0] add_ln813_76_reg_1689;
wire   [11:0] add_ln813_77_fu_1505_p2;
reg   [11:0] add_ln813_77_reg_1694;
wire   [0:0] i_part_fu_1511_p2;
reg   [0:0] i_part_reg_1699;
wire   [13:0] add_ln813_72_fu_1562_p2;
reg   [13:0] add_ln813_72_reg_1704;
wire   [14:0] add_ln813_80_fu_1610_p2;
reg   [14:0] add_ln813_80_reg_1709;
reg   [0:0] ap_phi_mux_do_init_phi_fu_395_p6;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [9:0] ap_phi_mux_p_read16_phi_phi_fu_633_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_p_read16_phi_reg_629;
reg   [9:0] ap_phi_mux_p_read117_phi_phi_fu_646_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_p_read117_phi_reg_642;
reg   [9:0] ap_phi_mux_p_read218_phi_phi_fu_659_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_p_read218_phi_reg_655;
reg   [9:0] ap_phi_mux_p_read319_phi_phi_fu_672_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_p_read319_phi_reg_668;
reg   [9:0] ap_phi_mux_p_read420_phi_phi_fu_685_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_p_read420_phi_reg_681;
reg   [9:0] ap_phi_mux_p_read521_phi_phi_fu_698_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_p_read521_phi_reg_694;
reg   [9:0] ap_phi_mux_p_read622_phi_phi_fu_711_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_p_read622_phi_reg_707;
reg   [9:0] ap_phi_mux_p_read723_phi_phi_fu_724_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_p_read723_phi_reg_720;
reg   [9:0] ap_phi_mux_p_read824_phi_phi_fu_737_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_p_read824_phi_reg_733;
reg   [9:0] ap_phi_mux_p_read925_phi_phi_fu_750_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_p_read925_phi_reg_746;
reg   [9:0] ap_phi_mux_p_read1026_phi_phi_fu_763_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_p_read1026_phi_reg_759;
reg   [9:0] ap_phi_mux_p_read1127_phi_phi_fu_776_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_p_read1127_phi_reg_772;
reg   [9:0] ap_phi_mux_p_read1228_phi_phi_fu_789_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_p_read1228_phi_reg_785;
reg   [9:0] ap_phi_mux_p_read1329_phi_phi_fu_802_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_p_read1329_phi_reg_798;
reg   [9:0] ap_phi_mux_p_read1430_phi_phi_fu_815_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_p_read1430_phi_reg_811;
reg   [9:0] ap_phi_mux_p_read1531_phi_phi_fu_828_p4;
wire   [9:0] ap_phi_reg_pp0_iter0_p_read1531_phi_reg_824;
wire   [15:0] add_ln813_81_fu_1622_p2;
wire    ap_block_pp0_stage0_01001;
wire   [9:0] select_ln105_fu_837_p3;
wire   [14:0] shl_ln_fu_845_p3;
wire   [15:0] zext_ln1273_fu_853_p1;
wire   [15:0] r_V_fu_857_p2;
wire   [10:0] trunc_ln_fu_863_p4;
wire   [9:0] select_ln105_1_fu_877_p3;
wire   [14:0] shl_ln1273_s_fu_885_p3;
wire   [15:0] zext_ln1273_52_fu_893_p1;
wire   [15:0] r_V_115_fu_897_p2;
wire   [10:0] trunc_ln818_s_fu_903_p4;
wire   [9:0] select_ln105_2_fu_917_p3;
wire   [14:0] shl_ln1273_43_fu_925_p3;
wire   [15:0] zext_ln1273_53_fu_933_p1;
wire   [15:0] r_V_116_fu_937_p2;
wire   [9:0] select_ln105_3_fu_953_p3;
wire   [14:0] shl_ln1273_44_fu_961_p3;
wire   [15:0] zext_ln1273_54_fu_969_p1;
wire   [15:0] r_V_117_fu_973_p2;
wire   [10:0] trunc_ln818_74_fu_979_p4;
wire   [9:0] select_ln105_4_fu_993_p3;
wire   [14:0] shl_ln1273_45_fu_1001_p3;
wire   [15:0] zext_ln1273_55_fu_1009_p1;
wire   [15:0] r_V_118_fu_1013_p2;
wire   [10:0] trunc_ln818_75_fu_1019_p4;
wire   [9:0] select_ln105_5_fu_1033_p3;
wire   [14:0] shl_ln1273_46_fu_1041_p3;
wire   [15:0] zext_ln1273_56_fu_1049_p1;
wire   [15:0] r_V_119_fu_1053_p2;
wire   [10:0] trunc_ln818_76_fu_1059_p4;
wire   [9:0] select_ln105_6_fu_1073_p3;
wire   [14:0] shl_ln1273_47_fu_1081_p3;
wire   [15:0] zext_ln1273_57_fu_1089_p1;
wire   [15:0] r_V_120_fu_1093_p2;
wire   [10:0] trunc_ln818_77_fu_1099_p4;
wire   [9:0] select_ln105_7_fu_1113_p3;
wire   [14:0] shl_ln1273_48_fu_1121_p3;
wire   [15:0] zext_ln1273_58_fu_1129_p1;
wire   [15:0] r_V_121_fu_1133_p2;
wire   [10:0] trunc_ln818_78_fu_1139_p4;
wire   [9:0] select_ln105_8_fu_1153_p3;
wire   [14:0] shl_ln1273_49_fu_1161_p3;
wire   [15:0] zext_ln1273_59_fu_1169_p1;
wire   [15:0] r_V_122_fu_1173_p2;
wire   [10:0] trunc_ln818_79_fu_1179_p4;
wire   [9:0] select_ln105_9_fu_1193_p3;
wire   [14:0] shl_ln1273_50_fu_1201_p3;
wire   [15:0] zext_ln1273_60_fu_1209_p1;
wire   [15:0] r_V_123_fu_1213_p2;
wire   [9:0] select_ln105_10_fu_1229_p3;
wire   [14:0] shl_ln1273_51_fu_1237_p3;
wire   [15:0] zext_ln1273_61_fu_1245_p1;
wire   [15:0] r_V_124_fu_1249_p2;
wire   [10:0] trunc_ln818_81_fu_1255_p4;
wire   [9:0] select_ln105_11_fu_1269_p3;
wire   [14:0] shl_ln1273_52_fu_1277_p3;
wire   [15:0] zext_ln1273_62_fu_1285_p1;
wire   [15:0] r_V_125_fu_1289_p2;
wire   [10:0] trunc_ln818_82_fu_1295_p4;
wire   [9:0] select_ln105_12_fu_1309_p3;
wire   [14:0] shl_ln1273_53_fu_1317_p3;
wire   [15:0] zext_ln1273_63_fu_1325_p1;
wire   [15:0] r_V_126_fu_1329_p2;
wire   [10:0] trunc_ln818_83_fu_1335_p4;
wire   [9:0] select_ln105_13_fu_1349_p3;
wire   [14:0] shl_ln1273_54_fu_1357_p3;
wire   [15:0] zext_ln1273_64_fu_1365_p1;
wire   [15:0] r_V_127_fu_1369_p2;
wire   [10:0] trunc_ln818_84_fu_1375_p4;
wire   [9:0] select_ln105_14_fu_1389_p3;
wire   [14:0] shl_ln1273_55_fu_1397_p3;
wire   [15:0] zext_ln1273_65_fu_1405_p1;
wire   [15:0] r_V_128_fu_1409_p2;
wire   [10:0] trunc_ln818_85_fu_1415_p4;
wire   [9:0] select_ln105_15_fu_1429_p3;
wire   [14:0] shl_ln1273_56_fu_1437_p3;
wire   [15:0] zext_ln1273_66_fu_1445_p1;
wire   [15:0] r_V_129_fu_1449_p2;
wire   [10:0] trunc_ln818_86_fu_1455_p4;
wire  signed [11:0] sext_ln70_46_fu_913_p1;
wire  signed [11:0] sext_ln70_48_fu_989_p1;
wire  signed [11:0] sext_ln70_49_fu_1029_p1;
wire  signed [11:0] sext_ln70_52_fu_1149_p1;
wire  signed [11:0] sext_ln70_53_fu_1189_p1;
wire  signed [11:0] sext_ln70_50_fu_1069_p1;
wire  signed [11:0] sext_ln70_51_fu_1109_p1;
wire  signed [11:0] sext_ln813_fu_1465_p1;
wire  signed [11:0] sext_ln70_58_fu_1385_p1;
wire  signed [11:0] sext_ln70_59_fu_1425_p1;
wire  signed [11:0] sext_ln70_56_fu_1305_p1;
wire  signed [11:0] sext_ln70_57_fu_1345_p1;
wire  signed [11:0] sext_ln70_55_fu_1265_p1;
wire  signed [11:0] sext_ln70_fu_873_p1;
wire  signed [11:0] sext_ln70_47_fu_1517_p1;
wire   [11:0] add_ln813_fu_1523_p2;
wire  signed [12:0] sext_ln813_49_fu_1533_p1;
wire  signed [12:0] sext_ln813_48_fu_1529_p1;
wire   [12:0] add_ln813_68_fu_1536_p2;
wire  signed [12:0] sext_ln813_52_fu_1549_p1;
wire  signed [12:0] sext_ln813_51_fu_1546_p1;
wire   [12:0] add_ln813_71_fu_1552_p2;
wire  signed [13:0] sext_ln813_53_fu_1558_p1;
wire  signed [13:0] sext_ln813_50_fu_1542_p1;
wire  signed [12:0] sext_ln813_56_fu_1571_p1;
wire  signed [12:0] sext_ln813_55_fu_1568_p1;
wire   [12:0] add_ln813_75_fu_1574_p2;
wire  signed [12:0] sext_ln813_59_fu_1587_p1;
wire  signed [12:0] sext_ln70_54_fu_1520_p1;
wire   [12:0] add_ln813_78_fu_1590_p2;
wire  signed [13:0] sext_ln813_60_fu_1596_p1;
wire  signed [13:0] sext_ln813_58_fu_1584_p1;
wire   [13:0] add_ln813_79_fu_1600_p2;
wire  signed [14:0] sext_ln813_61_fu_1606_p1;
wire  signed [14:0] sext_ln813_57_fu_1580_p1;
wire  signed [15:0] sext_ln813_62_fu_1619_p1;
wire  signed [15:0] sext_ln813_54_fu_1616_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_208;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

alveo_hls4ml_flow_control_loop_pipe_no_ap_cont flow_control_loop_pipe_no_ap_cont_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_part_21_reg_615 == 1'd0))) begin
        do_init_reg_392 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_part_21_reg_615 == 1'd1)))) begin
        do_init_reg_392 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_part_21_reg_615 == 1'd0))) begin
        i_part_21_reg_615 <= i_part_reg_1699;
    end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_part_21_reg_615 == 1'd1)))) begin
        i_part_21_reg_615 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_208)) begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
            p_read1026_phi_reg_759 <= p_read1026_phi_reg_759;
        end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
            p_read1026_phi_reg_759 <= p_read10;
        end else if (~(ap_phi_mux_i_part_21_phi_fu_618_p6 == 1'd1)) begin
            p_read1026_phi_reg_759 <= ap_phi_reg_pp0_iter0_p_read1026_phi_reg_759;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_208)) begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
            p_read1127_phi_reg_772 <= p_read1127_phi_reg_772;
        end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
            p_read1127_phi_reg_772 <= p_read11;
        end else if (~(ap_phi_mux_i_part_21_phi_fu_618_p6 == 1'd1)) begin
            p_read1127_phi_reg_772 <= ap_phi_reg_pp0_iter0_p_read1127_phi_reg_772;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_208)) begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
            p_read117_phi_reg_642 <= p_read117_phi_reg_642;
        end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
            p_read117_phi_reg_642 <= p_read1;
        end else if (~(ap_phi_mux_i_part_21_phi_fu_618_p6 == 1'd1)) begin
            p_read117_phi_reg_642 <= ap_phi_reg_pp0_iter0_p_read117_phi_reg_642;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_208)) begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
            p_read1228_phi_reg_785 <= p_read1228_phi_reg_785;
        end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
            p_read1228_phi_reg_785 <= p_read12;
        end else if (~(ap_phi_mux_i_part_21_phi_fu_618_p6 == 1'd1)) begin
            p_read1228_phi_reg_785 <= ap_phi_reg_pp0_iter0_p_read1228_phi_reg_785;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_208)) begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
            p_read1329_phi_reg_798 <= p_read1329_phi_reg_798;
        end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
            p_read1329_phi_reg_798 <= p_read13;
        end else if (~(ap_phi_mux_i_part_21_phi_fu_618_p6 == 1'd1)) begin
            p_read1329_phi_reg_798 <= ap_phi_reg_pp0_iter0_p_read1329_phi_reg_798;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_208)) begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
            p_read1430_phi_reg_811 <= p_read1430_phi_reg_811;
        end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
            p_read1430_phi_reg_811 <= p_read14;
        end else if (~(ap_phi_mux_i_part_21_phi_fu_618_p6 == 1'd1)) begin
            p_read1430_phi_reg_811 <= ap_phi_reg_pp0_iter0_p_read1430_phi_reg_811;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_208)) begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
            p_read1531_phi_reg_824 <= p_read1531_phi_reg_824;
        end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
            p_read1531_phi_reg_824 <= p_read15;
        end else if (~(ap_phi_mux_i_part_21_phi_fu_618_p6 == 1'd1)) begin
            p_read1531_phi_reg_824 <= ap_phi_reg_pp0_iter0_p_read1531_phi_reg_824;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_208)) begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
            p_read16_phi_reg_629 <= p_read16_phi_reg_629;
        end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
            p_read16_phi_reg_629 <= p_read;
        end else if (~(ap_phi_mux_i_part_21_phi_fu_618_p6 == 1'd1)) begin
            p_read16_phi_reg_629 <= ap_phi_reg_pp0_iter0_p_read16_phi_reg_629;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_208)) begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
            p_read218_phi_reg_655 <= p_read218_phi_reg_655;
        end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
            p_read218_phi_reg_655 <= p_read2;
        end else if (~(ap_phi_mux_i_part_21_phi_fu_618_p6 == 1'd1)) begin
            p_read218_phi_reg_655 <= ap_phi_reg_pp0_iter0_p_read218_phi_reg_655;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_208)) begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
            p_read319_phi_reg_668 <= p_read319_phi_reg_668;
        end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
            p_read319_phi_reg_668 <= p_read3;
        end else if (~(ap_phi_mux_i_part_21_phi_fu_618_p6 == 1'd1)) begin
            p_read319_phi_reg_668 <= ap_phi_reg_pp0_iter0_p_read319_phi_reg_668;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_208)) begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
            p_read420_phi_reg_681 <= p_read420_phi_reg_681;
        end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
            p_read420_phi_reg_681 <= p_read4;
        end else if (~(ap_phi_mux_i_part_21_phi_fu_618_p6 == 1'd1)) begin
            p_read420_phi_reg_681 <= ap_phi_reg_pp0_iter0_p_read420_phi_reg_681;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_208)) begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
            p_read521_phi_reg_694 <= p_read521_phi_reg_694;
        end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
            p_read521_phi_reg_694 <= p_read5;
        end else if (~(ap_phi_mux_i_part_21_phi_fu_618_p6 == 1'd1)) begin
            p_read521_phi_reg_694 <= ap_phi_reg_pp0_iter0_p_read521_phi_reg_694;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_208)) begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
            p_read622_phi_reg_707 <= p_read622_phi_reg_707;
        end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
            p_read622_phi_reg_707 <= p_read6;
        end else if (~(ap_phi_mux_i_part_21_phi_fu_618_p6 == 1'd1)) begin
            p_read622_phi_reg_707 <= ap_phi_reg_pp0_iter0_p_read622_phi_reg_707;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_208)) begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
            p_read723_phi_reg_720 <= p_read723_phi_reg_720;
        end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
            p_read723_phi_reg_720 <= p_read7;
        end else if (~(ap_phi_mux_i_part_21_phi_fu_618_p6 == 1'd1)) begin
            p_read723_phi_reg_720 <= ap_phi_reg_pp0_iter0_p_read723_phi_reg_720;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_208)) begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
            p_read824_phi_reg_733 <= p_read824_phi_reg_733;
        end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
            p_read824_phi_reg_733 <= p_read8;
        end else if (~(ap_phi_mux_i_part_21_phi_fu_618_p6 == 1'd1)) begin
            p_read824_phi_reg_733 <= ap_phi_reg_pp0_iter0_p_read824_phi_reg_733;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_208)) begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
            p_read925_phi_reg_746 <= p_read925_phi_reg_746;
        end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
            p_read925_phi_reg_746 <= p_read9;
        end else if (~(ap_phi_mux_i_part_21_phi_fu_618_p6 == 1'd1)) begin
            p_read925_phi_reg_746 <= ap_phi_reg_pp0_iter0_p_read925_phi_reg_746;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln813_67_reg_1664 <= add_ln813_67_fu_1469_p2;
        add_ln813_69_reg_1669 <= add_ln813_69_fu_1475_p2;
        add_ln813_70_reg_1674 <= add_ln813_70_fu_1481_p2;
        add_ln813_72_reg_1704 <= add_ln813_72_fu_1562_p2;
        add_ln813_73_reg_1679 <= add_ln813_73_fu_1487_p2;
        add_ln813_74_reg_1684 <= add_ln813_74_fu_1493_p2;
        add_ln813_76_reg_1689 <= add_ln813_76_fu_1499_p2;
        add_ln813_77_reg_1694 <= add_ln813_77_fu_1505_p2;
        add_ln813_80_reg_1709 <= add_ln813_80_fu_1610_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        i_part_21_reg_615_pp0_iter1_reg <= i_part_21_reg_615;
        trunc_ln818_73_reg_1654 <= {{r_V_116_fu_937_p2[15:5]}};
        trunc_ln818_80_reg_1659 <= {{r_V_123_fu_1213_p2[15:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_part_reg_1699 <= i_part_fu_1511_p2;
    end
end

always @ (*) begin
    if (((ap_phi_mux_i_part_21_phi_fu_618_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_part_21_reg_615 == 1'd0))) begin
        ap_phi_mux_do_init_phi_fu_395_p6 = 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_part_21_reg_615 == 1'd1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_do_init_phi_fu_395_p6 = 1'd1;
    end else begin
        ap_phi_mux_do_init_phi_fu_395_p6 = do_init_reg_392;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_part_21_reg_615 == 1'd0))) begin
        ap_phi_mux_i_part_21_phi_fu_618_p6 = i_part_reg_1699;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (i_part_21_reg_615 == 1'd1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_i_part_21_phi_fu_618_p6 = 1'd0;
    end else begin
        ap_phi_mux_i_part_21_phi_fu_618_p6 = i_part_21_reg_615;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
        ap_phi_mux_p_read1026_phi_phi_fu_763_p4 = p_read1026_phi_reg_759;
    end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
        ap_phi_mux_p_read1026_phi_phi_fu_763_p4 = p_read10;
    end else begin
        ap_phi_mux_p_read1026_phi_phi_fu_763_p4 = ap_phi_reg_pp0_iter0_p_read1026_phi_reg_759;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
        ap_phi_mux_p_read1127_phi_phi_fu_776_p4 = p_read1127_phi_reg_772;
    end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
        ap_phi_mux_p_read1127_phi_phi_fu_776_p4 = p_read11;
    end else begin
        ap_phi_mux_p_read1127_phi_phi_fu_776_p4 = ap_phi_reg_pp0_iter0_p_read1127_phi_reg_772;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
        ap_phi_mux_p_read117_phi_phi_fu_646_p4 = p_read117_phi_reg_642;
    end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
        ap_phi_mux_p_read117_phi_phi_fu_646_p4 = p_read1;
    end else begin
        ap_phi_mux_p_read117_phi_phi_fu_646_p4 = ap_phi_reg_pp0_iter0_p_read117_phi_reg_642;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
        ap_phi_mux_p_read1228_phi_phi_fu_789_p4 = p_read1228_phi_reg_785;
    end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
        ap_phi_mux_p_read1228_phi_phi_fu_789_p4 = p_read12;
    end else begin
        ap_phi_mux_p_read1228_phi_phi_fu_789_p4 = ap_phi_reg_pp0_iter0_p_read1228_phi_reg_785;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
        ap_phi_mux_p_read1329_phi_phi_fu_802_p4 = p_read1329_phi_reg_798;
    end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
        ap_phi_mux_p_read1329_phi_phi_fu_802_p4 = p_read13;
    end else begin
        ap_phi_mux_p_read1329_phi_phi_fu_802_p4 = ap_phi_reg_pp0_iter0_p_read1329_phi_reg_798;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
        ap_phi_mux_p_read1430_phi_phi_fu_815_p4 = p_read1430_phi_reg_811;
    end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
        ap_phi_mux_p_read1430_phi_phi_fu_815_p4 = p_read14;
    end else begin
        ap_phi_mux_p_read1430_phi_phi_fu_815_p4 = ap_phi_reg_pp0_iter0_p_read1430_phi_reg_811;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
        ap_phi_mux_p_read1531_phi_phi_fu_828_p4 = p_read1531_phi_reg_824;
    end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
        ap_phi_mux_p_read1531_phi_phi_fu_828_p4 = p_read15;
    end else begin
        ap_phi_mux_p_read1531_phi_phi_fu_828_p4 = ap_phi_reg_pp0_iter0_p_read1531_phi_reg_824;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
        ap_phi_mux_p_read16_phi_phi_fu_633_p4 = p_read16_phi_reg_629;
    end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
        ap_phi_mux_p_read16_phi_phi_fu_633_p4 = p_read;
    end else begin
        ap_phi_mux_p_read16_phi_phi_fu_633_p4 = ap_phi_reg_pp0_iter0_p_read16_phi_reg_629;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
        ap_phi_mux_p_read218_phi_phi_fu_659_p4 = p_read218_phi_reg_655;
    end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
        ap_phi_mux_p_read218_phi_phi_fu_659_p4 = p_read2;
    end else begin
        ap_phi_mux_p_read218_phi_phi_fu_659_p4 = ap_phi_reg_pp0_iter0_p_read218_phi_reg_655;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
        ap_phi_mux_p_read319_phi_phi_fu_672_p4 = p_read319_phi_reg_668;
    end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
        ap_phi_mux_p_read319_phi_phi_fu_672_p4 = p_read3;
    end else begin
        ap_phi_mux_p_read319_phi_phi_fu_672_p4 = ap_phi_reg_pp0_iter0_p_read319_phi_reg_668;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
        ap_phi_mux_p_read420_phi_phi_fu_685_p4 = p_read420_phi_reg_681;
    end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
        ap_phi_mux_p_read420_phi_phi_fu_685_p4 = p_read4;
    end else begin
        ap_phi_mux_p_read420_phi_phi_fu_685_p4 = ap_phi_reg_pp0_iter0_p_read420_phi_reg_681;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
        ap_phi_mux_p_read521_phi_phi_fu_698_p4 = p_read521_phi_reg_694;
    end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
        ap_phi_mux_p_read521_phi_phi_fu_698_p4 = p_read5;
    end else begin
        ap_phi_mux_p_read521_phi_phi_fu_698_p4 = ap_phi_reg_pp0_iter0_p_read521_phi_reg_694;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
        ap_phi_mux_p_read622_phi_phi_fu_711_p4 = p_read622_phi_reg_707;
    end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
        ap_phi_mux_p_read622_phi_phi_fu_711_p4 = p_read6;
    end else begin
        ap_phi_mux_p_read622_phi_phi_fu_711_p4 = ap_phi_reg_pp0_iter0_p_read622_phi_reg_707;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
        ap_phi_mux_p_read723_phi_phi_fu_724_p4 = p_read723_phi_reg_720;
    end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
        ap_phi_mux_p_read723_phi_phi_fu_724_p4 = p_read7;
    end else begin
        ap_phi_mux_p_read723_phi_phi_fu_724_p4 = ap_phi_reg_pp0_iter0_p_read723_phi_reg_720;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
        ap_phi_mux_p_read824_phi_phi_fu_737_p4 = p_read824_phi_reg_733;
    end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
        ap_phi_mux_p_read824_phi_phi_fu_737_p4 = p_read8;
    end else begin
        ap_phi_mux_p_read824_phi_phi_fu_737_p4 = ap_phi_reg_pp0_iter0_p_read824_phi_reg_733;
    end
end

always @ (*) begin
    if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd0)) begin
        ap_phi_mux_p_read925_phi_phi_fu_750_p4 = p_read925_phi_reg_746;
    end else if ((ap_phi_mux_do_init_phi_fu_395_p6 == 1'd1)) begin
        ap_phi_mux_p_read925_phi_phi_fu_750_p4 = p_read9;
    end else begin
        ap_phi_mux_p_read925_phi_phi_fu_750_p4 = ap_phi_reg_pp0_iter0_p_read925_phi_reg_746;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd0))) begin
        res_0_ap_vld = 1'b1;
    end else begin
        res_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd0))) begin
        res_10_ap_vld = 1'b1;
    end else begin
        res_10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd0))) begin
        res_11_ap_vld = 1'b1;
    end else begin
        res_11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd1))) begin
        res_12_ap_vld = 1'b1;
    end else begin
        res_12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd1))) begin
        res_13_ap_vld = 1'b1;
    end else begin
        res_13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd1))) begin
        res_14_ap_vld = 1'b1;
    end else begin
        res_14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd1))) begin
        res_15_ap_vld = 1'b1;
    end else begin
        res_15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd1))) begin
        res_16_ap_vld = 1'b1;
    end else begin
        res_16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd1))) begin
        res_17_ap_vld = 1'b1;
    end else begin
        res_17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd1))) begin
        res_18_ap_vld = 1'b1;
    end else begin
        res_18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd1))) begin
        res_19_ap_vld = 1'b1;
    end else begin
        res_19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd0))) begin
        res_1_ap_vld = 1'b1;
    end else begin
        res_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd1))) begin
        res_20_ap_vld = 1'b1;
    end else begin
        res_20_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd1))) begin
        res_21_ap_vld = 1'b1;
    end else begin
        res_21_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd1))) begin
        res_22_ap_vld = 1'b1;
    end else begin
        res_22_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd1))) begin
        res_23_ap_vld = 1'b1;
    end else begin
        res_23_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd0))) begin
        res_2_ap_vld = 1'b1;
    end else begin
        res_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd0))) begin
        res_3_ap_vld = 1'b1;
    end else begin
        res_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd0))) begin
        res_4_ap_vld = 1'b1;
    end else begin
        res_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd0))) begin
        res_5_ap_vld = 1'b1;
    end else begin
        res_5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd0))) begin
        res_6_ap_vld = 1'b1;
    end else begin
        res_6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd0))) begin
        res_7_ap_vld = 1'b1;
    end else begin
        res_7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd0))) begin
        res_8_ap_vld = 1'b1;
    end else begin
        res_8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (i_part_21_reg_615_pp0_iter1_reg == 1'd0))) begin
        res_9_ap_vld = 1'b1;
    end else begin
        res_9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln813_67_fu_1469_p2 = ($signed(sext_ln70_46_fu_913_p1) + $signed(sext_ln70_48_fu_989_p1));

assign add_ln813_68_fu_1536_p2 = ($signed(sext_ln813_49_fu_1533_p1) + $signed(sext_ln813_48_fu_1529_p1));

assign add_ln813_69_fu_1475_p2 = ($signed(sext_ln70_49_fu_1029_p1) + $signed(sext_ln70_52_fu_1149_p1));

assign add_ln813_70_fu_1481_p2 = ($signed(sext_ln70_53_fu_1189_p1) + $signed(sext_ln70_50_fu_1069_p1));

assign add_ln813_71_fu_1552_p2 = ($signed(sext_ln813_52_fu_1549_p1) + $signed(sext_ln813_51_fu_1546_p1));

assign add_ln813_72_fu_1562_p2 = ($signed(sext_ln813_53_fu_1558_p1) + $signed(sext_ln813_50_fu_1542_p1));

assign add_ln813_73_fu_1487_p2 = ($signed(sext_ln70_51_fu_1109_p1) + $signed(sext_ln813_fu_1465_p1));

assign add_ln813_74_fu_1493_p2 = ($signed(sext_ln70_58_fu_1385_p1) + $signed(sext_ln70_59_fu_1425_p1));

assign add_ln813_75_fu_1574_p2 = ($signed(sext_ln813_56_fu_1571_p1) + $signed(sext_ln813_55_fu_1568_p1));

assign add_ln813_76_fu_1499_p2 = ($signed(sext_ln70_56_fu_1305_p1) + $signed(sext_ln70_57_fu_1345_p1));

assign add_ln813_77_fu_1505_p2 = ($signed(sext_ln70_55_fu_1265_p1) + $signed(sext_ln70_fu_873_p1));

assign add_ln813_78_fu_1590_p2 = ($signed(sext_ln813_59_fu_1587_p1) + $signed(sext_ln70_54_fu_1520_p1));

assign add_ln813_79_fu_1600_p2 = ($signed(sext_ln813_60_fu_1596_p1) + $signed(sext_ln813_58_fu_1584_p1));

assign add_ln813_80_fu_1610_p2 = ($signed(sext_ln813_61_fu_1606_p1) + $signed(sext_ln813_57_fu_1580_p1));

assign add_ln813_81_fu_1622_p2 = ($signed(sext_ln813_62_fu_1619_p1) + $signed(sext_ln813_54_fu_1616_p1));

assign add_ln813_fu_1523_p2 = ($signed(sext_ln70_47_fu_1517_p1) + $signed(12'd3072));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_208 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_p_read1026_phi_reg_759 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1127_phi_reg_772 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read117_phi_reg_642 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1228_phi_reg_785 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1329_phi_reg_798 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1430_phi_reg_811 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1531_phi_reg_824 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read16_phi_reg_629 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read218_phi_reg_655 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read319_phi_reg_668 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read420_phi_reg_681 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read521_phi_reg_694 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read622_phi_reg_707 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read723_phi_reg_720 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read824_phi_reg_733 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read925_phi_reg_746 = 'bx;

assign i_part_fu_1511_p2 = (ap_phi_mux_i_part_21_phi_fu_618_p6 ^ 1'd1);

assign r_V_115_fu_897_p2 = (16'd0 - zext_ln1273_52_fu_893_p1);

assign r_V_116_fu_937_p2 = (16'd0 - zext_ln1273_53_fu_933_p1);

assign r_V_117_fu_973_p2 = (16'd0 - zext_ln1273_54_fu_969_p1);

assign r_V_118_fu_1013_p2 = (16'd0 - zext_ln1273_55_fu_1009_p1);

assign r_V_119_fu_1053_p2 = (16'd0 - zext_ln1273_56_fu_1049_p1);

assign r_V_120_fu_1093_p2 = (16'd0 - zext_ln1273_57_fu_1089_p1);

assign r_V_121_fu_1133_p2 = (16'd0 - zext_ln1273_58_fu_1129_p1);

assign r_V_122_fu_1173_p2 = (16'd0 - zext_ln1273_59_fu_1169_p1);

assign r_V_123_fu_1213_p2 = (16'd0 - zext_ln1273_60_fu_1209_p1);

assign r_V_124_fu_1249_p2 = (16'd0 - zext_ln1273_61_fu_1245_p1);

assign r_V_125_fu_1289_p2 = (16'd0 - zext_ln1273_62_fu_1285_p1);

assign r_V_126_fu_1329_p2 = (16'd0 - zext_ln1273_63_fu_1325_p1);

assign r_V_127_fu_1369_p2 = (16'd0 - zext_ln1273_64_fu_1365_p1);

assign r_V_128_fu_1409_p2 = (16'd0 - zext_ln1273_65_fu_1405_p1);

assign r_V_129_fu_1449_p2 = (16'd0 - zext_ln1273_66_fu_1445_p1);

assign r_V_fu_857_p2 = (16'd0 - zext_ln1273_fu_853_p1);

assign res_0 = add_ln813_81_fu_1622_p2;

assign res_1 = add_ln813_81_fu_1622_p2;

assign res_10 = add_ln813_81_fu_1622_p2;

assign res_11 = add_ln813_81_fu_1622_p2;

assign res_12 = add_ln813_81_fu_1622_p2;

assign res_13 = add_ln813_81_fu_1622_p2;

assign res_14 = add_ln813_81_fu_1622_p2;

assign res_15 = add_ln813_81_fu_1622_p2;

assign res_16 = add_ln813_81_fu_1622_p2;

assign res_17 = add_ln813_81_fu_1622_p2;

assign res_18 = add_ln813_81_fu_1622_p2;

assign res_19 = add_ln813_81_fu_1622_p2;

assign res_2 = add_ln813_81_fu_1622_p2;

assign res_20 = add_ln813_81_fu_1622_p2;

assign res_21 = add_ln813_81_fu_1622_p2;

assign res_22 = add_ln813_81_fu_1622_p2;

assign res_23 = add_ln813_81_fu_1622_p2;

assign res_3 = add_ln813_81_fu_1622_p2;

assign res_4 = add_ln813_81_fu_1622_p2;

assign res_5 = add_ln813_81_fu_1622_p2;

assign res_6 = add_ln813_81_fu_1622_p2;

assign res_7 = add_ln813_81_fu_1622_p2;

assign res_8 = add_ln813_81_fu_1622_p2;

assign res_9 = add_ln813_81_fu_1622_p2;

assign select_ln105_10_fu_1229_p3 = ((ap_phi_mux_i_part_21_phi_fu_618_p6[0:0] == 1'b1) ? ap_phi_mux_p_read1026_phi_phi_fu_763_p4 : ap_phi_mux_p_read218_phi_phi_fu_659_p4);

assign select_ln105_11_fu_1269_p3 = ((ap_phi_mux_i_part_21_phi_fu_618_p6[0:0] == 1'b1) ? ap_phi_mux_p_read1127_phi_phi_fu_776_p4 : ap_phi_mux_p_read319_phi_phi_fu_672_p4);

assign select_ln105_12_fu_1309_p3 = ((ap_phi_mux_i_part_21_phi_fu_618_p6[0:0] == 1'b1) ? ap_phi_mux_p_read1228_phi_phi_fu_789_p4 : ap_phi_mux_p_read420_phi_phi_fu_685_p4);

assign select_ln105_13_fu_1349_p3 = ((ap_phi_mux_i_part_21_phi_fu_618_p6[0:0] == 1'b1) ? ap_phi_mux_p_read1329_phi_phi_fu_802_p4 : ap_phi_mux_p_read521_phi_phi_fu_698_p4);

assign select_ln105_14_fu_1389_p3 = ((ap_phi_mux_i_part_21_phi_fu_618_p6[0:0] == 1'b1) ? ap_phi_mux_p_read1430_phi_phi_fu_815_p4 : ap_phi_mux_p_read622_phi_phi_fu_711_p4);

assign select_ln105_15_fu_1429_p3 = ((ap_phi_mux_i_part_21_phi_fu_618_p6[0:0] == 1'b1) ? ap_phi_mux_p_read1531_phi_phi_fu_828_p4 : ap_phi_mux_p_read723_phi_phi_fu_724_p4);

assign select_ln105_1_fu_877_p3 = ((ap_phi_mux_i_part_21_phi_fu_618_p6[0:0] == 1'b1) ? ap_phi_mux_p_read117_phi_phi_fu_646_p4 : 10'd0);

assign select_ln105_2_fu_917_p3 = ((ap_phi_mux_i_part_21_phi_fu_618_p6[0:0] == 1'b1) ? ap_phi_mux_p_read218_phi_phi_fu_659_p4 : 10'd0);

assign select_ln105_3_fu_953_p3 = ((ap_phi_mux_i_part_21_phi_fu_618_p6[0:0] == 1'b1) ? ap_phi_mux_p_read319_phi_phi_fu_672_p4 : 10'd0);

assign select_ln105_4_fu_993_p3 = ((ap_phi_mux_i_part_21_phi_fu_618_p6[0:0] == 1'b1) ? ap_phi_mux_p_read420_phi_phi_fu_685_p4 : 10'd0);

assign select_ln105_5_fu_1033_p3 = ((ap_phi_mux_i_part_21_phi_fu_618_p6[0:0] == 1'b1) ? ap_phi_mux_p_read521_phi_phi_fu_698_p4 : 10'd0);

assign select_ln105_6_fu_1073_p3 = ((ap_phi_mux_i_part_21_phi_fu_618_p6[0:0] == 1'b1) ? ap_phi_mux_p_read622_phi_phi_fu_711_p4 : 10'd0);

assign select_ln105_7_fu_1113_p3 = ((ap_phi_mux_i_part_21_phi_fu_618_p6[0:0] == 1'b1) ? ap_phi_mux_p_read723_phi_phi_fu_724_p4 : 10'd0);

assign select_ln105_8_fu_1153_p3 = ((ap_phi_mux_i_part_21_phi_fu_618_p6[0:0] == 1'b1) ? ap_phi_mux_p_read824_phi_phi_fu_737_p4 : ap_phi_mux_p_read16_phi_phi_fu_633_p4);

assign select_ln105_9_fu_1193_p3 = ((ap_phi_mux_i_part_21_phi_fu_618_p6[0:0] == 1'b1) ? ap_phi_mux_p_read925_phi_phi_fu_750_p4 : ap_phi_mux_p_read117_phi_phi_fu_646_p4);

assign select_ln105_fu_837_p3 = ((ap_phi_mux_i_part_21_phi_fu_618_p6[0:0] == 1'b1) ? ap_phi_mux_p_read16_phi_phi_fu_633_p4 : 10'd0);

assign sext_ln70_46_fu_913_p1 = $signed(trunc_ln818_s_fu_903_p4);

assign sext_ln70_47_fu_1517_p1 = $signed(trunc_ln818_73_reg_1654);

assign sext_ln70_48_fu_989_p1 = $signed(trunc_ln818_74_fu_979_p4);

assign sext_ln70_49_fu_1029_p1 = $signed(trunc_ln818_75_fu_1019_p4);

assign sext_ln70_50_fu_1069_p1 = $signed(trunc_ln818_76_fu_1059_p4);

assign sext_ln70_51_fu_1109_p1 = $signed(trunc_ln818_77_fu_1099_p4);

assign sext_ln70_52_fu_1149_p1 = $signed(trunc_ln818_78_fu_1139_p4);

assign sext_ln70_53_fu_1189_p1 = $signed(trunc_ln818_79_fu_1179_p4);

assign sext_ln70_54_fu_1520_p1 = $signed(trunc_ln818_80_reg_1659);

assign sext_ln70_55_fu_1265_p1 = $signed(trunc_ln818_81_fu_1255_p4);

assign sext_ln70_56_fu_1305_p1 = $signed(trunc_ln818_82_fu_1295_p4);

assign sext_ln70_57_fu_1345_p1 = $signed(trunc_ln818_83_fu_1335_p4);

assign sext_ln70_58_fu_1385_p1 = $signed(trunc_ln818_84_fu_1375_p4);

assign sext_ln70_59_fu_1425_p1 = $signed(trunc_ln818_85_fu_1415_p4);

assign sext_ln70_fu_873_p1 = $signed(trunc_ln_fu_863_p4);

assign sext_ln813_48_fu_1529_p1 = $signed(add_ln813_fu_1523_p2);

assign sext_ln813_49_fu_1533_p1 = $signed(add_ln813_67_reg_1664);

assign sext_ln813_50_fu_1542_p1 = $signed(add_ln813_68_fu_1536_p2);

assign sext_ln813_51_fu_1546_p1 = $signed(add_ln813_69_reg_1669);

assign sext_ln813_52_fu_1549_p1 = $signed(add_ln813_70_reg_1674);

assign sext_ln813_53_fu_1558_p1 = $signed(add_ln813_71_fu_1552_p2);

assign sext_ln813_54_fu_1616_p1 = $signed(add_ln813_72_reg_1704);

assign sext_ln813_55_fu_1568_p1 = $signed(add_ln813_73_reg_1679);

assign sext_ln813_56_fu_1571_p1 = $signed(add_ln813_74_reg_1684);

assign sext_ln813_57_fu_1580_p1 = $signed(add_ln813_75_fu_1574_p2);

assign sext_ln813_58_fu_1584_p1 = $signed(add_ln813_76_reg_1689);

assign sext_ln813_59_fu_1587_p1 = $signed(add_ln813_77_reg_1694);

assign sext_ln813_60_fu_1596_p1 = $signed(add_ln813_78_fu_1590_p2);

assign sext_ln813_61_fu_1606_p1 = $signed(add_ln813_79_fu_1600_p2);

assign sext_ln813_62_fu_1619_p1 = $signed(add_ln813_80_reg_1709);

assign sext_ln813_fu_1465_p1 = $signed(trunc_ln818_86_fu_1455_p4);

assign shl_ln1273_43_fu_925_p3 = {{select_ln105_2_fu_917_p3}, {5'd0}};

assign shl_ln1273_44_fu_961_p3 = {{select_ln105_3_fu_953_p3}, {5'd0}};

assign shl_ln1273_45_fu_1001_p3 = {{select_ln105_4_fu_993_p3}, {5'd0}};

assign shl_ln1273_46_fu_1041_p3 = {{select_ln105_5_fu_1033_p3}, {5'd0}};

assign shl_ln1273_47_fu_1081_p3 = {{select_ln105_6_fu_1073_p3}, {5'd0}};

assign shl_ln1273_48_fu_1121_p3 = {{select_ln105_7_fu_1113_p3}, {5'd0}};

assign shl_ln1273_49_fu_1161_p3 = {{select_ln105_8_fu_1153_p3}, {5'd0}};

assign shl_ln1273_50_fu_1201_p3 = {{select_ln105_9_fu_1193_p3}, {5'd0}};

assign shl_ln1273_51_fu_1237_p3 = {{select_ln105_10_fu_1229_p3}, {5'd0}};

assign shl_ln1273_52_fu_1277_p3 = {{select_ln105_11_fu_1269_p3}, {5'd0}};

assign shl_ln1273_53_fu_1317_p3 = {{select_ln105_12_fu_1309_p3}, {5'd0}};

assign shl_ln1273_54_fu_1357_p3 = {{select_ln105_13_fu_1349_p3}, {5'd0}};

assign shl_ln1273_55_fu_1397_p3 = {{select_ln105_14_fu_1389_p3}, {5'd0}};

assign shl_ln1273_56_fu_1437_p3 = {{select_ln105_15_fu_1429_p3}, {5'd0}};

assign shl_ln1273_s_fu_885_p3 = {{select_ln105_1_fu_877_p3}, {5'd0}};

assign shl_ln_fu_845_p3 = {{select_ln105_fu_837_p3}, {5'd0}};

assign trunc_ln818_74_fu_979_p4 = {{r_V_117_fu_973_p2[15:5]}};

assign trunc_ln818_75_fu_1019_p4 = {{r_V_118_fu_1013_p2[15:5]}};

assign trunc_ln818_76_fu_1059_p4 = {{r_V_119_fu_1053_p2[15:5]}};

assign trunc_ln818_77_fu_1099_p4 = {{r_V_120_fu_1093_p2[15:5]}};

assign trunc_ln818_78_fu_1139_p4 = {{r_V_121_fu_1133_p2[15:5]}};

assign trunc_ln818_79_fu_1179_p4 = {{r_V_122_fu_1173_p2[15:5]}};

assign trunc_ln818_81_fu_1255_p4 = {{r_V_124_fu_1249_p2[15:5]}};

assign trunc_ln818_82_fu_1295_p4 = {{r_V_125_fu_1289_p2[15:5]}};

assign trunc_ln818_83_fu_1335_p4 = {{r_V_126_fu_1329_p2[15:5]}};

assign trunc_ln818_84_fu_1375_p4 = {{r_V_127_fu_1369_p2[15:5]}};

assign trunc_ln818_85_fu_1415_p4 = {{r_V_128_fu_1409_p2[15:5]}};

assign trunc_ln818_86_fu_1455_p4 = {{r_V_129_fu_1449_p2[15:5]}};

assign trunc_ln818_s_fu_903_p4 = {{r_V_115_fu_897_p2[15:5]}};

assign trunc_ln_fu_863_p4 = {{r_V_fu_857_p2[15:5]}};

assign zext_ln1273_52_fu_893_p1 = shl_ln1273_s_fu_885_p3;

assign zext_ln1273_53_fu_933_p1 = shl_ln1273_43_fu_925_p3;

assign zext_ln1273_54_fu_969_p1 = shl_ln1273_44_fu_961_p3;

assign zext_ln1273_55_fu_1009_p1 = shl_ln1273_45_fu_1001_p3;

assign zext_ln1273_56_fu_1049_p1 = shl_ln1273_46_fu_1041_p3;

assign zext_ln1273_57_fu_1089_p1 = shl_ln1273_47_fu_1081_p3;

assign zext_ln1273_58_fu_1129_p1 = shl_ln1273_48_fu_1121_p3;

assign zext_ln1273_59_fu_1169_p1 = shl_ln1273_49_fu_1161_p3;

assign zext_ln1273_60_fu_1209_p1 = shl_ln1273_50_fu_1201_p3;

assign zext_ln1273_61_fu_1245_p1 = shl_ln1273_51_fu_1237_p3;

assign zext_ln1273_62_fu_1285_p1 = shl_ln1273_52_fu_1277_p3;

assign zext_ln1273_63_fu_1325_p1 = shl_ln1273_53_fu_1317_p3;

assign zext_ln1273_64_fu_1365_p1 = shl_ln1273_54_fu_1357_p3;

assign zext_ln1273_65_fu_1405_p1 = shl_ln1273_55_fu_1397_p3;

assign zext_ln1273_66_fu_1445_p1 = shl_ln1273_56_fu_1437_p3;

assign zext_ln1273_fu_853_p1 = shl_ln_fu_845_p3;

endmodule //alveo_hls4ml_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s
