TimeQuest Timing Analyzer report for VGA
Thu Jul 26 23:11:34 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 28. Slow 1200mV 0C Model Setup: 'clk'
 29. Slow 1200mV 0C Model Hold: 'clk'
 30. Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 42. Fast 1200mV 0C Model Setup: 'clk'
 43. Fast 1200mV 0C Model Hold: 'clk'
 44. Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Signal Integrity Metrics (Slow 1200mv 0c Model)
 56. Signal Integrity Metrics (Slow 1200mv 85c Model)
 57. Signal Integrity Metrics (Fast 1200mv 0c Model)
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; VGA                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE10F17C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; Clock Name                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; clk                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                 ;
; divisor_clock:divisor_clock|clk_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clock:divisor_clock|clk_out } ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                 ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                                          ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; 317.56 MHz ; 317.56 MHz      ; divisor_clock:divisor_clock|clk_out ;                                                               ;
; 719.42 MHz ; 250.0 MHz       ; clk                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -2.149 ; -38.317       ;
; clk                                 ; -0.390 ; -0.390        ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                          ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; clk                                 ; 0.102 ; 0.000         ;
; divisor_clock:divisor_clock|clk_out ; 0.453 ; 0.000         ;
+-------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -3.000 ; -5.974        ;
; divisor_clock:divisor_clock|clk_out ; -1.487 ; -37.175       ;
+-------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.149 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.069      ;
; -2.149 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.069      ;
; -2.149 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.069      ;
; -2.149 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.069      ;
; -2.149 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.069      ;
; -2.149 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.069      ;
; -2.149 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.069      ;
; -2.149 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.069      ;
; -2.040 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.960      ;
; -2.040 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.960      ;
; -2.040 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.960      ;
; -2.040 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.960      ;
; -2.040 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.960      ;
; -2.040 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.960      ;
; -2.040 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.960      ;
; -2.040 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.960      ;
; -2.001 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.921      ;
; -2.001 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.921      ;
; -2.001 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.921      ;
; -2.001 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.921      ;
; -2.001 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.921      ;
; -2.001 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.921      ;
; -2.001 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.921      ;
; -2.001 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.921      ;
; -1.992 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.912      ;
; -1.992 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.912      ;
; -1.992 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.912      ;
; -1.992 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.912      ;
; -1.992 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.912      ;
; -1.992 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.912      ;
; -1.992 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.912      ;
; -1.992 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.912      ;
; -1.958 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.878      ;
; -1.946 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.371      ;
; -1.946 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.371      ;
; -1.946 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.371      ;
; -1.946 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.371      ;
; -1.946 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.371      ;
; -1.946 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.371      ;
; -1.946 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.371      ;
; -1.946 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.371      ;
; -1.944 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.369      ;
; -1.944 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.369      ;
; -1.944 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.369      ;
; -1.944 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.369      ;
; -1.944 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.369      ;
; -1.944 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.369      ;
; -1.944 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.369      ;
; -1.944 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.369      ;
; -1.866 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.786      ;
; -1.862 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.782      ;
; -1.862 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.782      ;
; -1.862 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.782      ;
; -1.862 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.782      ;
; -1.862 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.782      ;
; -1.862 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.782      ;
; -1.862 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.782      ;
; -1.862 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.782      ;
; -1.855 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.775      ;
; -1.854 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.773      ;
; -1.796 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.716      ;
; -1.796 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.716      ;
; -1.796 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.716      ;
; -1.796 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.716      ;
; -1.796 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.716      ;
; -1.796 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.716      ;
; -1.796 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.716      ;
; -1.796 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.716      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.708      ;
; -1.779 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.699      ;
; -1.759 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.184      ;
; -1.758 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.678      ;
; -1.752 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.177      ;
; -1.733 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.652      ;
; -1.720 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.393      ; 3.114      ;
; -1.706 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.625      ;
; -1.703 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.623      ;
; -1.703 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.623      ;
; -1.703 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.623      ;
; -1.703 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.623      ;
; -1.703 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.623      ;
; -1.703 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.623      ;
; -1.703 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.623      ;
; -1.703 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.623      ;
; -1.697 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.616      ;
; -1.658 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.578      ;
; -1.658 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.578      ;
; -1.658 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.578      ;
; -1.658 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.578      ;
; -1.658 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.578      ;
; -1.658 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.578      ;
; -1.658 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.578      ;
; -1.658 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.578      ;
; -1.658 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.578      ;
; -1.653 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.573      ;
; -1.651 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.577     ; 2.075      ;
; -1.637 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.577     ; 2.061      ;
; -1.602 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.522      ;
; -1.591 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[9] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.393      ; 2.985      ;
; -1.590 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.393      ; 2.984      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.390 ; divisor_clock:divisor_clock|contador ; divisor_clock:divisor_clock|clk_out  ; clk                                 ; clk         ; 1.000        ; -0.081     ; 1.310      ;
; 0.038  ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 2.535      ; 3.249      ;
; 0.062  ; divisor_clock:divisor_clock|contador ; divisor_clock:divisor_clock|contador ; clk                                 ; clk         ; 1.000        ; -0.081     ; 0.858      ;
; 0.373  ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 2.535      ; 3.414      ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.102 ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 2.631      ; 3.236      ;
; 0.463 ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 2.631      ; 3.097      ;
; 0.465 ; divisor_clock:divisor_clock|contador ; divisor_clock:divisor_clock|contador ; clk                                 ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.864 ; divisor_clock:divisor_clock|contador ; divisor_clock:divisor_clock|clk_out  ; clk                                 ; clk         ; 0.000        ; 0.081      ; 1.157      ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                          ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.453 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 0.746      ;
; 0.492 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 0.785      ;
; 0.725 ; hvsync_generator:hvsync|CounterX[7]   ; pixel[1]~reg0                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.019      ;
; 0.737 ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.031      ;
; 0.744 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.040      ;
; 0.747 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.042      ;
; 0.754 ; hvsync_generator:hvsync|CounterX[6]   ; pixel[0]~reg0                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.048      ;
; 0.766 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.059      ;
; 0.772 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.066      ;
; 0.793 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.087      ;
; 0.796 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.090      ;
; 0.903 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.197      ;
; 0.994 ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.288      ;
; 0.995 ; hvsync_generator:hvsync|inDisplayArea ; pixel[0]~reg0                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.289      ;
; 1.018 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.393     ; 0.837      ;
; 1.049 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.343      ;
; 1.053 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.577      ; 1.842      ;
; 1.057 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.102      ; 1.371      ;
; 1.071 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.577      ; 1.860      ;
; 1.085 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|vga_HS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.379      ;
; 1.099 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.393      ;
; 1.099 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.393      ;
; 1.101 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.394      ;
; 1.107 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.401      ;
; 1.108 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.402      ;
; 1.108 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.403      ;
; 1.116 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.412      ;
; 1.119 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.412      ;
; 1.142 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.436      ;
; 1.157 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.451      ;
; 1.177 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.102      ; 1.491      ;
; 1.187 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.577      ; 1.976      ;
; 1.216 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.577      ; 2.005      ;
; 1.230 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.524      ;
; 1.230 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.523      ;
; 1.232 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|vga_VS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.525      ;
; 1.239 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.533      ;
; 1.239 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.533      ;
; 1.241 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|vga_VS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.534      ;
; 1.241 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.534      ;
; 1.241 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.534      ;
; 1.248 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.542      ;
; 1.250 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.543      ;
; 1.250 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.543      ;
; 1.254 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|inDisplayArea ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.547      ;
; 1.256 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.550      ;
; 1.257 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.551      ;
; 1.257 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.551      ;
; 1.259 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.552      ;
; 1.273 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.567      ;
; 1.280 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.393     ; 1.099      ;
; 1.284 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.577      ; 2.073      ;
; 1.301 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.577      ; 2.090      ;
; 1.315 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.608      ;
; 1.322 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[0]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.616      ;
; 1.335 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.577      ; 2.124      ;
; 1.357 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|vga_HS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.651      ;
; 1.357 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.577      ; 2.146      ;
; 1.359 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.577      ; 2.148      ;
; 1.360 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.576      ; 2.148      ;
; 1.370 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.664      ;
; 1.372 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.665      ;
; 1.372 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.665      ;
; 1.379 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.673      ;
; 1.381 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.674      ;
; 1.382 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|vga_VS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.675      ;
; 1.385 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|vga_VS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.678      ;
; 1.387 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.681      ;
; 1.388 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.681      ;
; 1.389 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.682      ;
; 1.390 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.683      ;
; 1.395 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.577      ; 2.184      ;
; 1.397 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.691      ;
; 1.397 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.690      ;
; 1.398 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.393     ; 1.217      ;
; 1.398 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|inDisplayArea ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.691      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|contador ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|contador ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out  ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|contador ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk            ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|contador|clk           ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                          ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]            ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                          ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]            ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk              ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                          ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk            ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|contador|clk           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                          ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]    ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]    ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                          ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                          ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                          ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS         ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS         ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS         ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS         ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                          ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                          ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                          ;
; 0.325  ; 0.513        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]    ;
; 0.325  ; 0.513        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]    ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[0]|clk                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[1]|clk                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[2]|clk                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[3]|clk                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[4]|clk                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[5]|clk                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[6]|clk                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[7]|clk                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[0]|clk                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[1]|clk                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[2]|clk                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[3]|clk                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[4]|clk                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[5]|clk                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[6]|clk                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[7]|clk                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[8]|clk                 ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|inDisplayArea|clk               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|vga_HS|clk                      ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|vga_VS|clk                      ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0|clk                      ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0|clk                      ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0|clk                      ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; divisor_clock|clk_out~clkctrl|inclk[0] ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; divisor_clock|clk_out~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.691 ; 6.728 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 8.397 ; 8.387 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 6.890 ; 6.771 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 8.397 ; 8.387 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.979 ; 6.858 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.709 ; 6.742 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.431 ; 6.468 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 6.625 ; 6.509 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 6.625 ; 6.509 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 8.123 ; 8.116 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.710 ; 6.592 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.448 ; 6.480 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                  ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                                          ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; 342.7 MHz  ; 342.7 MHz       ; divisor_clock:divisor_clock|clk_out ;                                                               ;
; 781.25 MHz ; 250.0 MHz       ; clk                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -1.918 ; -33.233       ;
; clk                                 ; -0.280 ; -0.280        ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; clk                                 ; 0.183 ; 0.000         ;
; divisor_clock:divisor_clock|clk_out ; 0.401 ; 0.000         ;
+-------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -3.000 ; -5.974        ;
; divisor_clock:divisor_clock|clk_out ; -1.487 ; -37.175       ;
+-------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.918 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.847      ;
; -1.918 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.847      ;
; -1.918 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.847      ;
; -1.918 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.847      ;
; -1.918 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.847      ;
; -1.918 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.847      ;
; -1.918 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.847      ;
; -1.918 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.847      ;
; -1.831 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.760      ;
; -1.831 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.760      ;
; -1.831 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.760      ;
; -1.831 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.760      ;
; -1.831 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.760      ;
; -1.831 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.760      ;
; -1.831 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.760      ;
; -1.831 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.760      ;
; -1.781 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.710      ;
; -1.781 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.710      ;
; -1.781 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.710      ;
; -1.781 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.710      ;
; -1.781 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.710      ;
; -1.781 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.710      ;
; -1.781 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.710      ;
; -1.781 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.710      ;
; -1.774 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.703      ;
; -1.774 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.703      ;
; -1.774 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.703      ;
; -1.774 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.703      ;
; -1.774 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.703      ;
; -1.774 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.703      ;
; -1.774 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.703      ;
; -1.774 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.703      ;
; -1.760 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.225      ;
; -1.760 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.225      ;
; -1.760 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.225      ;
; -1.760 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.225      ;
; -1.760 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.225      ;
; -1.760 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.225      ;
; -1.760 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.225      ;
; -1.760 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.225      ;
; -1.727 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.192      ;
; -1.727 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.192      ;
; -1.727 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.192      ;
; -1.727 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.192      ;
; -1.727 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.192      ;
; -1.727 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.192      ;
; -1.727 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.192      ;
; -1.727 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.192      ;
; -1.724 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.653      ;
; -1.643 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.572      ;
; -1.643 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.572      ;
; -1.643 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.572      ;
; -1.643 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.572      ;
; -1.643 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.572      ;
; -1.643 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.572      ;
; -1.643 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.572      ;
; -1.643 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.572      ;
; -1.641 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.570      ;
; -1.629 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.558      ;
; -1.625 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.554      ;
; -1.610 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.539      ;
; -1.610 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.539      ;
; -1.610 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.539      ;
; -1.610 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.539      ;
; -1.610 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.539      ;
; -1.610 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.539      ;
; -1.610 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.539      ;
; -1.610 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.539      ;
; -1.575 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.504      ;
; -1.575 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.504      ;
; -1.568 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.497      ;
; -1.554 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.019      ;
; -1.525 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.454      ;
; -1.521 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 1.986      ;
; -1.521 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.450      ;
; -1.518 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.447      ;
; -1.504 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 1.969      ;
; -1.498 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.372      ; 2.872      ;
; -1.494 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.423      ;
; -1.494 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.423      ;
; -1.494 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.423      ;
; -1.494 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.423      ;
; -1.494 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.423      ;
; -1.494 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.423      ;
; -1.494 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.423      ;
; -1.494 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.423      ;
; -1.481 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.410      ;
; -1.481 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.410      ;
; -1.481 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.410      ;
; -1.481 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.410      ;
; -1.481 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.410      ;
; -1.481 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.410      ;
; -1.481 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.410      ;
; -1.481 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.410      ;
; -1.471 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 1.936      ;
; -1.457 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.386      ;
; -1.444 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.372      ; 2.818      ;
; -1.440 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.369      ;
; -1.414 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.343      ;
; -1.394 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.372      ; 2.768      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                 ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.280 ; divisor_clock:divisor_clock|contador ; divisor_clock:divisor_clock|clk_out  ; clk                                 ; clk         ; 1.000        ; -0.073     ; 1.209      ;
; 0.132  ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 2.333      ; 2.933      ;
; 0.159  ; divisor_clock:divisor_clock|contador ; divisor_clock:divisor_clock|contador ; clk                                 ; clk         ; 1.000        ; -0.073     ; 0.770      ;
; 0.304  ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 2.333      ; 3.261      ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                 ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.183 ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 2.419      ; 3.067      ;
; 0.405 ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 2.419      ; 2.789      ;
; 0.416 ; divisor_clock:divisor_clock|contador ; divisor_clock:divisor_clock|contador ; clk                                 ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.790 ; divisor_clock:divisor_clock|contador ; divisor_clock:divisor_clock|clk_out  ; clk                                 ; clk         ; 0.000        ; 0.073      ; 1.058      ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                           ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.401 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.669      ;
; 0.456 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.724      ;
; 0.646 ; hvsync_generator:hvsync|CounterX[7]   ; pixel[1]~reg0                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.914      ;
; 0.652 ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.920      ;
; 0.669 ; hvsync_generator:hvsync|CounterX[6]   ; pixel[0]~reg0                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.937      ;
; 0.691 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.963      ;
; 0.697 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.966      ;
; 0.716 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.984      ;
; 0.718 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.986      ;
; 0.719 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.987      ;
; 0.736 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.004      ;
; 0.739 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.007      ;
; 0.836 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.104      ;
; 0.880 ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.148      ;
; 0.881 ; hvsync_generator:hvsync|inDisplayArea ; pixel[0]~reg0                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.149      ;
; 0.936 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.204      ;
; 0.948 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.372     ; 0.771      ;
; 0.952 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.537      ; 1.684      ;
; 0.967 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.537      ; 1.699      ;
; 0.968 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.255      ;
; 0.984 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|vga_HS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.252      ;
; 1.013 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.281      ;
; 1.014 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.282      ;
; 1.014 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.282      ;
; 1.014 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.284      ;
; 1.016 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.284      ;
; 1.016 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.285      ;
; 1.019 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.287      ;
; 1.019 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.287      ;
; 1.019 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.287      ;
; 1.029 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.300      ;
; 1.053 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.321      ;
; 1.058 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.326      ;
; 1.069 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.537      ; 1.801      ;
; 1.078 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.537      ; 1.810      ;
; 1.089 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.376      ;
; 1.108 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.376      ;
; 1.109 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.377      ;
; 1.115 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.383      ;
; 1.116 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.384      ;
; 1.123 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|vga_VS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.391      ;
; 1.129 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|inDisplayArea ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.397      ;
; 1.135 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.403      ;
; 1.136 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.404      ;
; 1.137 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.406      ;
; 1.138 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.406      ;
; 1.139 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.407      ;
; 1.141 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.409      ;
; 1.141 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.409      ;
; 1.141 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.409      ;
; 1.144 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|vga_VS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.412      ;
; 1.151 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.419      ;
; 1.151 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.420      ;
; 1.153 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.421      ;
; 1.154 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.422      ;
; 1.157 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.537      ; 1.889      ;
; 1.160 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.428      ;
; 1.167 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.537      ; 1.899      ;
; 1.194 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.372     ; 1.017      ;
; 1.204 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.537      ; 1.936      ;
; 1.211 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.537      ; 1.943      ;
; 1.223 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.537      ; 1.955      ;
; 1.224 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[0]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.492      ;
; 1.233 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.501      ;
; 1.235 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|vga_HS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.503      ;
; 1.237 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.505      ;
; 1.238 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.506      ;
; 1.238 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.506      ;
; 1.241 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.537      ; 1.973      ;
; 1.256 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.524      ;
; 1.257 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.525      ;
; 1.258 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.526      ;
; 1.258 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.526      ;
; 1.260 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.528      ;
; 1.261 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.529      ;
; 1.263 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.531      ;
; 1.271 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.537      ; 2.003      ;
; 1.273 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.537      ; 2.005      ;
; 1.273 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.541      ;
; 1.274 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.542      ;
; 1.275 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.543      ;
; 1.287 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.372     ; 1.110      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|contador ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|contador ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|contador ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk            ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|contador|clk           ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                          ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]            ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                          ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]            ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk              ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                          ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk            ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|contador|clk           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                          ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]    ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]    ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea  ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS         ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS         ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                          ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                          ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                          ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]    ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]    ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]    ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]    ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]    ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]    ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]    ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]    ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]    ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]    ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS         ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS         ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                          ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                          ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                          ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]    ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]    ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]    ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]    ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]    ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]    ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]    ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea  ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]    ;
; 0.372  ; 0.556        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]    ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[0]|clk                 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[1]|clk                 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[2]|clk                 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[3]|clk                 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[4]|clk                 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[5]|clk                 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[6]|clk                 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[7]|clk                 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[0]|clk                 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[1]|clk                 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[2]|clk                 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[3]|clk                 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[4]|clk                 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[5]|clk                 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[6]|clk                 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[7]|clk                 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[8]|clk                 ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|inDisplayArea|clk               ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|vga_HS|clk                      ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|vga_VS|clk                      ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0|clk                      ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0|clk                      ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0|clk                      ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; divisor_clock|clk_out~clkctrl|inclk[0] ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; divisor_clock|clk_out~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.012 ; 6.119 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.592 ; 7.473 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 6.272 ; 6.086 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.592 ; 7.473 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.353 ; 6.169 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.029 ; 6.126 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 5.759 ; 5.863 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 6.009 ; 5.829 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 6.009 ; 5.829 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.322 ; 7.210 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.086 ; 5.909 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 5.775 ; 5.870 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -0.348 ; -3.766        ;
; clk                                 ; 0.199  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -0.103 ; -0.103        ;
; divisor_clock:divisor_clock|clk_out ; 0.187  ; 0.000         ;
+-------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -3.000 ; -5.128        ;
; divisor_clock:divisor_clock|clk_out ; -1.000 ; -25.000       ;
+-------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.348 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.299      ;
; -0.348 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.299      ;
; -0.348 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.299      ;
; -0.348 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.299      ;
; -0.348 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.299      ;
; -0.348 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.299      ;
; -0.348 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.299      ;
; -0.348 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.299      ;
; -0.316 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.267      ;
; -0.316 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.267      ;
; -0.316 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.267      ;
; -0.316 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.267      ;
; -0.316 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.267      ;
; -0.316 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.267      ;
; -0.316 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.267      ;
; -0.316 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.267      ;
; -0.278 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.028      ;
; -0.278 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.028      ;
; -0.278 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.028      ;
; -0.278 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.028      ;
; -0.278 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.028      ;
; -0.278 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.028      ;
; -0.278 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.028      ;
; -0.278 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.028      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.027      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.027      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.027      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.027      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.027      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.027      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.027      ;
; -0.277 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.027      ;
; -0.256 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.207      ;
; -0.243 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.194      ;
; -0.242 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.193      ;
; -0.242 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.193      ;
; -0.242 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.193      ;
; -0.242 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.193      ;
; -0.242 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.193      ;
; -0.242 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.193      ;
; -0.242 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.193      ;
; -0.242 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.193      ;
; -0.236 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.187      ;
; -0.236 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.187      ;
; -0.236 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.187      ;
; -0.236 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.187      ;
; -0.236 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.187      ;
; -0.236 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.187      ;
; -0.236 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.187      ;
; -0.236 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.187      ;
; -0.214 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.165      ;
; -0.208 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.158      ;
; -0.206 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.157      ;
; -0.205 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 0.955      ;
; -0.204 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.155      ;
; -0.204 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.155      ;
; -0.204 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.155      ;
; -0.204 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.155      ;
; -0.204 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.155      ;
; -0.204 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.155      ;
; -0.204 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.155      ;
; -0.204 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.155      ;
; -0.204 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 0.954      ;
; -0.194 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.144      ;
; -0.156 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.238     ; 0.905      ;
; -0.155 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.238     ; 0.904      ;
; -0.151 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.102      ;
; -0.150 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterX[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.156      ; 1.293      ;
; -0.150 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.101      ;
; -0.145 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.096      ;
; -0.145 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.096      ;
; -0.145 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.096      ;
; -0.145 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.096      ;
; -0.145 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.096      ;
; -0.145 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.096      ;
; -0.145 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.096      ;
; -0.145 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.096      ;
; -0.142 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.156      ; 1.285      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.091      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.091      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.091      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.091      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[4] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.091      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[3] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.091      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[2] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.091      ;
; -0.140 ; hvsync_generator:hvsync|CounterX[4] ; hvsync_generator:hvsync|CounterY[1] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.091      ;
; -0.139 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterX[9] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.156      ; 1.282      ;
; -0.131 ; hvsync_generator:hvsync|CounterX[0] ; hvsync_generator:hvsync|CounterX[9] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.156      ; 1.274      ;
; -0.129 ; hvsync_generator:hvsync|CounterX[7] ; hvsync_generator:hvsync|CounterY[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.080      ;
; -0.117 ; hvsync_generator:hvsync|CounterX[6] ; hvsync_generator:hvsync|CounterX[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.068      ;
; -0.107 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterY[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.058      ;
; -0.104 ; hvsync_generator:hvsync|CounterX[9] ; hvsync_generator:hvsync|CounterX[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.045     ; 1.046      ;
; -0.103 ; hvsync_generator:hvsync|CounterX[8] ; hvsync_generator:hvsync|CounterX[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.045     ; 1.045      ;
; -0.102 ; hvsync_generator:hvsync|CounterX[2] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.052      ;
; -0.098 ; hvsync_generator:hvsync|CounterX[3] ; hvsync_generator:hvsync|CounterX[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.048      ;
; -0.091 ; hvsync_generator:hvsync|CounterX[5] ; hvsync_generator:hvsync|CounterX[9] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.156      ; 1.234      ;
; -0.089 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[8] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.040      ;
; -0.089 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[7] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.040      ;
; -0.089 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[6] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.040      ;
; -0.089 ; hvsync_generator:hvsync|CounterX[1] ; hvsync_generator:hvsync|CounterY[5] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.040      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.199 ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 1.158      ; 1.541      ;
; 0.403 ; divisor_clock:divisor_clock|contador ; divisor_clock:divisor_clock|clk_out  ; clk                                 ; clk         ; 1.000        ; -0.037     ; 0.547      ;
; 0.591 ; divisor_clock:divisor_clock|contador ; divisor_clock:divisor_clock|contador ; clk                                 ; clk         ; 1.000        ; -0.037     ; 0.359      ;
; 0.844 ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 1.158      ; 1.396      ;
+-------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                  ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.103 ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 1.203      ; 1.319      ;
; 0.193  ; divisor_clock:divisor_clock|contador ; divisor_clock:divisor_clock|contador ; clk                                 ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.348  ; divisor_clock:divisor_clock|contador ; divisor_clock:divisor_clock|clk_out  ; clk                                 ; clk         ; 0.000        ; 0.037      ; 0.469      ;
; 0.517  ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out  ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 1.203      ; 1.439      ;
+--------+--------------------------------------+--------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                           ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.187 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.307      ;
; 0.203 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.323      ;
; 0.279 ; hvsync_generator:hvsync|CounterX[7]   ; pixel[1]~reg0                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.400      ;
; 0.281 ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.402      ;
; 0.289 ; hvsync_generator:hvsync|CounterX[6]   ; pixel[0]~reg0                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.410      ;
; 0.297 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.420      ;
; 0.306 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.426      ;
; 0.310 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.431      ;
; 0.321 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.443      ;
; 0.372 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.493      ;
; 0.383 ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.504      ;
; 0.383 ; hvsync_generator:hvsync|inDisplayArea ; pixel[0]~reg0                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.504      ;
; 0.416 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.537      ;
; 0.418 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.547      ;
; 0.421 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.156     ; 0.349      ;
; 0.423 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.238      ; 0.745      ;
; 0.436 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.238      ; 0.758      ;
; 0.443 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|vga_HS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.564      ;
; 0.446 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.568      ;
; 0.457 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.582      ;
; 0.469 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.598      ;
; 0.471 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.592      ;
; 0.480 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.601      ;
; 0.490 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|inDisplayArea ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.610      ;
; 0.490 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.238      ; 0.812      ;
; 0.495 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|vga_VS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.615      ;
; 0.509 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.634      ;
; 0.519 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.156     ; 0.447      ;
; 0.524 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[3]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|vga_VS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[4]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[5]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.648      ;
; 0.530 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.238      ; 0.852      ;
; 0.532 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.238      ; 0.854      ;
; 0.534 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.655      ;
; 0.536 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[0]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.657      ;
; 0.542 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.156     ; 0.470      ;
; 0.544 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.237      ; 0.865      ;
; 0.545 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.238      ; 0.867      ;
; 0.546 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.238      ; 0.868      ;
; 0.550 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|inDisplayArea ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.670      ;
; 0.555 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|vga_VS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.675      ;
; 0.558 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|vga_VS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.678      ;
; 0.559 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.238      ; 0.881      ;
; 0.568 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|vga_HS        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.689      ;
; 0.576 ; hvsync_generator:hvsync|CounterX[8]   ; pixel[2]~reg0                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.156     ; 0.504      ;
; 0.576 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.697      ;
; 0.577 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.697      ;
; 0.577 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.697      ;
; 0.578 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.699      ;
; 0.580 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.700      ;
; 0.580 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.238      ; 0.902      ;
; 0.584 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[9]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.238      ; 0.906      ;
; 0.588 ; hvsync_generator:hvsync|CounterX[5]   ; hvsync_generator:hvsync|CounterX[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.708      ;
; 0.589 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[7]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.710      ;
; 0.590 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[8]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.710      ;
; 0.591 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[6]   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.711      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|contador ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|contador ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk            ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|contador|clk           ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                          ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]            ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                          ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out  ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|contador ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]            ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk              ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                          ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk            ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|contador|clk           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                         ;
; 0.240  ; 0.424        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]   ;
; 0.240  ; 0.424        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]   ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS        ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS        ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                         ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                         ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                         ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]   ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]   ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]   ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]   ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]   ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]   ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]   ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]   ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]   ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]   ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS        ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS        ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]   ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]   ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]   ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]   ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]   ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]   ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]   ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                         ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                         ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                         ;
; 0.355  ; 0.571        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]   ;
; 0.355  ; 0.571        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]   ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[8]|clk                ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[9]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[0]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[1]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[2]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[3]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[4]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[5]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[6]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterX[7]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[0]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[1]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[2]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[3]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[4]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[5]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[6]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[7]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|CounterY[8]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|inDisplayArea|clk              ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|vga_HS|clk                     ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync|vga_VS|clk                     ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0|clk                     ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0|clk                     ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0|clk                     ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.250 ; 3.163 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 4.130 ; 4.271 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.198 ; 3.256 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 4.130 ; 4.271 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.239 ; 3.306 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.255 ; 3.165 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.138 ; 3.054 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.083 ; 3.139 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.083 ; 3.139 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 4.015 ; 4.153 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.122 ; 3.186 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.143 ; 3.056 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+--------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                     ; -2.149  ; -0.103 ; N/A      ; N/A     ; -3.000              ;
;  clk                                 ; -0.390  ; -0.103 ; N/A      ; N/A     ; -3.000              ;
;  divisor_clock:divisor_clock|clk_out ; -2.149  ; 0.187  ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                      ; -38.707 ; -0.103 ; 0.0      ; 0.0     ; -43.149             ;
;  clk                                 ; -0.390  ; -0.103 ; N/A      ; N/A     ; -5.974              ;
;  divisor_clock:divisor_clock|clk_out ; -38.317 ; 0.000  ; N/A      ; N/A     ; -37.175             ;
+--------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.691 ; 6.728 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 8.397 ; 8.387 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 6.890 ; 6.771 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 8.397 ; 8.387 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.979 ; 6.858 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.709 ; 6.742 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.138 ; 3.054 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.083 ; 3.139 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.083 ; 3.139 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 4.015 ; 4.153 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.122 ; 3.186 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.143 ; 3.056 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pixel[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00257 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00257 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk                                 ; clk                                 ; 2        ; 0        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 262      ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk                                 ; clk                                 ; 2        ; 0        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 262      ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jul 26 23:11:31 2018
Info: Command: quartus_sta VGA -c VGA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor_clock:divisor_clock|clk_out divisor_clock:divisor_clock|clk_out
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.149             -38.317 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -0.390              -0.390 clk 
Info (332146): Worst-case hold slack is 0.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.102               0.000 clk 
    Info (332119):     0.453               0.000 divisor_clock:divisor_clock|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.974 clk 
    Info (332119):    -1.487             -37.175 divisor_clock:divisor_clock|clk_out 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.918
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.918             -33.233 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -0.280              -0.280 clk 
Info (332146): Worst-case hold slack is 0.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.183               0.000 clk 
    Info (332119):     0.401               0.000 divisor_clock:divisor_clock|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.974 clk 
    Info (332119):    -1.487             -37.175 divisor_clock:divisor_clock|clk_out 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.348
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.348              -3.766 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.199               0.000 clk 
Info (332146): Worst-case hold slack is -0.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.103              -0.103 clk 
    Info (332119):     0.187               0.000 divisor_clock:divisor_clock|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -5.128 clk 
    Info (332119):    -1.000             -25.000 divisor_clock:divisor_clock|clk_out 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 617 megabytes
    Info: Processing ended: Thu Jul 26 23:11:34 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


