Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov  3 15:21:35 2020
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_methodology -file pll_test_methodology_drc_routed.rpt -pb pll_test_methodology_drc_routed.pb -rpx pll_test_methodology_drc_routed.rpx
| Design       : pll_test
| Device       : xczu2cg-sfvc784-1-i
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+--------------------------------------------+------------+
| Rule    | Severity | Description                                | Violations |
+---------+----------+--------------------------------------------+------------+
| CLKC-56 | Advisory | MMCME4 with global clock driver has no LOC | 1          |
+---------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CLKC-56#1 Advisory
MMCME4 with global clock driver has no LOC  
The MMCME4_ADV cell clk_wiz_0_inst/inst/mmcme4_adv_inst CLKIN1 or CLKIN2 pin is driven by global Clock buffer(s) BUFG_inst and does not have a LOC constraint. It is recommended to LOC the MMCM and use the CLOCK_DEDICATED_ROUTE constraint on the net(s) driven by the global Clock buffer(s).
Related violations: <none>


