module SISO(clk,Do,Q3,rst);
input clk,Do,rst;
output Q3;
reg Q0,Q1,Q2,Q3;
always @ (posedge clk or rst)
begin 
if(rst)
begin
Q0<=0;
Q1<=0;
Q2<=0;
Q3<=0;
end
else
begin 
Q0<=0;
Q1<=Q0;
Q2<=Q1;
Q3<=Q2;
end
end
endmodule