

================================================================
== Vivado HLS Report for 'pynq_filters_convertToUnsigned'
================================================================
* Date:           Thu Nov 28 03:42:45 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.81|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  309121|  309121|  309121|  309121|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- L_row   |  309120|  309120|       644|          -|          -|   480|    no    |
        | + L_col  |     641|     641|         3|          1|          1|   640|    yes   |
        +----------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	6  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_7 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i10* %img_in0_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i10* %img_in0_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i10* %img_in0_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 1.57ns
:6  br label %1


 <State 2>: 3.40ns
ST_2: row [1/1] 0.00ns
:0  %row = phi i9 [ 0, %0 ], [ %row_1, %4 ]

ST_2: exitcond2 [1/1] 2.03ns
:1  %exitcond2 = icmp eq i9 %row, -32

ST_2: stg_16 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)

ST_2: row_1 [1/1] 1.84ns
:3  %row_1 = add i9 %row, 1

ST_2: stg_18 [1/1] 0.00ns
:4  br i1 %exitcond2, label %5, label %2

ST_2: stg_19 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1805) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1805)

ST_2: stg_21 [1/1] 1.57ns
:2  br label %3

ST_2: stg_22 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.07ns
ST_3: col [1/1] 0.00ns
:0  %col = phi i10 [ 0, %2 ], [ %col_1, %read.exit.i_ifconv ]

ST_3: exitcond [1/1] 2.07ns
:1  %exitcond = icmp eq i10 %col, -384

ST_3: stg_25 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

ST_3: col_1 [1/1] 1.84ns
:3  %col_1 = add i10 %col, 1

ST_3: stg_27 [1/1] 0.00ns
:4  br i1 %exitcond, label %4, label %read.exit.i_ifconv


 <State 4>: 7.81ns
ST_4: tmp_35 [1/1] 0.00ns
read.exit.i_ifconv:3  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1859)

ST_4: stg_29 [1/1] 0.00ns
read.exit.i_ifconv:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_V_1 [1/1] 4.38ns
read.exit.i_ifconv:5  %tmp_V_1 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %img_in0_data_stream_0_V_V)

ST_4: tmp_V_2 [1/1] 4.38ns
read.exit.i_ifconv:6  %tmp_V_2 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %img_in0_data_stream_1_V_V)

ST_4: tmp_V [1/1] 4.38ns
read.exit.i_ifconv:7  %tmp_V = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %img_in0_data_stream_2_V_V)

ST_4: empty [1/1] 0.00ns
read.exit.i_ifconv:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1859, i32 %tmp_35)

ST_4: tmp_s [1/1] 2.07ns
read.exit.i_ifconv:9  %tmp_s = icmp sgt i10 %tmp_V_1, 254

ST_4: tmp_42 [1/1] 0.00ns (grouped into LUT with out node tmp_21)
read.exit.i_ifconv:10  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_V_1, i32 9)

ST_4: tmp_43 [1/1] 0.00ns (grouped into LUT with out node tmp_21)
read.exit.i_ifconv:11  %tmp_43 = trunc i10 %tmp_V_1 to i8

ST_4: tmp_417_s [1/1] 0.00ns (grouped into LUT with out node tmp_21)
read.exit.i_ifconv:12  %tmp_417_s = select i1 %tmp_s, i8 -1, i8 0

ST_4: tmp_45 [1/1] 0.00ns (grouped into LUT with out node tmp_21)
read.exit.i_ifconv:13  %tmp_45 = or i1 %tmp_s, %tmp_42

ST_4: tmp_21 [1/1] 1.37ns (out node of the LUT)
read.exit.i_ifconv:14  %tmp_21 = select i1 %tmp_45, i8 %tmp_417_s, i8 %tmp_43

ST_4: tmp_36 [1/1] 2.07ns
read.exit.i_ifconv:15  %tmp_36 = icmp sgt i10 %tmp_V_2, 254

ST_4: tmp_46 [1/1] 0.00ns (grouped into LUT with out node tmp_22)
read.exit.i_ifconv:16  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_V_2, i32 9)

ST_4: tmp_47 [1/1] 0.00ns (grouped into LUT with out node tmp_22)
read.exit.i_ifconv:17  %tmp_47 = trunc i10 %tmp_V_2 to i8

ST_4: tmp_421_s [1/1] 0.00ns (grouped into LUT with out node tmp_22)
read.exit.i_ifconv:18  %tmp_421_s = select i1 %tmp_36, i8 -1, i8 0

ST_4: tmp_48 [1/1] 0.00ns (grouped into LUT with out node tmp_22)
read.exit.i_ifconv:19  %tmp_48 = or i1 %tmp_36, %tmp_46

ST_4: tmp_22 [1/1] 1.37ns (out node of the LUT)
read.exit.i_ifconv:20  %tmp_22 = select i1 %tmp_48, i8 %tmp_421_s, i8 %tmp_47

ST_4: tmp_37 [1/1] 2.07ns
read.exit.i_ifconv:21  %tmp_37 = icmp sgt i10 %tmp_V, 254

ST_4: tmp_49 [1/1] 0.00ns (grouped into LUT with out node tmp_23)
read.exit.i_ifconv:22  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_V, i32 9)

ST_4: tmp_50 [1/1] 0.00ns (grouped into LUT with out node tmp_23)
read.exit.i_ifconv:23  %tmp_50 = trunc i10 %tmp_V to i8

ST_4: tmp_425_s [1/1] 0.00ns (grouped into LUT with out node tmp_23)
read.exit.i_ifconv:24  %tmp_425_s = select i1 %tmp_37, i8 -1, i8 0

ST_4: tmp_51 [1/1] 0.00ns (grouped into LUT with out node tmp_23)
read.exit.i_ifconv:25  %tmp_51 = or i1 %tmp_37, %tmp_49

ST_4: tmp_23 [1/1] 1.37ns (out node of the LUT)
read.exit.i_ifconv:26  %tmp_23 = select i1 %tmp_51, i8 %tmp_425_s, i8 %tmp_50


 <State 5>: 4.38ns
ST_5: stg_52 [1/1] 0.00ns
read.exit.i_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1807) nounwind

ST_5: tmp_34 [1/1] 0.00ns
read.exit.i_ifconv:1  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1807)

ST_5: stg_54 [1/1] 0.00ns
read.exit.i_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_5: tmp_38 [1/1] 0.00ns
read.exit.i_ifconv:27  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1857)

ST_5: stg_56 [1/1] 0.00ns
read.exit.i_ifconv:28  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_5: stg_57 [1/1] 4.38ns
read.exit.i_ifconv:29  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_0_V, i8 %tmp_21)

ST_5: stg_58 [1/1] 4.38ns
read.exit.i_ifconv:30  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_1_V, i8 %tmp_22)

ST_5: stg_59 [1/1] 4.38ns
read.exit.i_ifconv:31  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_2_V, i8 %tmp_23)

ST_5: empty_58 [1/1] 0.00ns
read.exit.i_ifconv:32  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1857, i32 %tmp_38)

ST_5: empty_59 [1/1] 0.00ns
read.exit.i_ifconv:33  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1807, i32 %tmp_34)

ST_5: stg_62 [1/1] 0.00ns
read.exit.i_ifconv:34  br label %3


 <State 6>: 0.00ns
ST_6: empty_60 [1/1] 0.00ns
:0  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1805, i32 %tmp)

ST_6: stg_64 [1/1] 0.00ns
:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in0_data_stream_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_in0_data_stream_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_in0_data_stream_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_out_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_out_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_out_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_7     (specinterface    ) [ 0000000]
stg_8     (specinterface    ) [ 0000000]
stg_9     (specinterface    ) [ 0000000]
stg_10    (specinterface    ) [ 0000000]
stg_11    (specinterface    ) [ 0000000]
stg_12    (specinterface    ) [ 0000000]
stg_13    (br               ) [ 0111111]
row       (phi              ) [ 0010000]
exitcond2 (icmp             ) [ 0011111]
stg_16    (speclooptripcount) [ 0000000]
row_1     (add              ) [ 0111111]
stg_18    (br               ) [ 0000000]
stg_19    (specloopname     ) [ 0000000]
tmp       (specregionbegin  ) [ 0001111]
stg_21    (br               ) [ 0011111]
stg_22    (ret              ) [ 0000000]
col       (phi              ) [ 0001000]
exitcond  (icmp             ) [ 0011111]
stg_25    (speclooptripcount) [ 0000000]
col_1     (add              ) [ 0011111]
stg_27    (br               ) [ 0000000]
tmp_35    (specregionbegin  ) [ 0000000]
stg_29    (specprotocol     ) [ 0000000]
tmp_V_1   (read             ) [ 0000000]
tmp_V_2   (read             ) [ 0000000]
tmp_V     (read             ) [ 0000000]
empty     (specregionend    ) [ 0000000]
tmp_s     (icmp             ) [ 0000000]
tmp_42    (bitselect        ) [ 0000000]
tmp_43    (trunc            ) [ 0000000]
tmp_417_s (select           ) [ 0000000]
tmp_45    (or               ) [ 0000000]
tmp_21    (select           ) [ 0001010]
tmp_36    (icmp             ) [ 0000000]
tmp_46    (bitselect        ) [ 0000000]
tmp_47    (trunc            ) [ 0000000]
tmp_421_s (select           ) [ 0000000]
tmp_48    (or               ) [ 0000000]
tmp_22    (select           ) [ 0001010]
tmp_37    (icmp             ) [ 0000000]
tmp_49    (bitselect        ) [ 0000000]
tmp_50    (trunc            ) [ 0000000]
tmp_425_s (select           ) [ 0000000]
tmp_51    (or               ) [ 0000000]
tmp_23    (select           ) [ 0001010]
stg_52    (specloopname     ) [ 0000000]
tmp_34    (specregionbegin  ) [ 0000000]
stg_54    (specpipeline     ) [ 0000000]
tmp_38    (specregionbegin  ) [ 0000000]
stg_56    (specprotocol     ) [ 0000000]
stg_57    (write            ) [ 0000000]
stg_58    (write            ) [ 0000000]
stg_59    (write            ) [ 0000000]
empty_58  (specregionend    ) [ 0000000]
empty_59  (specregionend    ) [ 0000000]
stg_62    (br               ) [ 0011111]
empty_60  (specregionend    ) [ 0000000]
stg_64    (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in0_data_stream_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in0_data_stream_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_in0_data_stream_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in0_data_stream_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_in0_data_stream_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in0_data_stream_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_out_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_out_data_stream_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_out_data_stream_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1859"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i10P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1857"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_V_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="10" slack="0"/>
<pin id="81" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_V_2_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="10" slack="0"/>
<pin id="87" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_V_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="10" slack="0"/>
<pin id="93" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="stg_57_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="1"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_57/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="stg_58_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="1"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_58/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="stg_59_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="1"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_59/5 "/>
</bind>
</comp>

<comp id="117" class="1005" name="row_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="1"/>
<pin id="119" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="row_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="9" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="col_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="1"/>
<pin id="130" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="col_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="10" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="exitcond2_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="6" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="row_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="exitcond_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="10" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="col_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_s_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="9" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_42_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="10" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_43_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_417_s_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_417_s/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_45_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_45/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_21_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="0"/>
<pin id="198" dir="0" index="2" bw="8" slack="0"/>
<pin id="199" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_36_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="9" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_46_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="10" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_47_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_421_s_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_421_s/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_48_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_22_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_37_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="9" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_49_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="10" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_50_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="0"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_50/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_425_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_425_s/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_51_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_23_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="0" index="2" bw="8" slack="0"/>
<pin id="279" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="283" class="1005" name="exitcond2_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="287" class="1005" name="row_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="exitcond_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="296" class="1005" name="col_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="tmp_21_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="1"/>
<pin id="303" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_22_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="1"/>
<pin id="308" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="311" class="1005" name="tmp_23_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="54" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="54" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="76" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="76" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="76" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="121" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="121" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="132" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="132" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="78" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="60" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="78" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="62" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="78" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="163" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="64" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="163" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="169" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="181" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="177" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="84" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="58" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="60" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="84" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="62" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="84" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="203" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="64" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="66" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="203" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="209" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="221" pin="3"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="217" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="90" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="58" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="90" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="90" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="243" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="64" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="66" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="243" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="249" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="261" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="257" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="139" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="145" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="295"><net_src comp="151" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="157" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="304"><net_src comp="195" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="309"><net_src comp="235" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="314"><net_src comp="275" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="110" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_out_data_stream_0_V | {5 }
	Port: img_out_data_stream_1_V | {5 }
	Port: img_out_data_stream_2_V | {5 }
 - Input state : 
	Port: pynq_filters_convertToUnsigned : img_in0_data_stream_0_V_V | {4 }
	Port: pynq_filters_convertToUnsigned : img_in0_data_stream_1_V_V | {4 }
	Port: pynq_filters_convertToUnsigned : img_in0_data_stream_2_V_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		row_1 : 1
		stg_18 : 2
	State 3
		exitcond : 1
		col_1 : 1
		stg_27 : 2
	State 4
		empty : 1
		tmp_417_s : 1
		tmp_45 : 1
		tmp_21 : 1
		tmp_421_s : 1
		tmp_48 : 1
		tmp_22 : 1
		tmp_425_s : 1
		tmp_51 : 1
		tmp_23 : 1
	State 5
		empty_58 : 1
		empty_59 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   tmp_417_s_fu_181  |    0    |    1    |
|          |    tmp_21_fu_195    |    0    |    8    |
|  select  |   tmp_421_s_fu_221  |    0    |    1    |
|          |    tmp_22_fu_235    |    0    |    8    |
|          |   tmp_425_s_fu_261  |    0    |    1    |
|          |    tmp_23_fu_275    |    0    |    8    |
|----------|---------------------|---------|---------|
|          |   exitcond2_fu_139  |    0    |    3    |
|          |   exitcond_fu_151   |    0    |    4    |
|   icmp   |     tmp_s_fu_163    |    0    |    4    |
|          |    tmp_36_fu_203    |    0    |    4    |
|          |    tmp_37_fu_243    |    0    |    4    |
|----------|---------------------|---------|---------|
|    add   |     row_1_fu_145    |    0    |    9    |
|          |     col_1_fu_157    |    0    |    10   |
|----------|---------------------|---------|---------|
|          |    tmp_45_fu_189    |    0    |    1    |
|    or    |    tmp_48_fu_229    |    0    |    1    |
|          |    tmp_51_fu_269    |    0    |    1    |
|----------|---------------------|---------|---------|
|          |  tmp_V_1_read_fu_78 |    0    |    0    |
|   read   |  tmp_V_2_read_fu_84 |    0    |    0    |
|          |   tmp_V_read_fu_90  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  stg_57_write_fu_96 |    0    |    0    |
|   write  | stg_58_write_fu_103 |    0    |    0    |
|          | stg_59_write_fu_110 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    tmp_42_fu_169    |    0    |    0    |
| bitselect|    tmp_46_fu_209    |    0    |    0    |
|          |    tmp_49_fu_249    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    tmp_43_fu_177    |    0    |    0    |
|   trunc  |    tmp_47_fu_217    |    0    |    0    |
|          |    tmp_50_fu_257    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    68   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  col_1_reg_296  |   10   |
|   col_reg_128   |   10   |
|exitcond2_reg_283|    1   |
| exitcond_reg_292|    1   |
|  row_1_reg_287  |    9   |
|   row_reg_117   |    9   |
|  tmp_21_reg_301 |    8   |
|  tmp_22_reg_306 |    8   |
|  tmp_23_reg_311 |    8   |
+-----------------+--------+
|      Total      |   64   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   68   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   64   |    -   |
+-----------+--------+--------+
|   Total   |   64   |   68   |
+-----------+--------+--------+
