(Bind dest:controller.DONE tree:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.INIT)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.LOAD)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MULT)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L1_ADD)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L2_ADD)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L3_ADD)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L4_ADD)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MEM_STORE)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.state_counter),(IntConst 256)) True:(Terminal controller._rn15_DONE) False:(Terminal controller._rn4_DONE)))))))))))