<stg><name>shift_line_buffer<ap_fixed,ap_fixed,config6></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4096" op_0_bw="4096" op_1_bw="4096">
<![CDATA[
.preheader18.preheader:0  %kernel_window_V_read_2 = call i4096 @_ssdm_op_Read.ap_auto.i4096(i4096 %kernel_window_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_V_read_2"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
.preheader18.preheader:1  %data_V_read_2 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %data_V_read)

]]></Node>
<StgValue><ssdm name="data_V_read_2"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader18.preheader:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln59"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="1024">
<![CDATA[
.preheader18.preheader:3  %trunc_ln203 = trunc i1024 %data_V_read_2 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:4  %DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_0, i64 0, i64 15), i16 %trunc_ln203, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:5  %DataIn_V_assign_s = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_s"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:6  %DataOut_V_127 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_1, i64 0, i64 15), i16 %DataIn_V_assign_s, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_127"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:7  %DataIn_V_assign_63 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_63"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:8  %DataOut_V_128 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_2, i64 0, i64 15), i16 %DataIn_V_assign_63, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_128"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:9  %DataIn_V_assign_64 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_64"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:10  %DataOut_V_129 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_3, i64 0, i64 15), i16 %DataIn_V_assign_64, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_129"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:11  %DataIn_V_assign_65 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_65"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:12  %DataOut_V_130 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_4, i64 0, i64 15), i16 %DataIn_V_assign_65, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_130"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:13  %DataIn_V_assign_66 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_66"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:14  %DataOut_V_131 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_5, i64 0, i64 15), i16 %DataIn_V_assign_66, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_131"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:15  %DataIn_V_assign_67 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_67"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:16  %DataOut_V_132 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_6, i64 0, i64 15), i16 %DataIn_V_assign_67, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_132"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:17  %DataIn_V_assign_68 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_68"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:18  %DataOut_V_133 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_7, i64 0, i64 15), i16 %DataIn_V_assign_68, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_133"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:19  %DataIn_V_assign_69 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 128, i32 143)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_69"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:20  %DataOut_V_134 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_8, i64 0, i64 15), i16 %DataIn_V_assign_69, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_134"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:21  %DataIn_V_assign_70 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 144, i32 159)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_70"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:22  %DataOut_V_135 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_9, i64 0, i64 15), i16 %DataIn_V_assign_70, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_135"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:23  %DataIn_V_assign_71 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 160, i32 175)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_71"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:24  %DataOut_V_136 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_10, i64 0, i64 15), i16 %DataIn_V_assign_71, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_136"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:25  %DataIn_V_assign_72 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 176, i32 191)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_72"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:26  %DataOut_V_137 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_11, i64 0, i64 15), i16 %DataIn_V_assign_72, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_137"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:27  %DataIn_V_assign_73 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 192, i32 207)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_73"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:28  %DataOut_V_138 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_12, i64 0, i64 15), i16 %DataIn_V_assign_73, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_138"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:29  %DataIn_V_assign_74 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 208, i32 223)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_74"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:30  %DataOut_V_139 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_13, i64 0, i64 15), i16 %DataIn_V_assign_74, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_139"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:31  %DataIn_V_assign_75 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 224, i32 239)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_75"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:32  %DataOut_V_140 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_14, i64 0, i64 15), i16 %DataIn_V_assign_75, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_140"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:33  %DataIn_V_assign_76 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 240, i32 255)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_76"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:34  %DataOut_V_141 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_15, i64 0, i64 15), i16 %DataIn_V_assign_76, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_141"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:35  %DataIn_V_assign_77 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 256, i32 271)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_77"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:36  %DataOut_V_142 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_16, i64 0, i64 15), i16 %DataIn_V_assign_77, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_142"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:37  %DataIn_V_assign_78 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 272, i32 287)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_78"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:38  %DataOut_V_143 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_17, i64 0, i64 15), i16 %DataIn_V_assign_78, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_143"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:39  %DataIn_V_assign_79 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 288, i32 303)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_79"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:40  %DataOut_V_144 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_18, i64 0, i64 15), i16 %DataIn_V_assign_79, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_144"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:41  %DataIn_V_assign_80 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 304, i32 319)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_80"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:42  %DataOut_V_145 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_19, i64 0, i64 15), i16 %DataIn_V_assign_80, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_145"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:43  %DataIn_V_assign_81 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 320, i32 335)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_81"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:44  %DataOut_V_146 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_20, i64 0, i64 15), i16 %DataIn_V_assign_81, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_146"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:45  %DataIn_V_assign_82 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 336, i32 351)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_82"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:46  %DataOut_V_147 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_21, i64 0, i64 15), i16 %DataIn_V_assign_82, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_147"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:47  %DataIn_V_assign_83 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 352, i32 367)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_83"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:48  %DataOut_V_148 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_22, i64 0, i64 15), i16 %DataIn_V_assign_83, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_148"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:49  %DataIn_V_assign_84 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 368, i32 383)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_84"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:50  %DataOut_V_149 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_23, i64 0, i64 15), i16 %DataIn_V_assign_84, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_149"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:51  %DataIn_V_assign_85 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 384, i32 399)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_85"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:52  %DataOut_V_150 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_24, i64 0, i64 15), i16 %DataIn_V_assign_85, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_150"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:53  %DataIn_V_assign_86 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 400, i32 415)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_86"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:54  %DataOut_V_151 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_25, i64 0, i64 15), i16 %DataIn_V_assign_86, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_151"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:55  %DataIn_V_assign_87 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 416, i32 431)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_87"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:56  %DataOut_V_152 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_26, i64 0, i64 15), i16 %DataIn_V_assign_87, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_152"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:57  %DataIn_V_assign_88 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 432, i32 447)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_88"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:58  %DataOut_V_153 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_27, i64 0, i64 15), i16 %DataIn_V_assign_88, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_153"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:59  %DataIn_V_assign_89 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 448, i32 463)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_89"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:60  %DataOut_V_154 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_28, i64 0, i64 15), i16 %DataIn_V_assign_89, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_154"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:61  %DataIn_V_assign_90 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 464, i32 479)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_90"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:62  %DataOut_V_155 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_29, i64 0, i64 15), i16 %DataIn_V_assign_90, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_155"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:63  %DataIn_V_assign_91 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 480, i32 495)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_91"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:64  %DataOut_V_156 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_30, i64 0, i64 15), i16 %DataIn_V_assign_91, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_156"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:65  %DataIn_V_assign_92 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 496, i32 511)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_92"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:66  %DataOut_V_157 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_31, i64 0, i64 15), i16 %DataIn_V_assign_92, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_157"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:67  %DataIn_V_assign_93 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 512, i32 527)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_93"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:68  %DataOut_V_158 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_32, i64 0, i64 15), i16 %DataIn_V_assign_93, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_158"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:69  %DataIn_V_assign_94 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 528, i32 543)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_94"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:70  %DataOut_V_159 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_33, i64 0, i64 15), i16 %DataIn_V_assign_94, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_159"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:71  %DataIn_V_assign_95 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 544, i32 559)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_95"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:72  %DataOut_V_160 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_34, i64 0, i64 15), i16 %DataIn_V_assign_95, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_160"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:73  %DataIn_V_assign_96 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 560, i32 575)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_96"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:74  %DataOut_V_161 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_35, i64 0, i64 15), i16 %DataIn_V_assign_96, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_161"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:75  %DataIn_V_assign_97 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 576, i32 591)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_97"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:76  %DataOut_V_162 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_36, i64 0, i64 15), i16 %DataIn_V_assign_97, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_162"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:77  %DataIn_V_assign_98 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 592, i32 607)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_98"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:78  %DataOut_V_163 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_37, i64 0, i64 15), i16 %DataIn_V_assign_98, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_163"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:79  %DataIn_V_assign_99 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 608, i32 623)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_99"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:80  %DataOut_V_164 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_38, i64 0, i64 15), i16 %DataIn_V_assign_99, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_164"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:81  %DataIn_V_assign_100 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 624, i32 639)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_100"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:82  %DataOut_V_165 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_39, i64 0, i64 15), i16 %DataIn_V_assign_100, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_165"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:83  %DataIn_V_assign_101 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 640, i32 655)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_101"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:84  %DataOut_V_166 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_40, i64 0, i64 15), i16 %DataIn_V_assign_101, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_166"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:85  %DataIn_V_assign_102 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 656, i32 671)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_102"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:86  %DataOut_V_167 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_41, i64 0, i64 15), i16 %DataIn_V_assign_102, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_167"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:87  %DataIn_V_assign_103 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 672, i32 687)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_103"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:88  %DataOut_V_168 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_42, i64 0, i64 15), i16 %DataIn_V_assign_103, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_168"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:89  %DataIn_V_assign_104 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 688, i32 703)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_104"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:90  %DataOut_V_169 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_43, i64 0, i64 15), i16 %DataIn_V_assign_104, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_169"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:91  %DataIn_V_assign_105 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 704, i32 719)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_105"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:92  %DataOut_V_170 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_44, i64 0, i64 15), i16 %DataIn_V_assign_105, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_170"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:93  %DataIn_V_assign_106 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 720, i32 735)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_106"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:94  %DataOut_V_171 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_45, i64 0, i64 15), i16 %DataIn_V_assign_106, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_171"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:95  %DataIn_V_assign_107 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 736, i32 751)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_107"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:96  %DataOut_V_172 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_46, i64 0, i64 15), i16 %DataIn_V_assign_107, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_172"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:97  %DataIn_V_assign_108 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 752, i32 767)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_108"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:98  %DataOut_V_173 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_47, i64 0, i64 15), i16 %DataIn_V_assign_108, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_173"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:99  %DataIn_V_assign_109 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 768, i32 783)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_109"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:100  %DataOut_V_174 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_48, i64 0, i64 15), i16 %DataIn_V_assign_109, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_174"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:101  %DataIn_V_assign_110 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 784, i32 799)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_110"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:102  %DataOut_V_175 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_49, i64 0, i64 15), i16 %DataIn_V_assign_110, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_175"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:103  %DataIn_V_assign_111 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 800, i32 815)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_111"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:104  %DataOut_V_176 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_50, i64 0, i64 15), i16 %DataIn_V_assign_111, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_176"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:105  %DataIn_V_assign_112 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 816, i32 831)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_112"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:106  %DataOut_V_177 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_51, i64 0, i64 15), i16 %DataIn_V_assign_112, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_177"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:107  %DataIn_V_assign_113 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 832, i32 847)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_113"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:108  %DataOut_V_178 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_52, i64 0, i64 15), i16 %DataIn_V_assign_113, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_178"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:109  %DataIn_V_assign_114 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 848, i32 863)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_114"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:110  %DataOut_V_179 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_53, i64 0, i64 15), i16 %DataIn_V_assign_114, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_179"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:111  %DataIn_V_assign_115 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 864, i32 879)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_115"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:112  %DataOut_V_180 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_54, i64 0, i64 15), i16 %DataIn_V_assign_115, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_180"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:113  %DataIn_V_assign_116 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 880, i32 895)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_116"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:114  %DataOut_V_181 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_55, i64 0, i64 15), i16 %DataIn_V_assign_116, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_181"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:115  %DataIn_V_assign_117 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 896, i32 911)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_117"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:116  %DataOut_V_182 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_56, i64 0, i64 15), i16 %DataIn_V_assign_117, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_182"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:117  %DataIn_V_assign_118 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 912, i32 927)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_118"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:118  %DataOut_V_183 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_57, i64 0, i64 15), i16 %DataIn_V_assign_118, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_183"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:119  %DataIn_V_assign_119 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 928, i32 943)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_119"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:120  %DataOut_V_184 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_58, i64 0, i64 15), i16 %DataIn_V_assign_119, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_184"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:121  %DataIn_V_assign_120 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 944, i32 959)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_120"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:122  %DataOut_V_185 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_59, i64 0, i64 15), i16 %DataIn_V_assign_120, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_185"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:123  %DataIn_V_assign_121 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 960, i32 975)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_121"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:124  %DataOut_V_186 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_60, i64 0, i64 15), i16 %DataIn_V_assign_121, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_186"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:125  %DataIn_V_assign_122 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 976, i32 991)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_122"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:126  %DataOut_V_187 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_61, i64 0, i64 15), i16 %DataIn_V_assign_122, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_187"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:127  %DataIn_V_assign_123 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 992, i32 1007)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_123"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:128  %DataOut_V_188 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_62, i64 0, i64 15), i16 %DataIn_V_assign_123, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_188"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:129  %DataIn_V_assign_124 = call i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32(i1024 %data_V_read_2, i32 1008, i32 1023)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_124"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:130  %DataOut_V189 = call i16 @"_ssdm_op_MemShiftRead.[16 x i16]P"(i16* getelementptr inbounds ([16 x i16]* @layer_in_row_Array_V_4_0_63, i64 0, i64 15), i16 %DataIn_V_assign_124, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V189"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1024" op_0_bw="1024" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:131  %tmp = call i1024 @_ssdm_op_PartSelect.i1024.i4096.i32.i32(i4096 %kernel_window_V_read_2, i32 3072, i32 4095)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1024" op_0_bw="1024" op_1_bw="4096" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:132  %tmp_3 = call i1024 @_ssdm_op_PartSelect.i1024.i4096.i32.i32(i4096 %kernel_window_V_read_2, i32 1024, i32 2047)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4096" op_0_bw="4096" op_1_bw="1024" op_2_bw="1024" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="1024">
<![CDATA[
.preheader18.preheader:133  %kernel_window_V_write_assign = call i4096 @_ssdm_op_BitConcatenate.i4096.i1024.i1024.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i1024(i1024 %data_V_read_2, i1024 %tmp, i16 %DataOut_V189, i16 %DataOut_V_188, i16 %DataOut_V_187, i16 %DataOut_V_186, i16 %DataOut_V_185, i16 %DataOut_V_184, i16 %DataOut_V_183, i16 %DataOut_V_182, i16 %DataOut_V_181, i16 %DataOut_V_180, i16 %DataOut_V_179, i16 %DataOut_V_178, i16 %DataOut_V_177, i16 %DataOut_V_176, i16 %DataOut_V_175, i16 %DataOut_V_174, i16 %DataOut_V_173, i16 %DataOut_V_172, i16 %DataOut_V_171, i16 %DataOut_V_170, i16 %DataOut_V_169, i16 %DataOut_V_168, i16 %DataOut_V_167, i16 %DataOut_V_166, i16 %DataOut_V_165, i16 %DataOut_V_164, i16 %DataOut_V_163, i16 %DataOut_V_162, i16 %DataOut_V_161, i16 %DataOut_V_160, i16 %DataOut_V_159, i16 %DataOut_V_158, i16 %DataOut_V_157, i16 %DataOut_V_156, i16 %DataOut_V_155, i16 %DataOut_V_154, i16 %DataOut_V_153, i16 %DataOut_V_152, i16 %DataOut_V_151, i16 %DataOut_V_150, i16 %DataOut_V_149, i16 %DataOut_V_148, i16 %DataOut_V_147, i16 %DataOut_V_146, i16 %DataOut_V_145, i16 %DataOut_V_144, i16 %DataOut_V_143, i16 %DataOut_V_142, i16 %DataOut_V_141, i16 %DataOut_V_140, i16 %DataOut_V_139, i16 %DataOut_V_138, i16 %DataOut_V_137, i16 %DataOut_V_136, i16 %DataOut_V_135, i16 %DataOut_V_134, i16 %DataOut_V_133, i16 %DataOut_V_132, i16 %DataOut_V_131, i16 %DataOut_V_130, i16 %DataOut_V_129, i16 %DataOut_V_128, i16 %DataOut_V_127, i16 %DataOut_V, i1024 %tmp_3)

]]></Node>
<StgValue><ssdm name="kernel_window_V_write_assign"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="4096">
<![CDATA[
.preheader18.preheader:134  ret i4096 %kernel_window_V_write_assign

]]></Node>
<StgValue><ssdm name="ret_ln79"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
