{
    "id": "1543469746",
    "title": "Implementing a Methodology for Formally Verifying RISC Processors in HOL",
    "venue": "theorem proving in higher order logics",
    "year": 1993,
    "authors": [
        {
            "name": "Sofiene Tahar",
            "id": "1901381520",
            "org": "University of Karlsruhe"
        },
        {
            "name": "Ramayya Kumar",
            "id": "2174301642",
            "org": "Forschungszentrum Informatik"
        }
    ],
    "fields_of_study": [
        "Reduced instruction set computing",
        "Correctness",
        "Formal specification",
        "HOL",
        "Formal verification",
        "Computer architecture",
        "Pipeline (computing)",
        "Hierarchical database model",
        "Interpreter",
        "Computer science"
    ],
    "references": [
        "1517832096",
        "1555915743",
        "1982619477",
        "2489330685"
    ]
}