LISTING FOR LOGIC DESCRIPTION FILE: INTDRAM.pld                      Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Jun 17 21:56:02 2022

  1:Name     INTController;
  2:PartNo   INTCTRLCPLD;
  3:Date     04/18/2022;
  4:Revision 01;
  5:Designer Sponaugle;
  6:Company  Ratiometric;
  7:Assembly None;
  8:Location None;
  9:Device   f1508ispplcc84;
 10:
 11:PROPERTY ATMEL {open_collector=CPU_RESET,CPU_HALT};
 12:PROPERTY ATMEL {TDI_PULLUP = ON};
 13:PROPERTY ATMEL {TMS_PULLUP = ON};
 14:
 15:/** Inputs ################################################ **/
 16:
 17:/* Interrupt Controller */
 18:Pin[24,22,21]   = [CPU_FC2..0];
 19:Pin[56,57,58]   = [CPU_INTACK2..0];       /* These connect to the CPU_A3-A1 lines */
 20:Pin[83]    = IRQL7_BUTTON;      /* SHOULD BE BUTTON INPUT, NOT DIRECT IRQ */
 21:Pin[84,1]  = IRQL6A,IRQL6B;
 22:Pin[2,4]   = IRQL5A,IRQL5B;
 23:Pin[5,6]   = IRQL4A,IRQL4B;
 24:Pin[8,9]   = IRQL3A,IRQL3B;
 25:Pin[55]    = INTC_CS;     /* Active low chip select.  Goes low with /AS.  Used to write to MASK reg */
 26:
 27:/* DRAM Controller */
 28:Pin[18]  = CLK_32M;
 29:Pin[17]  = CPU_RESET_IN;    /* Active Low RESET */
 30:Pin[33]  = CPU_UDS;
 31:Pin[34]  = CPU_LDS;
 32:Pin[54]  = DRAM_CS;     /* Active Low to indicate DRAM Access cycle.  This should be syncronized with /AS */
 33:CPU_A1 = CPU_INTACK0;
 34:CPU_A2 = CPU_INTACK1;
 35:
 36:/* Shared with both Interrupt and DRAM Controller */
 37:Pin[35]   = CPU_AS;
 38:Pin[31]   = CPU_RW;
 39:
 40:/** Outputs ################################################ **/
 41:
 42:/* Interrupt Controller */
 43:Pin[28,27,25]  = [IPL2..0];
 44:Pin[52]        = DTACK_FROM_INT;
 45:Pin[48,45,44,41,40,39,37,36]  = [CPU_D7..0];
 46:
 47:/* DRAM Controller */
 48:Pin[74]  = RAS0;
 49:Pin[73]  = RAS2;
 50:Pin[67]  = CAS0;
 51:Pin[68]  = CAS1;
 52:Pin[69]  = CAS2;
 53:Pin[70]  = CAS3;

LISTING FOR LOGIC DESCRIPTION FILE: INTDRAM.pld                      Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Jun 17 21:56:02 2022

 54:Pin[64]  = DRAM_MEM_AB;    /* Flip flop for MEM_AB signal */
 55:Pin[10]  = CLK_500K;
 56:Pin[11]  = CLK_1M;
 57:Pin[65]  = DRAM_DATA_DIR; 
 58:Pin[63]  = DRAM_RW;     /* READ/WRITE signal for DRAM - Gated and masked */
 59:
 60:/* Shared with both Interrupt and DRAM Controller */
 61:Pin[29]  = CPU_RESET;    /* Active Low RESET */
 62:Pin[20]  = CPU_HALT;
 63:Pin[30]  = CLK_16M;
 64:Pin[75]  = CPU_RESET_INV;
 65:Pin[76]  = REFRESH_REQUESTED_PRE; 
 66:Pin[77]  = REFRESH_REQUESTED_SYNC;
 67:
 68:CPU_RESET_INV = !CPU_RESET;
 69:
 70:NODE DTACK_TIMER_0, DTACK_TIMER_1;
 71:NODE IRQL7_MASK,IRQL6A_MASK,IRQL6B_MASK;
 72:NODE IRQL5A_MASK,IRQL5B_MASK;
 73:NODE IRQL4A_MASK,IRQL4B_MASK;
 74:NODE IRQL3A_MASK,IRQL3B_MASK;
 75:
 76:NODE AS_GATED;
 77:
 78:/* flip-flop for the system requesting a reset */
 79:
 80:NODE RESET_REQ;
 81:NODE RESET_REQ_OUT;
 82:
 83:/* create a gated version of the AS signal that sets on the falling clk_16, but resets to 1 as soon as AS resets */
 84:
 85:AS_GATED.d = CPU_AS;
 86:AS_GATED.ck = !CLK_16M;
 87:AS_GATED.AP = CPU_AS;
 88:
 89:/* 
 90:   We will create an internal synthetic IRQ7L request that is triggered
 91:   by a falling edge of the IRQL7_BUTTON, and is reset by either system 
 92:   reset, or by the IRQL7_ACK signal which happens when the interrupt is
 93:   acknowleged.
 94:*/
 95:
 96:NODE IRQL7;
 97:IRQL7.d = 'b'0;       /* Clock trigger will lock in a 0, and reset will force 1 */
 98:IRQL7.ap = !CPU_RESET # IRQL7_ACK;
 99:IRQL7.ck = !IRQL7_BUTTON;
100:
101:/* 
102:   This signal goes to 1 when the DTACK_TIMER_1 is asserted and the interrupt 
103:   being acknowleged is 7.  The rising edge of this signal will clear the 
104:   IRQL7 node above, which clears the interrupt request for IRQ7.
105:*/
106:
107:IRQL7_ACK = !CPU_INTACK2 & !CPU_INTACK1 & !CPU_INTACK0 & DTACK_TIMER_1;

LISTING FOR LOGIC DESCRIPTION FILE: INTDRAM.pld                      Page 3

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Jun 17 21:56:02 2022

108:
109:/* Pins for Testing */
110:
111:
112:/** Internal Variables and nodes **/
113:
114:/* Interupt Mask Registers -  0 = allow interrupt, 1 = block interrupt */
115:/*
116:
117:Write to FF0700 Upper 8 bits:
118:                  bit 7 - IRQL7_MASK
119:                  bit 6 - IRQL6A_MASK
120:                  bit 5 - IRQL6B_MASK
121:                  bit 4 - IRQL5A_MASK
122:                  bit 3 - IRQL5B_MASK
123:                  bit 2 - IRQL4A_MASK
124:                  bit 1 - IRQL4B_MASK
125:                  bit 0 - Unused
126:
127: Write to FF0702 Upper 8 bits:
128:                  bit 7 - IRQL3A_MASK
129:                  bit 6 - IRQL3B_MASK
130:
131: Write to FF0706 Upper 8 bits:
132:                  bit 7 - REQUEST_RESET (Set to 1 to force CPU_RESET)
133:
134:*/
135:
136:IRQL7_MASK.d = CPU_D7;
137:IRQL7_MASK.ck = INTC_CS # CPU_A1 # CPU_A2 # CPU_RW;
138:IRQL7_MASK.ap = !CPU_RESET;  /* Special - On RESET this is still enabled (NMI) */
139:/* changed to preset */
140:
141:IRQL6A_MASK.d = CPU_D6;
142:IRQL6A_MASK.ck = INTC_CS # CPU_A1 # CPU_A2 # CPU_RW;
143:IRQL6A_MASK.ap = !CPU_RESET;
144:
145:IRQL6B_MASK.d = CPU_D5;
146:IRQL6B_MASK.ck = INTC_CS # CPU_A1 # CPU_A2 # CPU_RW;
147:IRQL6B_MASK.ap = !CPU_RESET;
148:
149:IRQL5A_MASK.d = CPU_D4;
150:IRQL5A_MASK.ck = INTC_CS # CPU_A1 # CPU_A2 # CPU_RW;
151:IRQL5A_MASK.ap = !CPU_RESET;
152:
153:IRQL5B_MASK.d = CPU_D3;
154:IRQL5B_MASK.ck = INTC_CS # CPU_A1 # CPU_A2 # CPU_RW;
155:IRQL5B_MASK.ap = !CPU_RESET;
156:
157:IRQL4A_MASK.d = CPU_D2;
158:IRQL4A_MASK.ck = INTC_CS # CPU_A1 # CPU_A2 # CPU_RW;
159:IRQL4A_MASK.ap = !CPU_RESET;
160:
161:IRQL4B_MASK.d = CPU_D1;

LISTING FOR LOGIC DESCRIPTION FILE: INTDRAM.pld                      Page 4

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Jun 17 21:56:02 2022

162:IRQL4B_MASK.ck = INTC_CS # CPU_A1 # CPU_A2 # CPU_RW;
163:IRQL4B_MASK.ap = !CPU_RESET;
164:
165:IRQL3A_MASK.d = CPU_D7;
166:IRQL3A_MASK.ck = INTC_CS # !CPU_A1 # CPU_A2 # CPU_RW;
167:IRQL3A_MASK.ap = !CPU_RESET;
168:
169:IRQL3B_MASK.d = CPU_D6;
170:IRQL3B_MASK.ck = INTC_CS # !CPU_A1 # CPU_A2 # CPU_RW;
171:IRQL3B_MASK.ap = !CPU_RESET;
172:
173:/* 
174:   RESET Request flip flip.  0 at reset.  If you write 1 to it
175:   the RESET_REQUEST_OUT will go low on the next CLK_500K rising edge.  That 
176:   output (0) will trigger the CPU_RESET node to be reset into low, 
177:   resetting the system.  That change in CPU_RESET will clear the RESET_REQ,
178:   and on the next CLK_500K rising edge RESET_REQ_OUT will go high, when then 
179:   releases the CPU_RESET node at the next CLK_16M.
180:
181:   The Reset will only be low for 1 CLK_500K cycle.
182:
183:   CPU_RESET (output) is held low if either CPU_RESET_IN is low *OR* 
184:   RESET_REQ_OUT is low.
185:
186:*/
187:
188:RESET_REQ.d = CPU_D7;
189:/* flip flop will clock in from databus on rising edge of INTC_CS if A1=1, A2=1, RW=0 */
190:RESET_REQ.ck = INTC_CS # !CPU_A1 # !CPU_A2 # CPU_RW;
191:RESET_REQ.ar = !CPU_RESET;
192:
193:RESET_REQ_OUT.d = !RESET_REQ;
194:RESET_REQ_OUT.ck = CLK_500K;
195:RESET_REQ_OUT.ap = !CPU_RESET;
196:
197:CPU_RESET.d = 'b'1;
198:CPU_RESET.ar = (!CPU_RESET_IN # !RESET_REQ_OUT);
199:CPU_RESET.ck = CLK_16M;
200:
201:CPU_HALT = CPU_RESET;
202:
203:
204:/* 
205:   INT_ACK goes high when the CPU indicates an interrupt ack cycle is in progress.
206:   Since this signal combines with AS it will go low at the end of that cycle. 
207:*/
208:INT_ACK = CPU_FC2 & CPU_FC1 & CPU_FC0 & !CPU_AS;
209:
210:/* 
211:   DTACK_TIMER_0 and 1 make up a small counter that starts when INT_ACK is asserted (because the
212:   inverse of INT_ACK holds the FFs in reset).  DTACK_TIMER_0 will increment to 1 on the following 
213:   falling edge of CLK_16M, and DTACK_TIMER_1 will increment to 1 on the next falling edge.  At this point 
214:   both outputs stay at 1 until the flipflops are reset by INT_ACK going low.
215:

LISTING FOR LOGIC DESCRIPTION FILE: INTDRAM.pld                      Page 5

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Jun 17 21:56:02 2022

216:   The first event(DTACK_TIMER_0) is used to trigger the latching of the data bus latches that drive the vector 
217:   back on the data bus, and the second event (DTACK_TIMER_1) is used to signal the DTACK line that the vector is 
218:   present on the databus.
219:*/
220:
221:DTACK_TIMER_0.d = 'b'1;
222:DTACK_TIMER_0.ar = !INT_ACK;
223:DTACK_TIMER_0.ck = !CLK_16M;
224:
225:DTACK_TIMER_1.d = DTACK_TIMER_0; /* this will go to 1 the next cycle after DTACK_TIMER_0 goes to 1. */
226:DTACK_TIMER_1.ar = !INT_ACK;
227:DTACK_TIMER_1.ck = !CLK_16M;
228:
229:/* 
230:   DTACK_FROM_INT goes to the address decode CPLD which merges it with other DTACK signals.  If this signal
231:   is zero it will get asserted on the CPU.   It is tied to the inverse of DTACK_TIMER_1 which is set to 0 
232:   on reset.  It will only be asserted when we are in an interrupt acknowlegement cycle.
233:*/
234:
235:DTACK_FROM_INT = !DTACK_TIMER_1;
236:
237:/* 
238:   Active low grouping of external active low interrupts.  If any of these inputs are low,
239:   the group is low.  That group is used to select the interrupt level that goes to the CPU.
240:*/
241:
242:IRQL7_INT = (IRQL7 # IRQL7_MASK);
243:IRQL6_INT = (IRQL6A # IRQL6A_MASK) & (IRQL6B # IRQL6B_MASK);
244:IRQL5_INT = (IRQL5A # IRQL5A_MASK) & (IRQL5B # IRQL5B_MASK);
245:IRQL4_INT = (IRQL4A # IRQL4A_MASK) & (IRQL4B # IRQL4B_MASK);
246:IRQL3_INT = (IRQL3A # IRQL3A_MASK) & (IRQL3B # IRQL3B_MASK);
247:
248:/* 
249:   IPL Drive using 8:3 priority encoder but only for 4 sources.   This output is driven from the above grouped signals.  
250:   This picks the highest priority interrupt level and encodes that to the CPU.  The CPU will respond
251:   to any value other than 111 by doing an interrupt ack cycle.
252:*/   
253:IPL0 = !(!IRQL3_INT # !IRQL5_INT # !IRQL7_INT);
254:IPL1 = !(!IRQL3_INT # !IRQL6_INT # !IRQL7_INT);
255:IPL2 = !(!IRQL4_INT # !IRQL5_INT # !IRQL6_INT # !IRQL7_INT);
256:
257:/* 
258:   active low interupt lines post 8:8 priority encoder 
259:   These groups of lines form a priority selector for each group.  Within 
260:   a group there are up to 4 interrupt sources (A-D), with A being the highest
261:   priority.  Within each group only one of the signals will be asserted(ow) at any time.
262:   These are active low sigals coming in, and going out. 
263:*/
264:
265:IRQL7_PE = (IRQL7 # IRQL7_MASK);
266:IRQL6A_PE = (IRQL6A # IRQL6A_MASK);
267:IRQL6B_PE = (IRQL6B # IRQL6B_MASK) # !(IRQL6A # IRQL6A_MASK);
268:IRQL5A_PE = (IRQL5A # IRQL5A_MASK);
269:IRQL5B_PE = (IRQL5B # IRQL5B_MASK) # !(IRQL5A # IRQL5A_MASK);

LISTING FOR LOGIC DESCRIPTION FILE: INTDRAM.pld                      Page 6

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Jun 17 21:56:02 2022

270:IRQL4A_PE = (IRQL4A # IRQL4A_MASK);
271:IRQL4B_PE = (IRQL4B # IRQL4B_MASK) # !(IRQL4A # IRQL4A_MASK);
272:IRQL3A_PE = (IRQL3A # IRQL3A_MASK) ;
273:IRQL3B_PE = (IRQL3B # IRQL3B_MASK) # !(IRQL3A # IRQL3A_MASK);
274:
275:/* This field is created so we can select on it using the :[number] method below */
276:
277:FIELD interrupt_ack_num=![CPU_INTACK2..0];
278:
279:/* 
280:   These 8 bits define the interrupt vector that will be sent to the CPU as part of the 
281:   acknowlegement process.  These are driven on the databus during the int ack cycle.
282:   The vector number is formed by doing the followig:
283:      The highest bit is set to 1 due to the available vectors starting at 64. 
284:      The next three highest bits are set to the IPL value that has been acknowleged.  This
285:      will be between 'b'001 and 'b;111.  It could be '000' if an interrupt line dissapears
286:      before the ack cycle is incomplete.   The CPU should be programmed to catch this vector 
287:      as a spurious interrupt.
288:      The lower 4 bits are driven by the specific sub interrupt for the level selected above.
289:      Since we support 4 sub interrupts, the vector uses 1 bit for each.
290:
291:      IRQ         Vector#              System Use
292:      ------      --------             -------------------------------
293:      IRQL7       11110000 (0xF0)      Debugger (Button)
294:      IRQL6A      11100001 (0xE1)      PTC #1 (Programmable Timer)
295:      IRQL6B      11100010 (0xE2)      PTC #2 (Programmable Timer)
296:      IRQL5A      11010001 (0xD1)      UARTA
297:      IRQL5B      11010010 (0xD2)      UARTB
298:      IRQL4A      11000001 (0xC1)      RTC
299:      IRQL4B      11000010 (0xC2)      IDE
300:      IRQL3A      10110001 (0xB1)      Keyboard
301:      IRQL3B      10110010 (0xB2)      NIC
302:
303:      Note that all of the other vectors starting with 1XXXXXXX should be vectored to a spurious interrupt handler.
304:
305:*/
306:VECTORD7 = 'h'0;
307:VECTORD6 = CPU_INTACK2;
308:VECTORD5 = CPU_INTACK1;
309:VECTORD4 = CPU_INTACK0;
310:VECTORD3 = 'h'0;
311:VECTORD2 = 'h'0;
312:VECTORD1 = (interrupt_ack_num:[6]&!IRQL6B_PE) 
313:            # (interrupt_ack_num:[5]&!IRQL5B_PE)   
314:            # (interrupt_ack_num:[4]&!IRQL4B_PE)
315:            # (interrupt_ack_num:[3]&!IRQL3B_PE);
316:
317:VECTORD0 = (interrupt_ack_num:[6]&!IRQL6A_PE) 
318:            # (interrupt_ack_num:[5]&!IRQL5A_PE) 
319:            # (interrupt_ack_num:[4]&!IRQL4A_PE)
320:            # (interrupt_ack_num:[3]&!IRQL3A_PE);
321:
322:/*
323:   Registers for driving the data bus to tell the CPU the vector number.  We latch into these flipflops

LISTING FOR LOGIC DESCRIPTION FILE: INTDRAM.pld                      Page 7

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Jun 17 21:56:02 2022

324:   1 cycle after the INT_ACK assertion happens via the DTACK_TIMER_0 signal.  The output enable is driven by 
325:   the same INT_ACK signal, so this output enable should happen before the latch change.   The databus will
326:   be undriven once INT_ACK unasserts, which happens as soon as /AS goes high.
327:*/
328:
329:CPU_D7.d = VECTORD7;
330:CPU_D6.d = VECTORD6;
331:CPU_D5.d = VECTORD5;
332:CPU_D4.d = VECTORD4;
333:CPU_D3.d = VECTORD3;
334:CPU_D2.d = VECTORD2;
335:CPU_D1.d = VECTORD1;
336:CPU_D0.d = VECTORD0;
337:
338:[CPU_D7..0].ck = DTACK_TIMER_0;
339:[CPU_D7..0].ar = !CPU_RESET;
340:[CPU_D7..0].oe = INT_ACK;
341:
342:
343:
344:
345:/* Clock Generation  - Generate the 8MHz clock from the 16MHz clock.   In final version
346:   these clock sources will probably get generated elsewhere. */
347:
348:NODE  CLK_8M;
349:NODE  CLK_4M;
350:NODE  CLK_2M;
351:
352:CLK_16M.d = !CLK_16M;
353:CLK_16M.ck = CLK_32M;
354:
355:CLK_8M.d = !CLK_8M;
356:CLK_8M.ck = CLK_16M;
357:CLK_8M.ar = !CPU_RESET;
358:
359:CLK_4M.d = !CLK_4M;
360:CLK_4M.ck = CLK_8M;
361:CLK_4M.ar = !CPU_RESET;
362:
363:CLK_2M.d = !CLK_2M;
364:CLK_2M.ck = CLK_4M;
365:CLK_2M.ar = !CPU_RESET;
366:
367:CLK_1M.d = !CLK_1M;
368:CLK_1M.ck = CLK_2M;
369:CLK_1M.ar = !CPU_RESET;
370:
371:CLK_500K.d = !CLK_500K;
372:CLK_500K.ck = CLK_1M;
373:CLK_500K.ar = !CPU_RESET;
374:
375:/* ############################################################################################ */
376:
377:

LISTING FOR LOGIC DESCRIPTION FILE: INTDRAM.pld                      Page 8

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Jun 17 21:56:02 2022

378:/* 
379:   Using two flip flops for these two signals delays their output by 1/2 clock cycle
380:   because the second flip flip is clocked on the opposite edge 
381:*/
382:
383:/* 
384:   REFRESH_TIMER is a time used to trigger refreshes.  It is clocked at 8MHz, and at triggers after
385:   a count to 120 (~15us).  That trigger is set in REFRESH_REQUESTED, and then that signal is synced to 
386:   /AS in REFRESH_REQUESTED_SYNC.  That sync guarentees the 'refresh cycle' starts at the same time, 
387:   so the work can be hidden from normal operation.   The REFRESH_REQUESTED flags are reset by a 
388:   REFRESH_COMPLETED flag, which is triggered by the completion of the refresh. 
389:*/
390:NODE  [REFRESH_TIMER0..7];
391:
392:/* 
393:   As mentioned above the REFRESH_REQUESTED_* flags are set (==1) when it is time for a refresh cycle.
394:*/
395:
396:/* TEMP for TESTING (added as pin 76,77)
397:NODE REFRESH_REQUESTED_PRE;
398:NODE REFRESH_REQUESTED_SYNC;
399:*/
400:NODE REFRESH_COMPLETED;
401:
402:/* 
403:   The DRAM_MEM_CAS and RAS flip flops are used to triggering the RAS and CAS lines during normal
404:   memory access.  There are two flipflops in series (with opposite clocks) so we can have 1/2 clock
405:   cycle delays.  That is needed to get the memory access to fit within the tight constraints of memory 
406:      access AND sneaky refresh.
407:*/
408:       
409:NODE  DRAM_MEM_RAS;          
410:NODE  DRAM_MEM_CAS;
411:NODE  DRAM_MEM_AB_PRE; 
412:
413:
414:/*
415:   The REFRESH_COUNTER_RESET_* flip flips are used to trigger a reset of the refresh state machine.  This reset occurs during
416:   a normal DRAM memory access cycle, and gives the state machine a known starting point in that cycle.  With that starting point
417:   the timing of the sneaky refresh can be done such that it does not interfere with normal DRAM access.
418:*/
419:
420:NODE REFRESH_COUNTER_RESET;
421:
422:/* 
423:   The DRAM_REFRESH_CAS and RAS flip flops are used for triggering the RAS and CAS lines during the 
424:   sneaky refresh.  As with the DRAM_MEM above, the two stages (for CAS in this case) are used to give us
425:   1/2 clock cycle timing accuracy.
426:*/
427:
428:NODE DRAM_REFRESH_CAS_PRE;
429:NODE DRAM_REFRESH_RAS;
430:NODE DRAM_REFRESH_CAS;
431:

LISTING FOR LOGIC DESCRIPTION FILE: INTDRAM.pld                      Page 9

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Jun 17 21:56:02 2022

432:/* 
433:   The REFESH_TMER_RESET flag is used to reset the timer used to trigger when a refresh is needed (every 15us)
434:*/
435:NODE REFRESH_TIMER_RESET;
436:
437:/* 
438:   DRAM_ACCESS_TIMER is the state machine used for normal DRAM memory access.  It starts when the /AS and DRAM_CS are asserted
439:   and counts until the end of the /AS cycle.  The states from this machine drive the flip flops that evetually drive 
440:   the RAS, CAS, AB, and DIR lines.  This state machine runs for EVERY /AS cycle, regardless of the access type.  Even if 
441:   the memory access is only SRAM or ROM, this state machine will run.  The actual DRAM outputs are masked if the DRAM_CS is 
442:   not asserted, but this state machine is used to trigger the refresh state machine, so it has to operate all of the time.
443:*/
444:
445:NODE [DRAM_ACCESS_TIMER2..0];
446:
447:/*
448:   The REFRESH_STATE_TIMER is the state machine used for the refresh cycle.  It is reset during the normal memory /AS cycle
449:   as a way to have a fixed starting point, and then provides the states need to drive CAS and RAS during the dead part 
450:   of the 68k bus cycle
451:*/
452:
453:NODE [REFRESH_STATE_TIMER2..0];
454:
455:
456:/* 
457:   The field makes it easier to build logic based on the combined value
458:   of the counter values.  
459:*/
460:
461:FIELD dram_access_timer_field = [DRAM_ACCESS_TIMER2..0];
462:
463:/* ################## DRAM ACCESS SECTION ######################### */
464:
465:/* 
466:   mid flip flop for dram /RAS line.  Active for counter values 2,3 
467:   Latched by rising edge of CLK_32M. Held in preset(==1) when DRAM_CS is high 
468:   ( no dram access in progress )
469:
470:   output flip flop for DRAM /RAS line. fed from _PRE output Latches on 
471:   falling edge of CLK_32M. Held in preset(==1) when AS is high .  Adds 1/2 delay.
472:*/
473:
474:DRAM_MEM_RAS.ck = !CLK_32M;
475:DRAM_MEM_RAS.ap = DRAM_CS # CPU_AS # !CPU_RESET;
476:DRAM_MEM_RAS.d = !(dram_access_timer_field:[1,2]);
477:
478:/* 
479:   mid flip flop for dram /RAS line.  Active for counter values 3,4,5
480:   Latched by rising edge of CLK_32M. Held in preset(==1) when DRAM_CS is high 
481:   ( no dram access in progress )
482:
483:   output flip flop for DRAM /RAS line. fed from _PRE output Latches on 
484:   falling edge of CLK_32M. Held in preset(==1) when AS is high  Adds 1/2 delay.
485:*/

LISTING FOR LOGIC DESCRIPTION FILE: INTDRAM.pld                      Page 10

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Jun 17 21:56:02 2022

486:
487:DRAM_MEM_CAS.d = !(dram_access_timer_field:[2,3,4]);
488:DRAM_MEM_CAS.ck = !CLK_32M;
489:DRAM_MEM_CAS.ap = CPU_AS # !CPU_RESET # DRAM_CS;
490:
491:/*  
492:   DRAM_MEM_AB selects which address lines are fed to the DRAM chip.  This toggels after /RAS but before /CAS.
493:   This signal is only active is we are doing a bus cycle (/AS).  
494:*/
495:
496:DRAM_MEM_AB_PRE.d = !(dram_access_timer_field:[1,2,3]);         /* Same as CAS signal, but the CAS signal is delayed by a second flip flop */
497:DRAM_MEM_AB_PRE.ck = !CLK_32M;
498:DRAM_MEM_AB_PRE.ap = DRAM_CS;
499:
500:DRAM_MEM_AB.d = DRAM_MEM_AB_PRE;         /* Same as CAS signal, but the CAS signal is delayed by a second flip flop */
501:DRAM_MEM_AB.ck = CLK_32M;
502:DRAM_MEM_AB.ap = CPU_AS # !CPU_RESET;
503:
504:/*
505:   DRAM_RW is the R/W line to the DRAM memory, and it is a buffered version of the CPU R/W line.  It is held 
506:   in preset by CPU_AS (high means we are not in a bus cycle), CPU_RESET,  and DRAM_REFRESH_RAS.  
507:   The DRAM_REFRESH_RAS makes sure the DRAM_RW line is high (read) during the refresh cycle.  Since it is gated
508:   the DRAM_RW will stay high for about 1/2 clocks after the DRAM_REFRESH_RAS goes high.  That meets the datasheet
509:   requirements that DRAM_RW be high 10ns before and 10ns after DRAM_REFRESH_RAS goes high.
510:*/
511:DRAM_RW.d = CPU_RW;
512:DRAM_RW.ck = CLK_32M;
513:DRAM_RW.ap = CPU_AS # !DRAM_REFRESH_RAS  # !DRAM_REFRESH_CAS # !CPU_RESET;
514:
515:
516:/*
517:   This is the DRAM access state machine - a 3 bit counter.  Reset is held by /AS, so this will start to count
518:   once /AS falls and the next inverted 32MHz clock edge.  It is used to time the driving of the RAS and CAS lines
519:   for normal DRAM access, as well as a 'reset' to the refresh timing state machine used to time the RAS and CAS signals
520:   for refresh.  This state machine is running for all /AS bus cycles, memory or int ack.
521:*/
522:DRAM_ACCESS_TIMER0.d = !DRAM_ACCESS_TIMER0;
523:DRAM_ACCESS_TIMER1.d = DRAM_ACCESS_TIMER0 $ DRAM_ACCESS_TIMER1;
524:DRAM_ACCESS_TIMER2.d = ( DRAM_ACCESS_TIMER2 & !DRAM_ACCESS_TIMER0 )
525:                    # ( DRAM_ACCESS_TIMER2 & !DRAM_ACCESS_TIMER1 )
526:                    # ( !DRAM_ACCESS_TIMER2 & DRAM_ACCESS_TIMER1 & DRAM_ACCESS_TIMER0 );
527:
528:[DRAM_ACCESS_TIMER2..0].ck = CLK_32M;
529:[DRAM_ACCESS_TIMER2..0].ar = AS_GATED # !CPU_RESET;
530:
531:
532:/*
533:   REFRESH_COUNTER_RESET* is used to reset the refresh signal timing state machine.  This occurs during the middle of 
534:   the /AS cycle.   The reason the refresh signal timing state machine can't just be tied to the opposite of /AS is because
535:   the refresh cycle actually sneaks a bit into the next /AS cycle.  That is part of the reason the inital /RAS assertion
536:   during normal DRAM access is so late.  It could be started earlier, but if it was it would interfere with the minimum 
537:   precharge (delay) between RAS asseertions.   This reset needs to be offset by 1/2 clock cycle so it has two flip flops
538:   offset by a inverted clock.
539:*/

LISTING FOR LOGIC DESCRIPTION FILE: INTDRAM.pld                      Page 11

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Jun 17 21:56:02 2022

540:
541:REFRESH_COUNTER_RESET.d = !(dram_access_timer_field:[1,2]);
542:REFRESH_COUNTER_RESET.ck = !CLK_32M;
543:REFRESH_COUNTER_RESET.ar = !CPU_RESET;
544:
545:/*
546:REFRESH_COUNTER_RESET.d = REFRESH_COUNTER_RESET_PRE;
547:REFRESH_COUNTER_RESET.ck = !CLK_32M;
548:REFRESH_COUNTER_RESET.ar = !CPU_RESET;
549:*/
550:
551:/* 
552:   Data Direction Flag for data buffers.  0 = into DRAM (CPU WRITE), 1 = out from DRAM (CPU READ).
553:   NOTE - The DRAM data buffer is always enabled, so it is critical to keep the direction going
554:   into the DRAM unless there is an active DRAM read in process. 
555:   
556:   We turn on output only if we are in a DRAM cycle, and it is a CPU read (CPU_RW == 1).
557:   NOTE that DRAM_CS is alreay gated by /AS in the decode CPLS, so this can't accidently drive
558:   the data bus unless we are in an actual DRAM memory cycle, and it is a read operation.
559:   The bus drivers for the DRAM have the OE signals always asserted, so flipping direction is 
560:   what prevents driving of the data bus as the wrong time.  This was done to speed up the data
561:   signal.
562:*/
563:
564:DRAM_DATA_DIR = !DRAM_CS & CPU_RW;
565:
566:/* ################## REFRESH SECTION ######################### */
567:
568:
569:FIELD refresh_state_timer_field = [REFRESH_STATE_TIMER2..0];
570:
571:/* 
572:   This is the state machine used for the refresh signals.  It is held in reset by two things - 
573:   First is the REFRESH_REQUESTED_SYNC which is only asserted (1) when the REFRESH_TIMER has triggered
574:   indicating we need to do a refresh cycle.  Second it is help in reset by the output of the 
575:   DRAM_ACCESS_TIMER state machine, which guarentees this state machine starts incremented at a fixed
576:   location relative to a normal memory access cycle (DRAM or not).  When both conditions are met 
577:   this state machine will start counting and at specified times trigger the CAS and RAS lines for
578:   a refresh cycle.
579:
580:   REFRESH_COUNTER_RESET is active low, so when it is low we want to assert(high) the reset of the state time flip flops 
581:   REFRESH_REQUESTED_SYNC is high when a refresh cycle is needed, so we invert it for the reset flag 
582:*/
583:
584:REFRESH_STATE_TIMER0.d = !REFRESH_STATE_TIMER0;
585:REFRESH_STATE_TIMER1.d = REFRESH_STATE_TIMER0 $ REFRESH_STATE_TIMER1;
586:REFRESH_STATE_TIMER2.d = ( REFRESH_STATE_TIMER2 & !REFRESH_STATE_TIMER0 )
587:                    # ( REFRESH_STATE_TIMER2 & !REFRESH_STATE_TIMER1 )
588:                    # ( !REFRESH_STATE_TIMER2 & REFRESH_STATE_TIMER1 & REFRESH_STATE_TIMER0 );
589:
590:[REFRESH_STATE_TIMER2..0].ck = CLK_32M;
591:[REFRESH_STATE_TIMER2..0].ar = !REFRESH_REQUESTED_SYNC # !REFRESH_COUNTER_RESET;
592:
593:

LISTING FOR LOGIC DESCRIPTION FILE: INTDRAM.pld                      Page 12

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Jun 17 21:56:02 2022

594:/*
595:   The CAS signal for the refresh cycle is based on the above state machine, and uses two flip flops to give it a 1/2 cycle
596:   delay.
597:*/
598:
599:DRAM_REFRESH_CAS_PRE.d = !(refresh_state_timer_field:[1,2]);
600:DRAM_REFRESH_CAS_PRE.ck = !CLK_32M;
601:DRAM_REFRESH_CAS_PRE.ap = !CPU_RESET # !REFRESH_COUNTER_RESET;
602:
603:DRAM_REFRESH_CAS.d = DRAM_REFRESH_CAS_PRE;
604:DRAM_REFRESH_CAS.ck = CLK_32M;
605:DRAM_REFRESH_CAS.ap = !CPU_RESET # !REFRESH_COUNTER_RESET;
606:
607:/*
608:   The RAS signal for the refresh cycle is based on the above state machine, and uses one flip flop.  You will notice the
609:   CAS state above is triggered for states 2 and 3, and the RAS for states 3 and 4.  Due to the 1/2 extra offset from the 
610:   CAS flip flops, the actual CAS signal fires at 2.5 to 3.5, and the RAS from 3.0 to 4.0.   This gives the CAS before RAS
611:   a 1/2 clock cycle delay as required by the DRAM
612:*/
613:
614:DRAM_REFRESH_RAS.d = !(refresh_state_timer_field:[2,3]);
615:DRAM_REFRESH_RAS.ck = !CLK_32M;
616:DRAM_REFRESH_RAS.ap = !CPU_RESET # !REFRESH_COUNTER_RESET;
617:
618:/* 
619:   REFRESH_COMPLETED is an active low signal that indicates the refresh cycle has completed.
620:   This signal resets the REFRESH_REQUESTED_* flip flops.  This is triggered by state 6 of the
621:   refresh signal state machine, which occurs for only a 1/2 cycle period before the state 
622:   machine itself is reset.   I believe this would also work in state 5.
623:*/
624:
625:REFRESH_COMPLETED.d = !(refresh_state_timer_field:[5]);
626:REFRESH_COMPLETED.ck = !CLK_32M;
627:REFRESH_COMPLETED.ap = !CPU_RESET;
628:
629:
630:/*  
631:   These are the combined RAS and CAS signals.  The REFRESH signals are put on all RAS and CAS lines
632:   while the DRAM access ones are only driven based on address bit A1 and the LDS/UDS signals indicating if 
633:   we are reading the upper or lower 8 bits.  
634:*/
635:RAS0 = (DRAM_MEM_RAS # CPU_A1) & DRAM_REFRESH_RAS;
636:CAS0 = (DRAM_MEM_CAS # CPU_A1 # CPU_LDS) & DRAM_REFRESH_CAS;
637:CAS1 = (DRAM_MEM_CAS # CPU_A1 # CPU_UDS) & DRAM_REFRESH_CAS;
638:
639:RAS2 = (DRAM_MEM_RAS # !CPU_A1) & DRAM_REFRESH_RAS;
640:CAS2 = (DRAM_MEM_CAS # !CPU_A1 # CPU_LDS) & DRAM_REFRESH_CAS;
641:CAS3 = (DRAM_MEM_CAS # !CPU_A1 # CPU_UDS) & DRAM_REFRESH_CAS;
642:
643:
644:/* Refresh Timer - should fire every 15us */
645:
646:/* 
647:   Because the reset in the CPLD is async, we buffer it with 

LISTING FOR LOGIC DESCRIPTION FILE: INTDRAM.pld                      Page 13

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Jun 17 21:56:02 2022

648:   a flip flop so it is active for just one cycle.  after one cycle
649:   the output of this flip flop will reset the refresh timer, and that reset
650:   value will be clocked into this flip flop one cycle later.
651:   This means the counter will go 1 tick past the highest bit turning on before 
652:   starting again at 0.
653:*/
654:
655:REFRESH_REQUESTED_PRE.d = 'b'1;
656:REFRESH_REQUESTED_PRE.ck = REFRESH_TIMER7;
657:REFRESH_REQUESTED_PRE.ar = !REFRESH_COMPLETED # !CPU_RESET;
658:
659:REFRESH_REQUESTED_SYNC.d = REFRESH_REQUESTED_PRE;
660:REFRESH_REQUESTED_SYNC.ck = !AS_GATED;
661:REFRESH_REQUESTED_SYNC.ar = !REFRESH_COMPLETED # !CPU_RESET;
662:
663:/* 
664:   8 bit counter for refresh time.  This is built with 2x 4 bit counters that are chained 
665:   together.  In order to get a 15us cycle, this counter is preset to 0x08 on 'reset', and counts
666:   up to 128.  At 128 the REFRESH_REQUESTED event is triggered and the counter is 'reset' back to
667:   0x08.  The produces an event every 15us with an 8MHz clock.   
668:
669:   If the clock rate is not 32MHz for the core input, this will need to be adjusted.
670:
671:   The REFESH_TMER_RESET flip flop is used to produce a 1 clock cycle long reset signal once the 
672:   counter reaches 128 (highest bit set).  The output of that flipflop resets the counter value to 
673:   0x08.
674:*/
675:
676:REFRESH_TIMER_RESET.d = REFRESH_TIMER7;
677:REFRESH_TIMER_RESET.ck = CLK_32M;
678:REFRESH_TIMER_RESET.ar = !CPU_RESET;
679:
680:REFRESH_TIMER0.d = !REFRESH_TIMER0;
681:REFRESH_TIMER1.d = REFRESH_TIMER0 $ REFRESH_TIMER1;
682:REFRESH_TIMER2.d = ( REFRESH_TIMER2 & !REFRESH_TIMER0 )
683:                    # ( REFRESH_TIMER2 & !REFRESH_TIMER1 )
684:                    # ( !REFRESH_TIMER2 & REFRESH_TIMER1 & REFRESH_TIMER0 );
685:REFRESH_TIMER3.d = ( REFRESH_TIMER3 & !REFRESH_TIMER2 )
686:                    # ( REFRESH_TIMER3 & !REFRESH_TIMER0 )
687:                    # ( REFRESH_TIMER3 & !REFRESH_TIMER1 )
688:                    # ( !REFRESH_TIMER3 & REFRESH_TIMER2 & REFRESH_TIMER1 & REFRESH_TIMER0 );
689:
690:REFRESH_TIMER4.d = !REFRESH_TIMER4;
691:REFRESH_TIMER5.d = REFRESH_TIMER4 $ REFRESH_TIMER5;
692:REFRESH_TIMER6.d = ( REFRESH_TIMER6 & !REFRESH_TIMER4 )
693:                    # ( REFRESH_TIMER6 & !REFRESH_TIMER5 )
694:                    # ( !REFRESH_TIMER6 & REFRESH_TIMER5 & REFRESH_TIMER4 );
695:REFRESH_TIMER7.d = ( REFRESH_TIMER7 & !REFRESH_TIMER6 )
696:                    # ( REFRESH_TIMER7 & !REFRESH_TIMER4 )
697:                    # ( REFRESH_TIMER7 & !REFRESH_TIMER5 )
698:                    # ( !REFRESH_TIMER7 & REFRESH_TIMER6 & REFRESH_TIMER5 & REFRESH_TIMER4 );
699:
700:/* This should normally be CLK_8M, but on the proto board we are starting with a 16MHz OSC and an
701:8MHz CPU Clock, this CLK_16M is actually Mhz */

LISTING FOR LOGIC DESCRIPTION FILE: INTDRAM.pld                      Page 14

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Jun 17 21:56:02 2022

702:/*[REFRESH_TIMER0..3].ck = CLK_8M;*/
703:[REFRESH_TIMER0..3].ck = CLK_16M;
704:
705:[REFRESH_TIMER4..7].ck = !(REFRESH_TIMER3 & REFRESH_TIMER2 & REFRESH_TIMER1 & REFRESH_TIMER0);
706:
707:/*      
708:        At reset we want to set all bits to 0 except bit 3, which is the same as loading 0x08 into the counter.
709:        From 0x08 to 0x80 will give is the correct time period of 15us.
710:*/
711:
712:[REFRESH_TIMER0..2].ar = REFRESH_TIMER_RESET # !CPU_RESET;
713:[REFRESH_TIMER4..7].ar = REFRESH_TIMER_RESET # !CPU_RESET;
714:REFRESH_TIMER3.ap = REFRESH_TIMER_RESET # !CPU_RESET;
715:
716:
717:/* ############################################################################################ */
718:
719:/*
720:
721:
722:                                                                                    
723:                                             I                                      
724:                                             R                                      
725:                                             Q                                      
726:                                             L                                      
727:                       C                     7                                      
728:                       L                     _                                      
729:                     C K  I I   I I I   I II B                                      
730:                     L _  R R   R R R   R RR U                                      
731:                     K 5  Q Q   Q Q Q   Q QQ T                                      
732:                     _ 0  L L G L L L V L LL T G       V                            
733:                     1 0  3 3 N 4 4 5 C 5 66 O N       C                            
734:                     M K  B A D B A B C A BA N D       C                            
735:                    -------------------------------------------                     
736:                   / 11   9   7   5   3   1  83  81  79  77  75 \                  
737:                  /    10   8   6   4   2  84  82  80  78  76    \                 
738:                 | 12                    (*)                   74 | RAS0            
739:             VCC | 13                                          73 | RAS2            
740:             TDI | 14                                          72 | GND             
741:                 | 15                                          71 | TDO             
742:                 | 16                                          70 | CAS3            
743:    CPU_RESET_IN | 17                                          69 | CAS2            
744:         CLK_32M | 18                                          68 | CAS1            
745:             GND | 19                                          67 | CAS0            
746:        CPU_HALT | 20                                          66 | VCC             
747:         CPU_FC0 | 21                                          65 | DRAM_DATA_DIR   
748:         CPU_FC1 | 22                 ATF1508                  64 | DRAM_MEM_AB     
749:             TMS | 23               84-Lead PLCC               63 | DRAM_RW         
750:         CPU_FC2 | 24                                          62 | TCK             
751:            IPL0 | 25                                          61 |                 
752:             VCC | 26                                          60 |                 
753:            IPL1 | 27                                          59 | GND             
754:            IPL2 | 28                                          58 | CPU_INTACK0     
755:       CPU_RESET | 29                                          57 | CPU_INTACK1     

LISTING FOR LOGIC DESCRIPTION FILE: INTDRAM.pld                      Page 15

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Jun 17 21:56:02 2022

756:         CLK_16M | 30                                          56 | CPU_INTACK2     
757:          CPU_RW | 31                                          55 | INTC_CS         
758:             GND | 32                                          54 | DRAM_CS         
759:                  \     34  36  38  40  42  44  46  48  50  52   /                 
760:                   \  33  35  37  39  41  43  45  47  49  51  53/                  
761:                    --------------------------------------------                     
762:                      C C C C C V C C C G V C C   G C       D V                     
763:                      P P P P P C P P P N C P P   N P       T C                     
764:                      U U U U U C U U U D C U U   D U       A C                     
765:                      _ _ _ _ _   _ _ _     _ _     _       C                       
766:                      U L A D D   D D D     D D     D       K                       
767:                      D D S 0 1   2 3 4     5 6     7       _                       
768:                      S S                                   F                       
769:                                                            R                       
770:                                                            O                       
771:                                                            M                       
772:                                                            _                       
773:                                                            I                       
774:                                                            N                       
775:
776:
777:
778:
779:Total dedicated input used:     4/4     (100%)
780:Total I/O pins used             49/64   (76%)
781:Total Logic cells used          78/128  (60%)
782:Total Flip-Flop used            58/128  (45%)
783:Total Foldback logic used       17/128  (13%)
784:Total Nodes+FB/MCells           95/128  (74%)
785:Total cascade used              0
786:Total input pins                27
787:Total output pins               26
788:Total Pts                       266
789:
790:
791:*/
792:
793:
794:
795:



