Quartus II Archive log --	C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2.qarlog

Archive:	C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2.qar
Date:		Tue Jan 28 10:13:38 2014
Quartus II 32-bit		13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version

	=========== Files Selected: ===========
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/Counter.vhd
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/cpu.sdc
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/incremental_db/compiled_partitions/mynios2.db_info
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/my_top_system.vhd
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2.cmp
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2.qpf
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2.qsf
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2.qsys
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2.sopcinfo
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.qip
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/mynios2.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_avalon_sc_fifo.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_address_alignment.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_arbitrator.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_burst_adapter.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_master_agent.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_master_translator.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_slave_agent.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_slave_translator.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_merlin_width_adapter.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_reset_controller.sdc
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_reset_controller.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/altera_reset_synchronizer.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/interrupt_logic.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_addr_router.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_addr_router_001.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cmd_xbar_demux.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cmd_xbar_demux_001.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cmd_xbar_mux.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.sdc
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_sysclk.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_tck.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_jtag_debug_module_wrapper.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_oci_test_bench.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_ociram_default_contents.mif
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_rf_ram_a.mif
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_rf_ram_b.mif
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_cpu_test_bench.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_epcs_flash_controller.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_epcs_flash_controller_boot_rom.hex
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router_003.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_id_router_005.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_irq_mapper.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_jtag_uart.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_onchip_memory2.hex
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_onchip_memory2.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_pio_0.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_rsp_xbar_demux.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_rsp_xbar_demux_005.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_rsp_xbar_mux.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_rsp_xbar_mux_001.sv
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_sdram_0.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_sys_clk_timer.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_sysid_qsys_0.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_uart.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/mynios2_up_clock.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2/synthesis/submodules/slave_template.v
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/mynios2_assignment_defaults.qdf
C:/Users/mhouse1/Documents/Rover/FPGA_PROJECT_BASE_SYSTEM_V3/sopc_add_qip_file.tcl
C:/Users/mhouse1/Documents/Rover/My_Own_Components/ADC_CTRL.v
C:/Users/mhouse1/Documents/Rover/My_Own_Components/HE_counter.vhd
C:/Users/mhouse1/Documents/Rover/My_Own_Components/SPIPLL.v
C:/Users/mhouse1/Documents/Rover/My_Own_Components/mult_dim_ports.vhd
C:/Users/mhouse1/Documents/Rover/My_Own_Components/mux_4bit.vhd
C:/Users/mhouse1/Documents/Rover/My_Own_Components/mux_4bit_1.vhd
C:/Users/mhouse1/Documents/Rover/My_Own_Components/pulse_width_measure.vhd
C:/Users/mhouse1/Documents/Rover/My_Own_Components/pwm.vhd
C:/Users/mhouse1/Documents/Rover/My_Own_Components/pwm_1.vhd
C:/Users/mhouse1/Documents/Rover/My_Own_Components/reg16_avalon_interface_hw.tcl
	======= Total: 72 files to archive =======

	================ Status: ===============
All files archived successfully.
