<stg><name>compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:5 %mul_ln162_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln162

]]></Node>
<StgValue><ssdm name="mul_ln162_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:6 %mul_ln161_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln161

]]></Node>
<StgValue><ssdm name="mul_ln161_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:7 %mul_ln165_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln165

]]></Node>
<StgValue><ssdm name="mul_ln165_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %colt_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %colt

]]></Node>
<StgValue><ssdm name="colt_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:9 %move_type_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %move_type_2

]]></Node>
<StgValue><ssdm name="move_type_2_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:10 %cmp80_i = icmp_eq  i2 %move_type_2_read, i2 1

]]></Node>
<StgValue><ssdm name="cmp80_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:11 %store_ln163 = store i31 0, i31 %c_2

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.body59.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body59.i:0 %c = load i31 %c_2

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="31">
<![CDATA[
for.body59.i:1 %zext_ln163 = zext i31 %c

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body59.i:2 %icmp_ln163 = icmp_slt  i32 %zext_ln163, i32 %colt_read

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body59.i:3 %add_ln163 = add i31 %c, i31 1

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body59.i:4 %br_ln163 = br i1 %icmp_ln163, void %_ZL19reduction_move_undoR6Matrix.exit.loopexit.exitStub, void %for.body59.i.split

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="31">
<![CDATA[
for.body59.i.split:0 %trunc_ln163 = trunc i31 %c

]]></Node>
<StgValue><ssdm name="trunc_ln163"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body59.i.split:3 %lshr_ln5 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %c, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body59.i.split:4 %add_ln165 = add i15 %mul_ln165_read, i15 %lshr_ln5

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="15">
<![CDATA[
for.body59.i.split:5 %zext_ln165 = zext i15 %add_ln165

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split:6 %M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="M_e_0_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body59.i.split:7 %add_ln168 = add i15 %mul_ln161_read, i15 %lshr_ln5

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body59.i.split:10 %add_ln170 = add i15 %mul_ln162_read, i15 %lshr_ln5

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split:13 %M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="M_e_1_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split:16 %M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="M_e_2_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split:19 %M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="M_e_3_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="15">
<![CDATA[
for.body59.i.split:22 %M_e_0_load = load i15 %M_e_0_addr

]]></Node>
<StgValue><ssdm name="M_e_0_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="15">
<![CDATA[
for.body59.i.split:23 %M_e_1_load = load i15 %M_e_1_addr

]]></Node>
<StgValue><ssdm name="M_e_1_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="15">
<![CDATA[
for.body59.i.split:24 %M_e_2_load = load i15 %M_e_2_addr

]]></Node>
<StgValue><ssdm name="M_e_2_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="15">
<![CDATA[
for.body59.i.split:25 %M_e_3_load = load i15 %M_e_3_addr

]]></Node>
<StgValue><ssdm name="M_e_3_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0">
<![CDATA[
_ZL19reduction_move_undoR6Matrix.exit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body59.i.split:1 %specpipeline_ln163 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln163"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body59.i.split:2 %specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln163"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="15">
<![CDATA[
for.body59.i.split:8 %zext_ln168 = zext i15 %add_ln168

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split:9 %M_e_0_addr_4 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="M_e_0_addr_4"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="15">
<![CDATA[
for.body59.i.split:11 %zext_ln170 = zext i15 %add_ln170

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split:12 %M_e_0_addr_5 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="M_e_0_addr_5"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split:14 %M_e_1_addr_4 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="M_e_1_addr_4"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split:15 %M_e_1_addr_5 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="M_e_1_addr_5"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split:17 %M_e_2_addr_4 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="M_e_2_addr_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split:18 %M_e_2_addr_5 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="M_e_2_addr_5"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split:20 %M_e_3_addr_4 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="M_e_3_addr_4"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body59.i.split:21 %M_e_3_addr_5 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln170

]]></Node>
<StgValue><ssdm name="M_e_3_addr_5"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="15">
<![CDATA[
for.body59.i.split:22 %M_e_0_load = load i15 %M_e_0_addr

]]></Node>
<StgValue><ssdm name="M_e_0_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="15">
<![CDATA[
for.body59.i.split:23 %M_e_1_load = load i15 %M_e_1_addr

]]></Node>
<StgValue><ssdm name="M_e_1_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="15">
<![CDATA[
for.body59.i.split:24 %M_e_2_load = load i15 %M_e_2_addr

]]></Node>
<StgValue><ssdm name="M_e_2_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="15">
<![CDATA[
for.body59.i.split:25 %M_e_3_load = load i15 %M_e_3_addr

]]></Node>
<StgValue><ssdm name="M_e_3_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.body59.i.split:26 %v = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load, i2 1, i32 %M_e_1_load, i2 2, i32 %M_e_2_load, i2 3, i32 %M_e_3_load, i32 0, i2 %trunc_ln163

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body59.i.split:27 %icmp_ln166 = icmp_eq  i32 %v, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body59.i.split:28 %br_ln166 = br i1 %icmp_ln166, void %if.end68.i, void %cleanup87.i

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="cmp80_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end68.i:0 %v2 = sub i32 0, i32 %v

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end68.i:1 %v2_1 = select i1 %cmp80_i, i32 %v, i32 %v2

]]></Node>
<StgValue><ssdm name="v2_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end68.i:2 %switch_ln167 = switch i2 %trunc_ln163, void %arrayidx8612.i.case.3, i2 0, void %arrayidx8612.i.case.0, i2 1, void %arrayidx8612.i.case.1, i2 2, void %arrayidx8612.i.case.2

]]></Node>
<StgValue><ssdm name="switch_ln167"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="trunc_ln163" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx8612.i.case.2:0 %store_ln167 = store i32 0, i15 %M_e_2_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="trunc_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx8612.i.case.1:0 %store_ln167 = store i32 0, i15 %M_e_1_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="trunc_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx8612.i.case.0:0 %store_ln167 = store i32 0, i15 %M_e_0_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
<literal name="trunc_ln163" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx8612.i.case.3:0 %store_ln167 = store i32 0, i15 %M_e_3_addr

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
<literal name="trunc_ln163" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx8612.i.case.2:1 %store_ln168 = store i32 %v, i15 %M_e_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
<literal name="trunc_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx8612.i.case.1:1 %store_ln168 = store i32 %v, i15 %M_e_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
<literal name="trunc_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx8612.i.case.0:1 %store_ln168 = store i32 %v, i15 %M_e_0_addr_4

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
<literal name="trunc_ln163" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx8612.i.case.3:1 %store_ln168 = store i32 %v, i15 %M_e_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="69" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
<literal name="trunc_ln163" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx8612.i.case.2:2 %store_ln170 = store i32 %v2_1, i15 %M_e_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
<literal name="trunc_ln163" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8612.i.case.2:3 %br_ln170 = br void %arrayidx8612.i.exit

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
<literal name="trunc_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx8612.i.case.1:2 %store_ln170 = store i32 %v2_1, i15 %M_e_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
<literal name="trunc_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8612.i.case.1:3 %br_ln170 = br void %arrayidx8612.i.exit

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
<literal name="trunc_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx8612.i.case.0:2 %store_ln170 = store i32 %v2_1, i15 %M_e_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
<literal name="trunc_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8612.i.case.0:3 %br_ln170 = br void %arrayidx8612.i.exit

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
<literal name="trunc_ln163" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx8612.i.case.3:2 %store_ln170 = store i32 %v2_1, i15 %M_e_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
<literal name="trunc_ln163" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8612.i.case.3:3 %br_ln170 = br void %arrayidx8612.i.exit

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
<literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8612.i.exit:0 %br_ln171 = br void %cleanup87.i

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
cleanup87.i:0 %store_ln163 = store i31 %add_ln163, i31 %c_2

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
cleanup87.i:1 %br_ln163 = br void %for.body59.i

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
