{
  "module_name": "dcn_3_1_5_offset.h",
  "hash_id": "28c3c509e9e0f848f5ffb223c6c74b36ceb0900ff063068782bff0f2134ae491",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_1_5_offset.h",
  "human_readable_source": " \n#ifndef _dcn_3_1_5_OFFSET_HEADER\n#define _dcn_3_1_5_OFFSET_HEADER\n\n\n\n\n\n#define regDENTIST_DISPCLK_CNTL                                                                         0x0064\n#define regDENTIST_DISPCLK_CNTL_BASE_IDX                                                                1\n\n\n\n\n#define regPHYPLLA_PIXCLK_RESYNC_CNTL                                                                   0x0040\n#define regPHYPLLA_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define regPHYPLLB_PIXCLK_RESYNC_CNTL                                                                   0x0041\n#define regPHYPLLB_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define regPHYPLLC_PIXCLK_RESYNC_CNTL                                                                   0x0042\n#define regPHYPLLC_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define regPHYPLLD_PIXCLK_RESYNC_CNTL                                                                   0x0043\n#define regPHYPLLD_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define regDP_DTO_DBUF_EN                                                                               0x0044\n#define regDP_DTO_DBUF_EN_BASE_IDX                                                                      1\n#define regDPREFCLK_CGTT_BLK_CTRL_REG                                                                   0x0048\n#define regDPREFCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                          1\n#define regDCCG_GATE_DISABLE_CNTL4                                                                      0x0049\n#define regDCCG_GATE_DISABLE_CNTL4_BASE_IDX                                                             1\n#define regDPSTREAMCLK_CNTL                                                                             0x004a\n#define regDPSTREAMCLK_CNTL_BASE_IDX                                                                    1\n#define regREFCLK_CGTT_BLK_CTRL_REG                                                                     0x004b\n#define regREFCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define regPHYPLLE_PIXCLK_RESYNC_CNTL                                                                   0x004c\n#define regPHYPLLE_PIXCLK_RESYNC_CNTL_BASE_IDX                                                          1\n#define regDCCG_PERFMON_CNTL2                                                                           0x004e\n#define regDCCG_PERFMON_CNTL2_BASE_IDX                                                                  1\n#define regDCCG_DS_DTO_INCR                                                                             0x0053\n#define regDCCG_DS_DTO_INCR_BASE_IDX                                                                    1\n#define regDCCG_DS_DTO_MODULO                                                                           0x0054\n#define regDCCG_DS_DTO_MODULO_BASE_IDX                                                                  1\n#define regDCCG_DS_CNTL                                                                                 0x0055\n#define regDCCG_DS_CNTL_BASE_IDX                                                                        1\n#define regDCCG_DS_HW_CAL_INTERVAL                                                                      0x0056\n#define regDCCG_DS_HW_CAL_INTERVAL_BASE_IDX                                                             1\n#define regDPREFCLK_CNTL                                                                                0x0058\n#define regDPREFCLK_CNTL_BASE_IDX                                                                       1\n#define regDCE_VERSION                                                                                  0x005e\n#define regDCE_VERSION_BASE_IDX                                                                         1\n#define regDCCG_GTC_CNTL                                                                                0x0060\n#define regDCCG_GTC_CNTL_BASE_IDX                                                                       1\n#define regDCCG_GTC_DTO_INCR                                                                            0x0061\n#define regDCCG_GTC_DTO_INCR_BASE_IDX                                                                   1\n#define regDCCG_GTC_DTO_MODULO                                                                          0x0062\n#define regDCCG_GTC_DTO_MODULO_BASE_IDX                                                                 1\n#define regDCCG_GTC_CURRENT                                                                             0x0063\n#define regDCCG_GTC_CURRENT_BASE_IDX                                                                    1\n#define regSYMCLK32_SE_CNTL                                                                             0x0065\n#define regSYMCLK32_SE_CNTL_BASE_IDX                                                                    1\n#define regSYMCLK32_LE_CNTL                                                                             0x0066\n#define regSYMCLK32_LE_CNTL_BASE_IDX                                                                    1\n#define regDSCCLK0_DTO_PARAM                                                                            0x006c\n#define regDSCCLK0_DTO_PARAM_BASE_IDX                                                                   1\n#define regDSCCLK1_DTO_PARAM                                                                            0x006d\n#define regDSCCLK1_DTO_PARAM_BASE_IDX                                                                   1\n#define regDSCCLK2_DTO_PARAM                                                                            0x006e\n#define regDSCCLK2_DTO_PARAM_BASE_IDX                                                                   1\n#define regMILLISECOND_TIME_BASE_DIV                                                                    0x0070\n#define regMILLISECOND_TIME_BASE_DIV_BASE_IDX                                                           1\n#define regDISPCLK_FREQ_CHANGE_CNTL                                                                     0x0071\n#define regDISPCLK_FREQ_CHANGE_CNTL_BASE_IDX                                                            1\n#define regDC_MEM_GLOBAL_PWR_REQ_CNTL                                                                   0x0072\n#define regDC_MEM_GLOBAL_PWR_REQ_CNTL_BASE_IDX                                                          1\n#define regDCCG_PERFMON_CNTL                                                                            0x0073\n#define regDCCG_PERFMON_CNTL_BASE_IDX                                                                   1\n#define regDCCG_GATE_DISABLE_CNTL                                                                       0x0074\n#define regDCCG_GATE_DISABLE_CNTL_BASE_IDX                                                              1\n#define regDISPCLK_CGTT_BLK_CTRL_REG                                                                    0x0075\n#define regDISPCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                           1\n#define regSOCCLK_CGTT_BLK_CTRL_REG                                                                     0x0076\n#define regSOCCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define regDCCG_CAC_STATUS                                                                              0x0077\n#define regDCCG_CAC_STATUS_BASE_IDX                                                                     1\n#define regMICROSECOND_TIME_BASE_DIV                                                                    0x007b\n#define regMICROSECOND_TIME_BASE_DIV_BASE_IDX                                                           1\n#define regDCCG_GATE_DISABLE_CNTL2                                                                      0x007c\n#define regDCCG_GATE_DISABLE_CNTL2_BASE_IDX                                                             1\n#define regSYMCLK_CGTT_BLK_CTRL_REG                                                                     0x007d\n#define regSYMCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define regDCCG_DISP_CNTL_REG                                                                           0x007f\n#define regDCCG_DISP_CNTL_REG_BASE_IDX                                                                  1\n#define regOTG0_PIXEL_RATE_CNTL                                                                         0x0080\n#define regOTG0_PIXEL_RATE_CNTL_BASE_IDX                                                                1\n#define regDP_DTO0_PHASE                                                                                0x0081\n#define regDP_DTO0_PHASE_BASE_IDX                                                                       1\n#define regDP_DTO0_MODULO                                                                               0x0082\n#define regDP_DTO0_MODULO_BASE_IDX                                                                      1\n#define regOTG0_PHYPLL_PIXEL_RATE_CNTL                                                                  0x0083\n#define regOTG0_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                         1\n#define regOTG1_PIXEL_RATE_CNTL                                                                         0x0084\n#define regOTG1_PIXEL_RATE_CNTL_BASE_IDX                                                                1\n#define regDP_DTO1_PHASE                                                                                0x0085\n#define regDP_DTO1_PHASE_BASE_IDX                                                                       1\n#define regDP_DTO1_MODULO                                                                               0x0086\n#define regDP_DTO1_MODULO_BASE_IDX                                                                      1\n#define regOTG1_PHYPLL_PIXEL_RATE_CNTL                                                                  0x0087\n#define regOTG1_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                         1\n#define regOTG2_PIXEL_RATE_CNTL                                                                         0x0088\n#define regOTG2_PIXEL_RATE_CNTL_BASE_IDX                                                                1\n#define regDP_DTO2_PHASE                                                                                0x0089\n#define regDP_DTO2_PHASE_BASE_IDX                                                                       1\n#define regDP_DTO2_MODULO                                                                               0x008a\n#define regDP_DTO2_MODULO_BASE_IDX                                                                      1\n#define regOTG2_PHYPLL_PIXEL_RATE_CNTL                                                                  0x008b\n#define regOTG2_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                         1\n#define regOTG3_PIXEL_RATE_CNTL                                                                         0x008c\n#define regOTG3_PIXEL_RATE_CNTL_BASE_IDX                                                                1\n#define regDP_DTO3_PHASE                                                                                0x008d\n#define regDP_DTO3_PHASE_BASE_IDX                                                                       1\n#define regDP_DTO3_MODULO                                                                               0x008e\n#define regDP_DTO3_MODULO_BASE_IDX                                                                      1\n#define regOTG3_PHYPLL_PIXEL_RATE_CNTL                                                                  0x008f\n#define regOTG3_PHYPLL_PIXEL_RATE_CNTL_BASE_IDX                                                         1\n#define regDPPCLK_CGTT_BLK_CTRL_REG                                                                     0x0098\n#define regDPPCLK_CGTT_BLK_CTRL_REG_BASE_IDX                                                            1\n#define regDPPCLK0_DTO_PARAM                                                                            0x0099\n#define regDPPCLK0_DTO_PARAM_BASE_IDX                                                                   1\n#define regDPPCLK1_DTO_PARAM                                                                            0x009a\n#define regDPPCLK1_DTO_PARAM_BASE_IDX                                                                   1\n#define regDPPCLK2_DTO_PARAM                                                                            0x009b\n#define regDPPCLK2_DTO_PARAM_BASE_IDX                                                                   1\n#define regDPPCLK3_DTO_PARAM                                                                            0x009c\n#define regDPPCLK3_DTO_PARAM_BASE_IDX                                                                   1\n#define regDCCG_CAC_STATUS2                                                                             0x009f\n#define regDCCG_CAC_STATUS2_BASE_IDX                                                                    1\n#define regSYMCLKA_CLOCK_ENABLE                                                                         0x00a0\n#define regSYMCLKA_CLOCK_ENABLE_BASE_IDX                                                                1\n#define regSYMCLKB_CLOCK_ENABLE                                                                         0x00a1\n#define regSYMCLKB_CLOCK_ENABLE_BASE_IDX                                                                1\n#define regSYMCLKC_CLOCK_ENABLE                                                                         0x00a2\n#define regSYMCLKC_CLOCK_ENABLE_BASE_IDX                                                                1\n#define regSYMCLKD_CLOCK_ENABLE                                                                         0x00a3\n#define regSYMCLKD_CLOCK_ENABLE_BASE_IDX                                                                1\n#define regSYMCLKE_CLOCK_ENABLE                                                                         0x00a4\n#define regSYMCLKE_CLOCK_ENABLE_BASE_IDX                                                                1\n#define regDCCG_SOFT_RESET                                                                              0x00a6\n#define regDCCG_SOFT_RESET_BASE_IDX                                                                     1\n#define regDSCCLK_DTO_CTRL                                                                              0x00a7\n#define regDSCCLK_DTO_CTRL_BASE_IDX                                                                     1\n#define regDCCG_AUDIO_DTO_SOURCE                                                                        0x00ab\n#define regDCCG_AUDIO_DTO_SOURCE_BASE_IDX                                                               1\n#define regDCCG_AUDIO_DTO0_PHASE                                                                        0x00ac\n#define regDCCG_AUDIO_DTO0_PHASE_BASE_IDX                                                               1\n#define regDCCG_AUDIO_DTO0_MODULE                                                                       0x00ad\n#define regDCCG_AUDIO_DTO0_MODULE_BASE_IDX                                                              1\n#define regDCCG_AUDIO_DTO1_PHASE                                                                        0x00ae\n#define regDCCG_AUDIO_DTO1_PHASE_BASE_IDX                                                               1\n#define regDCCG_AUDIO_DTO1_MODULE                                                                       0x00af\n#define regDCCG_AUDIO_DTO1_MODULE_BASE_IDX                                                              1\n#define regDCCG_VSYNC_OTG0_LATCH_VALUE                                                                  0x00b0\n#define regDCCG_VSYNC_OTG0_LATCH_VALUE_BASE_IDX                                                         1\n#define regDCCG_VSYNC_OTG1_LATCH_VALUE                                                                  0x00b1\n#define regDCCG_VSYNC_OTG1_LATCH_VALUE_BASE_IDX                                                         1\n#define regDCCG_VSYNC_OTG2_LATCH_VALUE                                                                  0x00b2\n#define regDCCG_VSYNC_OTG2_LATCH_VALUE_BASE_IDX                                                         1\n#define regDCCG_VSYNC_OTG3_LATCH_VALUE                                                                  0x00b3\n#define regDCCG_VSYNC_OTG3_LATCH_VALUE_BASE_IDX                                                         1\n#define regDCCG_VSYNC_OTG4_LATCH_VALUE                                                                  0x00b4\n#define regDCCG_VSYNC_OTG4_LATCH_VALUE_BASE_IDX                                                         1\n#define regDCCG_VSYNC_OTG5_LATCH_VALUE                                                                  0x00b5\n#define regDCCG_VSYNC_OTG5_LATCH_VALUE_BASE_IDX                                                         1\n#define regDPPCLK_DTO_CTRL                                                                              0x00b6\n#define regDPPCLK_DTO_CTRL_BASE_IDX                                                                     1\n#define regDCCG_VSYNC_CNT_CTRL                                                                          0x00b8\n#define regDCCG_VSYNC_CNT_CTRL_BASE_IDX                                                                 1\n#define regDCCG_VSYNC_CNT_INT_CTRL                                                                      0x00b9\n#define regDCCG_VSYNC_CNT_INT_CTRL_BASE_IDX                                                             1\n#define regFORCE_SYMCLK_DISABLE                                                                         0x00ba\n#define regFORCE_SYMCLK_DISABLE_BASE_IDX                                                                1\n#define regDCCG_TEST_CLK_SEL                                                                            0x00be\n#define regDCCG_TEST_CLK_SEL_BASE_IDX                                                                   1\n#define regDTBCLK_DTO0_PHASE                                                                            0x0018\n#define regDTBCLK_DTO0_PHASE_BASE_IDX                                                                   2\n#define regDTBCLK_DTO1_PHASE                                                                            0x0019\n#define regDTBCLK_DTO1_PHASE_BASE_IDX                                                                   2\n#define regDTBCLK_DTO2_PHASE                                                                            0x001a\n#define regDTBCLK_DTO2_PHASE_BASE_IDX                                                                   2\n#define regDTBCLK_DTO3_PHASE                                                                            0x001b\n#define regDTBCLK_DTO3_PHASE_BASE_IDX                                                                   2\n#define regDTBCLK_DTO0_MODULO                                                                           0x001f\n#define regDTBCLK_DTO0_MODULO_BASE_IDX                                                                  2\n#define regDTBCLK_DTO1_MODULO                                                                           0x0020\n#define regDTBCLK_DTO1_MODULO_BASE_IDX                                                                  2\n#define regDTBCLK_DTO2_MODULO                                                                           0x0021\n#define regDTBCLK_DTO2_MODULO_BASE_IDX                                                                  2\n#define regDTBCLK_DTO3_MODULO                                                                           0x0022\n#define regDTBCLK_DTO3_MODULO_BASE_IDX                                                                  2\n#define regPHYASYMCLK_CLOCK_CNTL                                                                        0x0052\n#define regPHYASYMCLK_CLOCK_CNTL_BASE_IDX                                                               2\n#define regPHYBSYMCLK_CLOCK_CNTL                                                                        0x0053\n#define regPHYBSYMCLK_CLOCK_CNTL_BASE_IDX                                                               2\n#define regPHYCSYMCLK_CLOCK_CNTL                                                                        0x0054\n#define regPHYCSYMCLK_CLOCK_CNTL_BASE_IDX                                                               2\n#define regPHYDSYMCLK_CLOCK_CNTL                                                                        0x0055\n#define regPHYDSYMCLK_CLOCK_CNTL_BASE_IDX                                                               2\n#define regPHYESYMCLK_CLOCK_CNTL                                                                        0x0056\n#define regPHYESYMCLK_CLOCK_CNTL_BASE_IDX                                                               2\n#define regDCCG_GATE_DISABLE_CNTL3                                                                      0x005a\n#define regDCCG_GATE_DISABLE_CNTL3_BASE_IDX                                                             2\n#define regHDMISTREAMCLK0_DTO_PARAM                                                                     0x005b\n#define regHDMISTREAMCLK0_DTO_PARAM_BASE_IDX                                                            2\n#define regDCCG_AUDIO_DTBCLK_DTO_PHASE                                                                  0x0061\n#define regDCCG_AUDIO_DTBCLK_DTO_PHASE_BASE_IDX                                                         2\n#define regDCCG_AUDIO_DTBCLK_DTO_MODULO                                                                 0x0062\n#define regDCCG_AUDIO_DTBCLK_DTO_MODULO_BASE_IDX                                                        2\n#define regDTBCLK_DTO_DBUF_EN                                                                           0x0063\n#define regDTBCLK_DTO_DBUF_EN_BASE_IDX                                                                  2\n\n\n\n\n#define regDC_PERFMON0_PERFCOUNTER_CNTL                                                                 0x0000\n#define regDC_PERFMON0_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define regDC_PERFMON0_PERFCOUNTER_CNTL2                                                                0x0001\n#define regDC_PERFMON0_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define regDC_PERFMON0_PERFCOUNTER_STATE                                                                0x0002\n#define regDC_PERFMON0_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define regDC_PERFMON0_PERFMON_CNTL                                                                     0x0003\n#define regDC_PERFMON0_PERFMON_CNTL_BASE_IDX                                                            2\n#define regDC_PERFMON0_PERFMON_CNTL2                                                                    0x0004\n#define regDC_PERFMON0_PERFMON_CNTL2_BASE_IDX                                                           2\n#define regDC_PERFMON0_PERFMON_CVALUE_INT_MISC                                                          0x0005\n#define regDC_PERFMON0_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define regDC_PERFMON0_PERFMON_CVALUE_LOW                                                               0x0006\n#define regDC_PERFMON0_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define regDC_PERFMON0_PERFMON_HI                                                                       0x0007\n#define regDC_PERFMON0_PERFMON_HI_BASE_IDX                                                              2\n#define regDC_PERFMON0_PERFMON_LOW                                                                      0x0008\n#define regDC_PERFMON0_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define regDC_PERFMON1_PERFCOUNTER_CNTL                                                                 0x000c\n#define regDC_PERFMON1_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define regDC_PERFMON1_PERFCOUNTER_CNTL2                                                                0x000d\n#define regDC_PERFMON1_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define regDC_PERFMON1_PERFCOUNTER_STATE                                                                0x000e\n#define regDC_PERFMON1_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define regDC_PERFMON1_PERFMON_CNTL                                                                     0x000f\n#define regDC_PERFMON1_PERFMON_CNTL_BASE_IDX                                                            2\n#define regDC_PERFMON1_PERFMON_CNTL2                                                                    0x0010\n#define regDC_PERFMON1_PERFMON_CNTL2_BASE_IDX                                                           2\n#define regDC_PERFMON1_PERFMON_CVALUE_INT_MISC                                                          0x0011\n#define regDC_PERFMON1_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define regDC_PERFMON1_PERFMON_CVALUE_LOW                                                               0x0012\n#define regDC_PERFMON1_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define regDC_PERFMON1_PERFMON_HI                                                                       0x0013\n#define regDC_PERFMON1_PERFMON_HI_BASE_IDX                                                              2\n#define regDC_PERFMON1_PERFMON_LOW                                                                      0x0014\n#define regDC_PERFMON1_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define regDMCU_CTRL                                                                                    0x00da\n#define regDMCU_CTRL_BASE_IDX                                                                           2\n#define regDMCU_STATUS                                                                                  0x00db\n#define regDMCU_STATUS_BASE_IDX                                                                         2\n#define regDMCU_PC_START_ADDR                                                                           0x00dc\n#define regDMCU_PC_START_ADDR_BASE_IDX                                                                  2\n#define regDMCU_FW_START_ADDR                                                                           0x00dd\n#define regDMCU_FW_START_ADDR_BASE_IDX                                                                  2\n#define regDMCU_FW_END_ADDR                                                                             0x00de\n#define regDMCU_FW_END_ADDR_BASE_IDX                                                                    2\n#define regDMCU_FW_ISR_START_ADDR                                                                       0x00df\n#define regDMCU_FW_ISR_START_ADDR_BASE_IDX                                                              2\n#define regDMCU_FW_CS_HI                                                                                0x00e0\n#define regDMCU_FW_CS_HI_BASE_IDX                                                                       2\n#define regDMCU_FW_CS_LO                                                                                0x00e1\n#define regDMCU_FW_CS_LO_BASE_IDX                                                                       2\n#define regDMCU_RAM_ACCESS_CTRL                                                                         0x00e2\n#define regDMCU_RAM_ACCESS_CTRL_BASE_IDX                                                                2\n#define regDMCU_ERAM_WR_CTRL                                                                            0x00e3\n#define regDMCU_ERAM_WR_CTRL_BASE_IDX                                                                   2\n#define regDMCU_ERAM_WR_DATA                                                                            0x00e4\n#define regDMCU_ERAM_WR_DATA_BASE_IDX                                                                   2\n#define regDMCU_ERAM_RD_CTRL                                                                            0x00e5\n#define regDMCU_ERAM_RD_CTRL_BASE_IDX                                                                   2\n#define regDMCU_ERAM_RD_DATA                                                                            0x00e6\n#define regDMCU_ERAM_RD_DATA_BASE_IDX                                                                   2\n#define regDMCU_IRAM_WR_CTRL                                                                            0x00e7\n#define regDMCU_IRAM_WR_CTRL_BASE_IDX                                                                   2\n#define regDMCU_IRAM_WR_DATA                                                                            0x00e8\n#define regDMCU_IRAM_WR_DATA_BASE_IDX                                                                   2\n#define regDMCU_IRAM_RD_CTRL                                                                            0x00e9\n#define regDMCU_IRAM_RD_CTRL_BASE_IDX                                                                   2\n#define regDMCU_IRAM_RD_DATA                                                                            0x00ea\n#define regDMCU_IRAM_RD_DATA_BASE_IDX                                                                   2\n#define regDMCU_EVENT_TRIGGER                                                                           0x00eb\n#define regDMCU_EVENT_TRIGGER_BASE_IDX                                                                  2\n#define regDMCU_UC_INTERNAL_INT_STATUS                                                                  0x00ec\n#define regDMCU_UC_INTERNAL_INT_STATUS_BASE_IDX                                                         2\n#define regDMCU_SS_INTERRUPT_CNTL_STATUS                                                                0x00ed\n#define regDMCU_SS_INTERRUPT_CNTL_STATUS_BASE_IDX                                                       2\n#define regDMCU_INTERRUPT_TO_HOST_EN_MASK                                                               0x00f0\n#define regDMCU_INTERRUPT_TO_HOST_EN_MASK_BASE_IDX                                                      2\n#define regDMCU_INTERRUPT_TO_UC_EN_MASK                                                                 0x00f1\n#define regDMCU_INTERRUPT_TO_UC_EN_MASK_BASE_IDX                                                        2\n#define regDMCU_INTERRUPT_TO_UC_EN_MASK_1                                                               0x00f2\n#define regDMCU_INTERRUPT_TO_UC_EN_MASK_1_BASE_IDX                                                      2\n#define regDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL                                                            0x00f3\n#define regDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_BASE_IDX                                                   2\n#define regDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1                                                          0x00f4\n#define regDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1_BASE_IDX                                                 2\n#define regDC_DMCU_SCRATCH                                                                              0x00f5\n#define regDC_DMCU_SCRATCH_BASE_IDX                                                                     2\n#define regDMCU_INT_CNT                                                                                 0x00f6\n#define regDMCU_INT_CNT_BASE_IDX                                                                        2\n#define regDMCU_FW_CHECKSUM_SMPL_BYTE_POS                                                               0x00f7\n#define regDMCU_FW_CHECKSUM_SMPL_BYTE_POS_BASE_IDX                                                      2\n#define regDMCU_UC_CLK_GATING_CNTL                                                                      0x00f8\n#define regDMCU_UC_CLK_GATING_CNTL_BASE_IDX                                                             2\n#define regMASTER_COMM_DATA_REG1                                                                        0x00f9\n#define regMASTER_COMM_DATA_REG1_BASE_IDX                                                               2\n#define regMASTER_COMM_DATA_REG2                                                                        0x00fa\n#define regMASTER_COMM_DATA_REG2_BASE_IDX                                                               2\n#define regMASTER_COMM_DATA_REG3                                                                        0x00fb\n#define regMASTER_COMM_DATA_REG3_BASE_IDX                                                               2\n#define regMASTER_COMM_CMD_REG                                                                          0x00fc\n#define regMASTER_COMM_CMD_REG_BASE_IDX                                                                 2\n#define regMASTER_COMM_CNTL_REG                                                                         0x00fd\n#define regMASTER_COMM_CNTL_REG_BASE_IDX                                                                2\n#define regSLAVE_COMM_DATA_REG1                                                                         0x00fe\n#define regSLAVE_COMM_DATA_REG1_BASE_IDX                                                                2\n#define regSLAVE_COMM_DATA_REG2                                                                         0x00ff\n#define regSLAVE_COMM_DATA_REG2_BASE_IDX                                                                2\n#define regSLAVE_COMM_DATA_REG3                                                                         0x0100\n#define regSLAVE_COMM_DATA_REG3_BASE_IDX                                                                2\n#define regSLAVE_COMM_CMD_REG                                                                           0x0101\n#define regSLAVE_COMM_CMD_REG_BASE_IDX                                                                  2\n#define regSLAVE_COMM_CNTL_REG                                                                          0x0102\n#define regSLAVE_COMM_CNTL_REG_BASE_IDX                                                                 2\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1                                                        0x010a\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1_BASE_IDX                                               2\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2                                                        0x010b\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2_BASE_IDX                                               2\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3                                                        0x010c\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3_BASE_IDX                                               2\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4                                                        0x010d\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4_BASE_IDX                                               2\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5                                                        0x010e\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5_BASE_IDX                                               2\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1                                                   0x010f\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1_BASE_IDX                                          2\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2                                                   0x0110\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2_BASE_IDX                                          2\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3                                                   0x0111\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3_BASE_IDX                                          2\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4                                                   0x0112\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4_BASE_IDX                                          2\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5                                                   0x0113\n#define regDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5_BASE_IDX                                          2\n#define regDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1                                                           0x0115\n#define regDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1_BASE_IDX                                                  2\n#define regDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1                                                      0x0116\n#define regDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1_BASE_IDX                                             2\n#define regDMCU_INTERRUPT_TO_UC_EN_MASK_CONTINUE                                                        0x011a\n#define regDMCU_INTERRUPT_TO_UC_EN_MASK_CONTINUE_BASE_IDX                                               2\n#define regDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_CONTINUE                                                   0x011b\n#define regDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_CONTINUE_BASE_IDX                                          2\n#define regDMCU_INT_CNT_CONTINUE                                                                        0x011c\n#define regDMCU_INT_CNT_CONTINUE_BASE_IDX                                                               2\n#define regDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_CONT2                                                      0x011d\n#define regDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_CONT2_BASE_IDX                                             2\n#define regDMCU_INTERRUPT_TO_UC_EN_MASK_2                                                               0x011f\n#define regDMCU_INTERRUPT_TO_UC_EN_MASK_2_BASE_IDX                                                      2\n#define regDMCU_INT_CNT_CONT2                                                                           0x0120\n#define regDMCU_INT_CNT_CONT2_BASE_IDX                                                                  2\n#define regDMCU_INT_CNT_CONT3                                                                           0x0121\n#define regDMCU_INT_CNT_CONT3_BASE_IDX                                                                  2\n\n\n\n\n#define regDMCUB_RBBMIF_SEC_CNTL                                                                        0x017a\n#define regDMCUB_RBBMIF_SEC_CNTL_BASE_IDX                                                               2\n\n\n\n\n#define regRBBMIF_TIMEOUT                                                                               0x017f\n#define regRBBMIF_TIMEOUT_BASE_IDX                                                                      2\n#define regRBBMIF_STATUS                                                                                0x0180\n#define regRBBMIF_STATUS_BASE_IDX                                                                       2\n#define regRBBMIF_STATUS_2                                                                              0x0181\n#define regRBBMIF_STATUS_2_BASE_IDX                                                                     2\n#define regRBBMIF_INT_STATUS                                                                            0x0182\n#define regRBBMIF_INT_STATUS_BASE_IDX                                                                   2\n#define regRBBMIF_TIMEOUT_DIS                                                                           0x0183\n#define regRBBMIF_TIMEOUT_DIS_BASE_IDX                                                                  2\n#define regRBBMIF_TIMEOUT_DIS_2                                                                         0x0184\n#define regRBBMIF_TIMEOUT_DIS_2_BASE_IDX                                                                2\n#define regRBBMIF_STATUS_FLAG                                                                           0x0185\n#define regRBBMIF_STATUS_FLAG_BASE_IDX                                                                  2\n\n\n\n\n#define regDC_PERFMON2_PERFCOUNTER_CNTL                                                                 0x00be\n#define regDC_PERFMON2_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define regDC_PERFMON2_PERFCOUNTER_CNTL2                                                                0x00bf\n#define regDC_PERFMON2_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define regDC_PERFMON2_PERFCOUNTER_STATE                                                                0x00c0\n#define regDC_PERFMON2_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define regDC_PERFMON2_PERFMON_CNTL                                                                     0x00c1\n#define regDC_PERFMON2_PERFMON_CNTL_BASE_IDX                                                            2\n#define regDC_PERFMON2_PERFMON_CNTL2                                                                    0x00c2\n#define regDC_PERFMON2_PERFMON_CNTL2_BASE_IDX                                                           2\n#define regDC_PERFMON2_PERFMON_CVALUE_INT_MISC                                                          0x00c3\n#define regDC_PERFMON2_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define regDC_PERFMON2_PERFMON_CVALUE_LOW                                                               0x00c4\n#define regDC_PERFMON2_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define regDC_PERFMON2_PERFMON_HI                                                                       0x00c5\n#define regDC_PERFMON2_PERFMON_HI_BASE_IDX                                                              2\n#define regDC_PERFMON2_PERFMON_LOW                                                                      0x00c6\n#define regDC_PERFMON2_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define regDC_GPU_TIMER_START_POSITION_V_UPDATE                                                         0x0126\n#define regDC_GPU_TIMER_START_POSITION_V_UPDATE_BASE_IDX                                                2\n#define regDC_GPU_TIMER_START_POSITION_VSTARTUP                                                         0x0127\n#define regDC_GPU_TIMER_START_POSITION_VSTARTUP_BASE_IDX                                                2\n#define regDC_GPU_TIMER_READ                                                                            0x0128\n#define regDC_GPU_TIMER_READ_BASE_IDX                                                                   2\n#define regDC_GPU_TIMER_READ_CNTL                                                                       0x0129\n#define regDC_GPU_TIMER_READ_CNTL_BASE_IDX                                                              2\n#define regDC_GPU_TIMER_START_POSITION_VREADY                                                           0x0141\n#define regDC_GPU_TIMER_START_POSITION_VREADY_BASE_IDX                                                  2\n#define regDC_GPU_TIMER_START_POSITION_FLIP                                                             0x0142\n#define regDC_GPU_TIMER_START_POSITION_FLIP_BASE_IDX                                                    2\n#define regDC_GPU_TIMER_START_POSITION_V_UPDATE_NO_LOCK                                                 0x0143\n#define regDC_GPU_TIMER_START_POSITION_V_UPDATE_NO_LOCK_BASE_IDX                                        2\n#define regDC_GPU_TIMER_START_POSITION_FLIP_AWAY                                                        0x0144\n#define regDC_GPU_TIMER_START_POSITION_FLIP_AWAY_BASE_IDX                                               2\n#define regDCCG_INTERRUPT_DEST                                                                          0x0148\n#define regDCCG_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define regDMU_INTERRUPT_DEST                                                                           0x0149\n#define regDMU_INTERRUPT_DEST_BASE_IDX                                                                  2\n#define regDMU_INTERRUPT_DEST2                                                                          0x014a\n#define regDMU_INTERRUPT_DEST2_BASE_IDX                                                                 2\n#define regDCPG_INTERRUPT_DEST                                                                          0x014b\n#define regDCPG_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define regDCPG_INTERRUPT_DEST2                                                                         0x014c\n#define regDCPG_INTERRUPT_DEST2_BASE_IDX                                                                2\n#define regMMHUBBUB_INTERRUPT_DEST                                                                      0x014d\n#define regMMHUBBUB_INTERRUPT_DEST_BASE_IDX                                                             2\n#define regWB_INTERRUPT_DEST                                                                            0x014e\n#define regWB_INTERRUPT_DEST_BASE_IDX                                                                   2\n#define regDCHUB_INTERRUPT_DEST                                                                         0x014f\n#define regDCHUB_INTERRUPT_DEST_BASE_IDX                                                                2\n#define regDCHUB_PERFCOUNTER_INTERRUPT_DEST                                                             0x0150\n#define regDCHUB_PERFCOUNTER_INTERRUPT_DEST_BASE_IDX                                                    2\n#define regDCHUB_INTERRUPT_DEST2                                                                        0x0151\n#define regDCHUB_INTERRUPT_DEST2_BASE_IDX                                                               2\n#define regDPP_PERFCOUNTER_INTERRUPT_DEST                                                               0x0152\n#define regDPP_PERFCOUNTER_INTERRUPT_DEST_BASE_IDX                                                      2\n#define regMPC_INTERRUPT_DEST                                                                           0x0153\n#define regMPC_INTERRUPT_DEST_BASE_IDX                                                                  2\n#define regOPP_INTERRUPT_DEST                                                                           0x0154\n#define regOPP_INTERRUPT_DEST_BASE_IDX                                                                  2\n#define regOPTC_INTERRUPT_DEST                                                                          0x0155\n#define regOPTC_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define regOTG0_INTERRUPT_DEST                                                                          0x0156\n#define regOTG0_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define regOTG1_INTERRUPT_DEST                                                                          0x0157\n#define regOTG1_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define regOTG2_INTERRUPT_DEST                                                                          0x0158\n#define regOTG2_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define regOTG3_INTERRUPT_DEST                                                                          0x0159\n#define regOTG3_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define regOTG4_INTERRUPT_DEST                                                                          0x015a\n#define regOTG4_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define regOTG5_INTERRUPT_DEST                                                                          0x015b\n#define regOTG5_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define regDIG_INTERRUPT_DEST                                                                           0x015c\n#define regDIG_INTERRUPT_DEST_BASE_IDX                                                                  2\n#define regI2C_DDC_HPD_INTERRUPT_DEST                                                                   0x015d\n#define regI2C_DDC_HPD_INTERRUPT_DEST_BASE_IDX                                                          2\n#define regDIO_INTERRUPT_DEST                                                                           0x015f\n#define regDIO_INTERRUPT_DEST_BASE_IDX                                                                  2\n#define regDCIO_INTERRUPT_DEST                                                                          0x0160\n#define regDCIO_INTERRUPT_DEST_BASE_IDX                                                                 2\n#define regHPD_INTERRUPT_DEST                                                                           0x0161\n#define regHPD_INTERRUPT_DEST_BASE_IDX                                                                  2\n#define regAZ_INTERRUPT_DEST                                                                            0x0162\n#define regAZ_INTERRUPT_DEST_BASE_IDX                                                                   2\n#define regAUX_INTERRUPT_DEST                                                                           0x0163\n#define regAUX_INTERRUPT_DEST_BASE_IDX                                                                  2\n#define regDSC_INTERRUPT_DEST                                                                           0x0164\n#define regDSC_INTERRUPT_DEST_BASE_IDX                                                                  2\n#define regHPO_INTERRUPT_DEST                                                                           0x0165\n#define regHPO_INTERRUPT_DEST_BASE_IDX                                                                  2\n\n\n\n\n#define regCC_DC_PIPE_DIS                                                                               0x00ca\n#define regCC_DC_PIPE_DIS_BASE_IDX                                                                      2\n#define regDMU_CLK_CNTL                                                                                 0x00cb\n#define regDMU_CLK_CNTL_BASE_IDX                                                                        2\n#define regDMU_MEM_PWR_CNTL                                                                             0x00cc\n#define regDMU_MEM_PWR_CNTL_BASE_IDX                                                                    2\n#define regDMCU_SMU_INTERRUPT_CNTL                                                                      0x00cd\n#define regDMCU_SMU_INTERRUPT_CNTL_BASE_IDX                                                             2\n#define regZSC_CNTL                                                                                     0x00cf\n#define regZSC_CNTL_BASE_IDX                                                                            2\n#define regZSC_CNTL2                                                                                    0x00d0\n#define regZSC_CNTL2_BASE_IDX                                                                           2\n#define regDMU_MISC_ALLOW_DS_FORCE                                                                      0x00d6\n#define regDMU_MISC_ALLOW_DS_FORCE_BASE_IDX                                                             2\n#define regZSC_STATUS                                                                                   0x00d7\n#define regZSC_STATUS_BASE_IDX                                                                          2\n\n\n\n\n#define regDOMAIN0_PG_CONFIG                                                                            0x0080\n#define regDOMAIN0_PG_CONFIG_BASE_IDX                                                                   2\n#define regDOMAIN0_PG_STATUS                                                                            0x0081\n#define regDOMAIN0_PG_STATUS_BASE_IDX                                                                   2\n#define regDOMAIN1_PG_CONFIG                                                                            0x0082\n#define regDOMAIN1_PG_CONFIG_BASE_IDX                                                                   2\n#define regDOMAIN1_PG_STATUS                                                                            0x0083\n#define regDOMAIN1_PG_STATUS_BASE_IDX                                                                   2\n#define regDOMAIN2_PG_CONFIG                                                                            0x0084\n#define regDOMAIN2_PG_CONFIG_BASE_IDX                                                                   2\n#define regDOMAIN2_PG_STATUS                                                                            0x0085\n#define regDOMAIN2_PG_STATUS_BASE_IDX                                                                   2\n#define regDOMAIN3_PG_CONFIG                                                                            0x0086\n#define regDOMAIN3_PG_CONFIG_BASE_IDX                                                                   2\n#define regDOMAIN3_PG_STATUS                                                                            0x0087\n#define regDOMAIN3_PG_STATUS_BASE_IDX                                                                   2\n#define regDOMAIN16_PG_CONFIG                                                                           0x0089\n#define regDOMAIN16_PG_CONFIG_BASE_IDX                                                                  2\n#define regDOMAIN16_PG_STATUS                                                                           0x008a\n#define regDOMAIN16_PG_STATUS_BASE_IDX                                                                  2\n#define regDOMAIN17_PG_CONFIG                                                                           0x008b\n#define regDOMAIN17_PG_CONFIG_BASE_IDX                                                                  2\n#define regDOMAIN17_PG_STATUS                                                                           0x008c\n#define regDOMAIN17_PG_STATUS_BASE_IDX                                                                  2\n#define regDOMAIN18_PG_CONFIG                                                                           0x008d\n#define regDOMAIN18_PG_CONFIG_BASE_IDX                                                                  2\n#define regDOMAIN18_PG_STATUS                                                                           0x008e\n#define regDOMAIN18_PG_STATUS_BASE_IDX                                                                  2\n#define regDC_IP_REQUEST_CNTL                                                                           0x0093\n#define regDC_IP_REQUEST_CNTL_BASE_IDX                                                                  2\n\n\n\n\n#define regDMCUB_REGION0_OFFSET                                                                         0x018e\n#define regDMCUB_REGION0_OFFSET_BASE_IDX                                                                2\n#define regDMCUB_REGION0_OFFSET_HIGH                                                                    0x018f\n#define regDMCUB_REGION0_OFFSET_HIGH_BASE_IDX                                                           2\n#define regDMCUB_REGION1_OFFSET                                                                         0x0190\n#define regDMCUB_REGION1_OFFSET_BASE_IDX                                                                2\n#define regDMCUB_REGION1_OFFSET_HIGH                                                                    0x0191\n#define regDMCUB_REGION1_OFFSET_HIGH_BASE_IDX                                                           2\n#define regDMCUB_REGION2_OFFSET                                                                         0x0192\n#define regDMCUB_REGION2_OFFSET_BASE_IDX                                                                2\n#define regDMCUB_REGION2_OFFSET_HIGH                                                                    0x0193\n#define regDMCUB_REGION2_OFFSET_HIGH_BASE_IDX                                                           2\n#define regDMCUB_REGION4_OFFSET                                                                         0x0196\n#define regDMCUB_REGION4_OFFSET_BASE_IDX                                                                2\n#define regDMCUB_REGION4_OFFSET_HIGH                                                                    0x0197\n#define regDMCUB_REGION4_OFFSET_HIGH_BASE_IDX                                                           2\n#define regDMCUB_REGION5_OFFSET                                                                         0x0198\n#define regDMCUB_REGION5_OFFSET_BASE_IDX                                                                2\n#define regDMCUB_REGION5_OFFSET_HIGH                                                                    0x0199\n#define regDMCUB_REGION5_OFFSET_HIGH_BASE_IDX                                                           2\n#define regDMCUB_REGION6_OFFSET                                                                         0x019a\n#define regDMCUB_REGION6_OFFSET_BASE_IDX                                                                2\n#define regDMCUB_REGION6_OFFSET_HIGH                                                                    0x019b\n#define regDMCUB_REGION6_OFFSET_HIGH_BASE_IDX                                                           2\n#define regDMCUB_REGION7_OFFSET                                                                         0x019c\n#define regDMCUB_REGION7_OFFSET_BASE_IDX                                                                2\n#define regDMCUB_REGION7_OFFSET_HIGH                                                                    0x019d\n#define regDMCUB_REGION7_OFFSET_HIGH_BASE_IDX                                                           2\n#define regDMCUB_REGION0_TOP_ADDRESS                                                                    0x019e\n#define regDMCUB_REGION0_TOP_ADDRESS_BASE_IDX                                                           2\n#define regDMCUB_REGION1_TOP_ADDRESS                                                                    0x019f\n#define regDMCUB_REGION1_TOP_ADDRESS_BASE_IDX                                                           2\n#define regDMCUB_REGION2_TOP_ADDRESS                                                                    0x01a0\n#define regDMCUB_REGION2_TOP_ADDRESS_BASE_IDX                                                           2\n#define regDMCUB_REGION4_TOP_ADDRESS                                                                    0x01a1\n#define regDMCUB_REGION4_TOP_ADDRESS_BASE_IDX                                                           2\n#define regDMCUB_REGION5_TOP_ADDRESS                                                                    0x01a2\n#define regDMCUB_REGION5_TOP_ADDRESS_BASE_IDX                                                           2\n#define regDMCUB_REGION6_TOP_ADDRESS                                                                    0x01a3\n#define regDMCUB_REGION6_TOP_ADDRESS_BASE_IDX                                                           2\n#define regDMCUB_REGION7_TOP_ADDRESS                                                                    0x01a4\n#define regDMCUB_REGION7_TOP_ADDRESS_BASE_IDX                                                           2\n#define regDMCUB_REGION3_CW0_BASE_ADDRESS                                                               0x01a5\n#define regDMCUB_REGION3_CW0_BASE_ADDRESS_BASE_IDX                                                      2\n#define regDMCUB_REGION3_CW1_BASE_ADDRESS                                                               0x01a6\n#define regDMCUB_REGION3_CW1_BASE_ADDRESS_BASE_IDX                                                      2\n#define regDMCUB_REGION3_CW2_BASE_ADDRESS                                                               0x01a7\n#define regDMCUB_REGION3_CW2_BASE_ADDRESS_BASE_IDX                                                      2\n#define regDMCUB_REGION3_CW3_BASE_ADDRESS                                                               0x01a8\n#define regDMCUB_REGION3_CW3_BASE_ADDRESS_BASE_IDX                                                      2\n#define regDMCUB_REGION3_CW4_BASE_ADDRESS                                                               0x01a9\n#define regDMCUB_REGION3_CW4_BASE_ADDRESS_BASE_IDX                                                      2\n#define regDMCUB_REGION3_CW5_BASE_ADDRESS                                                               0x01aa\n#define regDMCUB_REGION3_CW5_BASE_ADDRESS_BASE_IDX                                                      2\n#define regDMCUB_REGION3_CW6_BASE_ADDRESS                                                               0x01ab\n#define regDMCUB_REGION3_CW6_BASE_ADDRESS_BASE_IDX                                                      2\n#define regDMCUB_REGION3_CW7_BASE_ADDRESS                                                               0x01ac\n#define regDMCUB_REGION3_CW7_BASE_ADDRESS_BASE_IDX                                                      2\n#define regDMCUB_REGION3_CW0_TOP_ADDRESS                                                                0x01ad\n#define regDMCUB_REGION3_CW0_TOP_ADDRESS_BASE_IDX                                                       2\n#define regDMCUB_REGION3_CW1_TOP_ADDRESS                                                                0x01ae\n#define regDMCUB_REGION3_CW1_TOP_ADDRESS_BASE_IDX                                                       2\n#define regDMCUB_REGION3_CW2_TOP_ADDRESS                                                                0x01af\n#define regDMCUB_REGION3_CW2_TOP_ADDRESS_BASE_IDX                                                       2\n#define regDMCUB_REGION3_CW3_TOP_ADDRESS                                                                0x01b0\n#define regDMCUB_REGION3_CW3_TOP_ADDRESS_BASE_IDX                                                       2\n#define regDMCUB_REGION3_CW4_TOP_ADDRESS                                                                0x01b1\n#define regDMCUB_REGION3_CW4_TOP_ADDRESS_BASE_IDX                                                       2\n#define regDMCUB_REGION3_CW5_TOP_ADDRESS                                                                0x01b2\n#define regDMCUB_REGION3_CW5_TOP_ADDRESS_BASE_IDX                                                       2\n#define regDMCUB_REGION3_CW6_TOP_ADDRESS                                                                0x01b3\n#define regDMCUB_REGION3_CW6_TOP_ADDRESS_BASE_IDX                                                       2\n#define regDMCUB_REGION3_CW7_TOP_ADDRESS                                                                0x01b4\n#define regDMCUB_REGION3_CW7_TOP_ADDRESS_BASE_IDX                                                       2\n#define regDMCUB_REGION3_CW0_OFFSET                                                                     0x01b5\n#define regDMCUB_REGION3_CW0_OFFSET_BASE_IDX                                                            2\n#define regDMCUB_REGION3_CW0_OFFSET_HIGH                                                                0x01b6\n#define regDMCUB_REGION3_CW0_OFFSET_HIGH_BASE_IDX                                                       2\n#define regDMCUB_REGION3_CW1_OFFSET                                                                     0x01b7\n#define regDMCUB_REGION3_CW1_OFFSET_BASE_IDX                                                            2\n#define regDMCUB_REGION3_CW1_OFFSET_HIGH                                                                0x01b8\n#define regDMCUB_REGION3_CW1_OFFSET_HIGH_BASE_IDX                                                       2\n#define regDMCUB_REGION3_CW2_OFFSET                                                                     0x01b9\n#define regDMCUB_REGION3_CW2_OFFSET_BASE_IDX                                                            2\n#define regDMCUB_REGION3_CW2_OFFSET_HIGH                                                                0x01ba\n#define regDMCUB_REGION3_CW2_OFFSET_HIGH_BASE_IDX                                                       2\n#define regDMCUB_REGION3_CW3_OFFSET                                                                     0x01bb\n#define regDMCUB_REGION3_CW3_OFFSET_BASE_IDX                                                            2\n#define regDMCUB_REGION3_CW3_OFFSET_HIGH                                                                0x01bc\n#define regDMCUB_REGION3_CW3_OFFSET_HIGH_BASE_IDX                                                       2\n#define regDMCUB_REGION3_CW4_OFFSET                                                                     0x01bd\n#define regDMCUB_REGION3_CW4_OFFSET_BASE_IDX                                                            2\n#define regDMCUB_REGION3_CW4_OFFSET_HIGH                                                                0x01be\n#define regDMCUB_REGION3_CW4_OFFSET_HIGH_BASE_IDX                                                       2\n#define regDMCUB_REGION3_CW5_OFFSET                                                                     0x01bf\n#define regDMCUB_REGION3_CW5_OFFSET_BASE_IDX                                                            2\n#define regDMCUB_REGION3_CW5_OFFSET_HIGH                                                                0x01c0\n#define regDMCUB_REGION3_CW5_OFFSET_HIGH_BASE_IDX                                                       2\n#define regDMCUB_REGION3_CW6_OFFSET                                                                     0x01c1\n#define regDMCUB_REGION3_CW6_OFFSET_BASE_IDX                                                            2\n#define regDMCUB_REGION3_CW6_OFFSET_HIGH                                                                0x01c2\n#define regDMCUB_REGION3_CW6_OFFSET_HIGH_BASE_IDX                                                       2\n#define regDMCUB_REGION3_CW7_OFFSET                                                                     0x01c3\n#define regDMCUB_REGION3_CW7_OFFSET_BASE_IDX                                                            2\n#define regDMCUB_REGION3_CW7_OFFSET_HIGH                                                                0x01c4\n#define regDMCUB_REGION3_CW7_OFFSET_HIGH_BASE_IDX                                                       2\n#define regDMCUB_INTERRUPT_ENABLE                                                                       0x01c5\n#define regDMCUB_INTERRUPT_ENABLE_BASE_IDX                                                              2\n#define regDMCUB_INTERRUPT_ACK                                                                          0x01c6\n#define regDMCUB_INTERRUPT_ACK_BASE_IDX                                                                 2\n#define regDMCUB_INTERRUPT_TYPE                                                                         0x01c8\n#define regDMCUB_INTERRUPT_TYPE_BASE_IDX                                                                2\n#define regDMCUB_EXT_INTERRUPT_CTXID                                                                    0x01ca\n#define regDMCUB_EXT_INTERRUPT_CTXID_BASE_IDX                                                           2\n#define regDMCUB_EXT_INTERRUPT_ACK                                                                      0x01cb\n#define regDMCUB_EXT_INTERRUPT_ACK_BASE_IDX                                                             2\n#define regDMCUB_INST_FETCH_FAULT_ADDR                                                                  0x01cc\n#define regDMCUB_INST_FETCH_FAULT_ADDR_BASE_IDX                                                         2\n#define regDMCUB_DATA_WRITE_FAULT_ADDR                                                                  0x01cd\n#define regDMCUB_DATA_WRITE_FAULT_ADDR_BASE_IDX                                                         2\n#define regDMCUB_SEC_CNTL                                                                               0x01ce\n#define regDMCUB_SEC_CNTL_BASE_IDX                                                                      2\n#define regDMCUB_MEM_CNTL                                                                               0x01cf\n#define regDMCUB_MEM_CNTL_BASE_IDX                                                                      2\n#define regDMCUB_INBOX0_BASE_ADDRESS                                                                    0x01d0\n#define regDMCUB_INBOX0_BASE_ADDRESS_BASE_IDX                                                           2\n#define regDMCUB_INBOX0_SIZE                                                                            0x01d1\n#define regDMCUB_INBOX0_SIZE_BASE_IDX                                                                   2\n#define regDMCUB_INBOX0_WPTR                                                                            0x01d2\n#define regDMCUB_INBOX0_WPTR_BASE_IDX                                                                   2\n#define regDMCUB_INBOX0_RPTR                                                                            0x01d3\n#define regDMCUB_INBOX0_RPTR_BASE_IDX                                                                   2\n#define regDMCUB_INBOX1_BASE_ADDRESS                                                                    0x01d4\n#define regDMCUB_INBOX1_BASE_ADDRESS_BASE_IDX                                                           2\n#define regDMCUB_INBOX1_SIZE                                                                            0x01d5\n#define regDMCUB_INBOX1_SIZE_BASE_IDX                                                                   2\n#define regDMCUB_INBOX1_WPTR                                                                            0x01d6\n#define regDMCUB_INBOX1_WPTR_BASE_IDX                                                                   2\n#define regDMCUB_INBOX1_RPTR                                                                            0x01d7\n#define regDMCUB_INBOX1_RPTR_BASE_IDX                                                                   2\n#define regDMCUB_OUTBOX0_BASE_ADDRESS                                                                   0x01d8\n#define regDMCUB_OUTBOX0_BASE_ADDRESS_BASE_IDX                                                          2\n#define regDMCUB_OUTBOX0_SIZE                                                                           0x01d9\n#define regDMCUB_OUTBOX0_SIZE_BASE_IDX                                                                  2\n#define regDMCUB_OUTBOX0_WPTR                                                                           0x01da\n#define regDMCUB_OUTBOX0_WPTR_BASE_IDX                                                                  2\n#define regDMCUB_OUTBOX0_RPTR                                                                           0x01db\n#define regDMCUB_OUTBOX0_RPTR_BASE_IDX                                                                  2\n#define regDMCUB_OUTBOX1_BASE_ADDRESS                                                                   0x01dc\n#define regDMCUB_OUTBOX1_BASE_ADDRESS_BASE_IDX                                                          2\n#define regDMCUB_OUTBOX1_SIZE                                                                           0x01dd\n#define regDMCUB_OUTBOX1_SIZE_BASE_IDX                                                                  2\n#define regDMCUB_OUTBOX1_WPTR                                                                           0x01de\n#define regDMCUB_OUTBOX1_WPTR_BASE_IDX                                                                  2\n#define regDMCUB_OUTBOX1_RPTR                                                                           0x01df\n#define regDMCUB_OUTBOX1_RPTR_BASE_IDX                                                                  2\n#define regDMCUB_TIMER_TRIGGER0                                                                         0x01e0\n#define regDMCUB_TIMER_TRIGGER0_BASE_IDX                                                                2\n#define regDMCUB_TIMER_TRIGGER1                                                                         0x01e1\n#define regDMCUB_TIMER_TRIGGER1_BASE_IDX                                                                2\n#define regDMCUB_TIMER_WINDOW                                                                           0x01e2\n#define regDMCUB_TIMER_WINDOW_BASE_IDX                                                                  2\n#define regDMCUB_SCRATCH0                                                                               0x01e3\n#define regDMCUB_SCRATCH0_BASE_IDX                                                                      2\n#define regDMCUB_SCRATCH1                                                                               0x01e4\n#define regDMCUB_SCRATCH1_BASE_IDX                                                                      2\n#define regDMCUB_SCRATCH2                                                                               0x01e5\n#define regDMCUB_SCRATCH2_BASE_IDX                                                                      2\n#define regDMCUB_SCRATCH3                                                                               0x01e6\n#define regDMCUB_SCRATCH3_BASE_IDX                                                                      2\n#define regDMCUB_SCRATCH4                                                                               0x01e7\n#define regDMCUB_SCRATCH4_BASE_IDX                                                                      2\n#define regDMCUB_SCRATCH5                                                                               0x01e8\n#define regDMCUB_SCRATCH5_BASE_IDX                                                                      2\n#define regDMCUB_SCRATCH6                                                                               0x01e9\n#define regDMCUB_SCRATCH6_BASE_IDX                                                                      2\n#define regDMCUB_SCRATCH7                                                                               0x01ea\n#define regDMCUB_SCRATCH7_BASE_IDX                                                                      2\n#define regDMCUB_SCRATCH8                                                                               0x01eb\n#define regDMCUB_SCRATCH8_BASE_IDX                                                                      2\n#define regDMCUB_SCRATCH9                                                                               0x01ec\n#define regDMCUB_SCRATCH9_BASE_IDX                                                                      2\n#define regDMCUB_SCRATCH10                                                                              0x01ed\n#define regDMCUB_SCRATCH10_BASE_IDX                                                                     2\n#define regDMCUB_SCRATCH11                                                                              0x01ee\n#define regDMCUB_SCRATCH11_BASE_IDX                                                                     2\n#define regDMCUB_SCRATCH12                                                                              0x01ef\n#define regDMCUB_SCRATCH12_BASE_IDX                                                                     2\n#define regDMCUB_SCRATCH13                                                                              0x01f0\n#define regDMCUB_SCRATCH13_BASE_IDX                                                                     2\n#define regDMCUB_SCRATCH14                                                                              0x01f1\n#define regDMCUB_SCRATCH14_BASE_IDX                                                                     2\n#define regDMCUB_SCRATCH15                                                                              0x01f2\n#define regDMCUB_SCRATCH15_BASE_IDX                                                                     2\n#define regDMCUB_CNTL                                                                                   0x01f6\n#define regDMCUB_CNTL_BASE_IDX                                                                          2\n#define regDMCUB_GPINT_DATAIN0                                                                          0x01f7\n#define regDMCUB_GPINT_DATAIN0_BASE_IDX                                                                 2\n#define regDMCUB_GPINT_DATAIN1                                                                          0x01f8\n#define regDMCUB_GPINT_DATAIN1_BASE_IDX                                                                 2\n#define regDMCUB_GPINT_DATAOUT                                                                          0x01f9\n#define regDMCUB_GPINT_DATAOUT_BASE_IDX                                                                 2\n#define regDMCUB_UNDEFINED_ADDRESS_FAULT_ADDR                                                           0x01fa\n#define regDMCUB_UNDEFINED_ADDRESS_FAULT_ADDR_BASE_IDX                                                  2\n#define regDMCUB_LS_WAKE_INT_ENABLE                                                                     0x01fb\n#define regDMCUB_LS_WAKE_INT_ENABLE_BASE_IDX                                                            2\n#define regDMCUB_MEM_PWR_CNTL                                                                           0x01fc\n#define regDMCUB_MEM_PWR_CNTL_BASE_IDX                                                                  2\n#define regDMCUB_TIMER_CURRENT                                                                          0x01fd\n#define regDMCUB_TIMER_CURRENT_BASE_IDX                                                                 2\n#define regDMCUB_PROC_ID                                                                                0x01ff\n#define regDMCUB_PROC_ID_BASE_IDX                                                                       2\n#define regDMCUB_CNTL2                                                                                  0x0200\n#define regDMCUB_CNTL2_BASE_IDX                                                                         2\n\n\n\n\n#define regDWB_ENABLE_CLK_CTRL                                                                          0x3228\n#define regDWB_ENABLE_CLK_CTRL_BASE_IDX                                                                 2\n#define regDWB_MEM_PWR_CTRL                                                                             0x3229\n#define regDWB_MEM_PWR_CTRL_BASE_IDX                                                                    2\n#define regFC_MODE_CTRL                                                                                 0x322a\n#define regFC_MODE_CTRL_BASE_IDX                                                                        2\n#define regFC_FLOW_CTRL                                                                                 0x322b\n#define regFC_FLOW_CTRL_BASE_IDX                                                                        2\n#define regFC_WINDOW_START                                                                              0x322c\n#define regFC_WINDOW_START_BASE_IDX                                                                     2\n#define regFC_WINDOW_SIZE                                                                               0x322d\n#define regFC_WINDOW_SIZE_BASE_IDX                                                                      2\n#define regFC_SOURCE_SIZE                                                                               0x322e\n#define regFC_SOURCE_SIZE_BASE_IDX                                                                      2\n#define regDWB_UPDATE_CTRL                                                                              0x322f\n#define regDWB_UPDATE_CTRL_BASE_IDX                                                                     2\n#define regDWB_CRC_CTRL                                                                                 0x3230\n#define regDWB_CRC_CTRL_BASE_IDX                                                                        2\n#define regDWB_CRC_MASK_R_G                                                                             0x3231\n#define regDWB_CRC_MASK_R_G_BASE_IDX                                                                    2\n#define regDWB_CRC_MASK_B_A                                                                             0x3232\n#define regDWB_CRC_MASK_B_A_BASE_IDX                                                                    2\n#define regDWB_CRC_VAL_R_G                                                                              0x3233\n#define regDWB_CRC_VAL_R_G_BASE_IDX                                                                     2\n#define regDWB_CRC_VAL_B_A                                                                              0x3234\n#define regDWB_CRC_VAL_B_A_BASE_IDX                                                                     2\n#define regDWB_OUT_CTRL                                                                                 0x3235\n#define regDWB_OUT_CTRL_BASE_IDX                                                                        2\n#define regDWB_MMHUBBUB_BACKPRESSURE_CNT_EN                                                             0x3236\n#define regDWB_MMHUBBUB_BACKPRESSURE_CNT_EN_BASE_IDX                                                    2\n#define regDWB_MMHUBBUB_BACKPRESSURE_CNT                                                                0x3237\n#define regDWB_MMHUBBUB_BACKPRESSURE_CNT_BASE_IDX                                                       2\n#define regDWB_HOST_READ_CONTROL                                                                        0x3238\n#define regDWB_HOST_READ_CONTROL_BASE_IDX                                                               2\n#define regDWB_OVERFLOW_STATUS                                                                          0x3239\n#define regDWB_OVERFLOW_STATUS_BASE_IDX                                                                 2\n#define regDWB_OVERFLOW_COUNTER                                                                         0x323a\n#define regDWB_OVERFLOW_COUNTER_BASE_IDX                                                                2\n#define regDWB_SOFT_RESET                                                                               0x323b\n#define regDWB_SOFT_RESET_BASE_IDX                                                                      2\n#define regDWB_DEBUG_CTRL                                                                               0x323c\n#define regDWB_DEBUG_CTRL_BASE_IDX                                                                      2\n\n\n\n\n#define regDWB_HDR_MULT_COEF                                                                            0x3294\n#define regDWB_HDR_MULT_COEF_BASE_IDX                                                                   2\n#define regDWB_GAMUT_REMAP_MODE                                                                         0x3295\n#define regDWB_GAMUT_REMAP_MODE_BASE_IDX                                                                2\n#define regDWB_GAMUT_REMAP_COEF_FORMAT                                                                  0x3296\n#define regDWB_GAMUT_REMAP_COEF_FORMAT_BASE_IDX                                                         2\n#define regDWB_GAMUT_REMAPA_C11_C12                                                                     0x3297\n#define regDWB_GAMUT_REMAPA_C11_C12_BASE_IDX                                                            2\n#define regDWB_GAMUT_REMAPA_C13_C14                                                                     0x3298\n#define regDWB_GAMUT_REMAPA_C13_C14_BASE_IDX                                                            2\n#define regDWB_GAMUT_REMAPA_C21_C22                                                                     0x3299\n#define regDWB_GAMUT_REMAPA_C21_C22_BASE_IDX                                                            2\n#define regDWB_GAMUT_REMAPA_C23_C24                                                                     0x329a\n#define regDWB_GAMUT_REMAPA_C23_C24_BASE_IDX                                                            2\n#define regDWB_GAMUT_REMAPA_C31_C32                                                                     0x329b\n#define regDWB_GAMUT_REMAPA_C31_C32_BASE_IDX                                                            2\n#define regDWB_GAMUT_REMAPA_C33_C34                                                                     0x329c\n#define regDWB_GAMUT_REMAPA_C33_C34_BASE_IDX                                                            2\n#define regDWB_GAMUT_REMAPB_C11_C12                                                                     0x329d\n#define regDWB_GAMUT_REMAPB_C11_C12_BASE_IDX                                                            2\n#define regDWB_GAMUT_REMAPB_C13_C14                                                                     0x329e\n#define regDWB_GAMUT_REMAPB_C13_C14_BASE_IDX                                                            2\n#define regDWB_GAMUT_REMAPB_C21_C22                                                                     0x329f\n#define regDWB_GAMUT_REMAPB_C21_C22_BASE_IDX                                                            2\n#define regDWB_GAMUT_REMAPB_C23_C24                                                                     0x32a0\n#define regDWB_GAMUT_REMAPB_C23_C24_BASE_IDX                                                            2\n#define regDWB_GAMUT_REMAPB_C31_C32                                                                     0x32a1\n#define regDWB_GAMUT_REMAPB_C31_C32_BASE_IDX                                                            2\n#define regDWB_GAMUT_REMAPB_C33_C34                                                                     0x32a2\n#define regDWB_GAMUT_REMAPB_C33_C34_BASE_IDX                                                            2\n#define regDWB_OGAM_CONTROL                                                                             0x32a3\n#define regDWB_OGAM_CONTROL_BASE_IDX                                                                    2\n#define regDWB_OGAM_LUT_INDEX                                                                           0x32a4\n#define regDWB_OGAM_LUT_INDEX_BASE_IDX                                                                  2\n#define regDWB_OGAM_LUT_DATA                                                                            0x32a5\n#define regDWB_OGAM_LUT_DATA_BASE_IDX                                                                   2\n#define regDWB_OGAM_LUT_CONTROL                                                                         0x32a6\n#define regDWB_OGAM_LUT_CONTROL_BASE_IDX                                                                2\n#define regDWB_OGAM_RAMA_START_CNTL_B                                                                   0x32a7\n#define regDWB_OGAM_RAMA_START_CNTL_B_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMA_START_CNTL_G                                                                   0x32a8\n#define regDWB_OGAM_RAMA_START_CNTL_G_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMA_START_CNTL_R                                                                   0x32a9\n#define regDWB_OGAM_RAMA_START_CNTL_R_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMA_START_BASE_CNTL_B                                                              0x32aa\n#define regDWB_OGAM_RAMA_START_BASE_CNTL_B_BASE_IDX                                                     2\n#define regDWB_OGAM_RAMA_START_SLOPE_CNTL_B                                                             0x32ab\n#define regDWB_OGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                                    2\n#define regDWB_OGAM_RAMA_START_BASE_CNTL_G                                                              0x32ac\n#define regDWB_OGAM_RAMA_START_BASE_CNTL_G_BASE_IDX                                                     2\n#define regDWB_OGAM_RAMA_START_SLOPE_CNTL_G                                                             0x32ad\n#define regDWB_OGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                                    2\n#define regDWB_OGAM_RAMA_START_BASE_CNTL_R                                                              0x32ae\n#define regDWB_OGAM_RAMA_START_BASE_CNTL_R_BASE_IDX                                                     2\n#define regDWB_OGAM_RAMA_START_SLOPE_CNTL_R                                                             0x32af\n#define regDWB_OGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                                    2\n#define regDWB_OGAM_RAMA_END_CNTL1_B                                                                    0x32b0\n#define regDWB_OGAM_RAMA_END_CNTL1_B_BASE_IDX                                                           2\n#define regDWB_OGAM_RAMA_END_CNTL2_B                                                                    0x32b1\n#define regDWB_OGAM_RAMA_END_CNTL2_B_BASE_IDX                                                           2\n#define regDWB_OGAM_RAMA_END_CNTL1_G                                                                    0x32b2\n#define regDWB_OGAM_RAMA_END_CNTL1_G_BASE_IDX                                                           2\n#define regDWB_OGAM_RAMA_END_CNTL2_G                                                                    0x32b3\n#define regDWB_OGAM_RAMA_END_CNTL2_G_BASE_IDX                                                           2\n#define regDWB_OGAM_RAMA_END_CNTL1_R                                                                    0x32b4\n#define regDWB_OGAM_RAMA_END_CNTL1_R_BASE_IDX                                                           2\n#define regDWB_OGAM_RAMA_END_CNTL2_R                                                                    0x32b5\n#define regDWB_OGAM_RAMA_END_CNTL2_R_BASE_IDX                                                           2\n#define regDWB_OGAM_RAMA_OFFSET_B                                                                       0x32b6\n#define regDWB_OGAM_RAMA_OFFSET_B_BASE_IDX                                                              2\n#define regDWB_OGAM_RAMA_OFFSET_G                                                                       0x32b7\n#define regDWB_OGAM_RAMA_OFFSET_G_BASE_IDX                                                              2\n#define regDWB_OGAM_RAMA_OFFSET_R                                                                       0x32b8\n#define regDWB_OGAM_RAMA_OFFSET_R_BASE_IDX                                                              2\n#define regDWB_OGAM_RAMA_REGION_0_1                                                                     0x32b9\n#define regDWB_OGAM_RAMA_REGION_0_1_BASE_IDX                                                            2\n#define regDWB_OGAM_RAMA_REGION_2_3                                                                     0x32ba\n#define regDWB_OGAM_RAMA_REGION_2_3_BASE_IDX                                                            2\n#define regDWB_OGAM_RAMA_REGION_4_5                                                                     0x32bb\n#define regDWB_OGAM_RAMA_REGION_4_5_BASE_IDX                                                            2\n#define regDWB_OGAM_RAMA_REGION_6_7                                                                     0x32bc\n#define regDWB_OGAM_RAMA_REGION_6_7_BASE_IDX                                                            2\n#define regDWB_OGAM_RAMA_REGION_8_9                                                                     0x32bd\n#define regDWB_OGAM_RAMA_REGION_8_9_BASE_IDX                                                            2\n#define regDWB_OGAM_RAMA_REGION_10_11                                                                   0x32be\n#define regDWB_OGAM_RAMA_REGION_10_11_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMA_REGION_12_13                                                                   0x32bf\n#define regDWB_OGAM_RAMA_REGION_12_13_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMA_REGION_14_15                                                                   0x32c0\n#define regDWB_OGAM_RAMA_REGION_14_15_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMA_REGION_16_17                                                                   0x32c1\n#define regDWB_OGAM_RAMA_REGION_16_17_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMA_REGION_18_19                                                                   0x32c2\n#define regDWB_OGAM_RAMA_REGION_18_19_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMA_REGION_20_21                                                                   0x32c3\n#define regDWB_OGAM_RAMA_REGION_20_21_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMA_REGION_22_23                                                                   0x32c4\n#define regDWB_OGAM_RAMA_REGION_22_23_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMA_REGION_24_25                                                                   0x32c5\n#define regDWB_OGAM_RAMA_REGION_24_25_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMA_REGION_26_27                                                                   0x32c6\n#define regDWB_OGAM_RAMA_REGION_26_27_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMA_REGION_28_29                                                                   0x32c7\n#define regDWB_OGAM_RAMA_REGION_28_29_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMA_REGION_30_31                                                                   0x32c8\n#define regDWB_OGAM_RAMA_REGION_30_31_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMA_REGION_32_33                                                                   0x32c9\n#define regDWB_OGAM_RAMA_REGION_32_33_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMB_START_CNTL_B                                                                   0x32ca\n#define regDWB_OGAM_RAMB_START_CNTL_B_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMB_START_CNTL_G                                                                   0x32cb\n#define regDWB_OGAM_RAMB_START_CNTL_G_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMB_START_CNTL_R                                                                   0x32cc\n#define regDWB_OGAM_RAMB_START_CNTL_R_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMB_START_BASE_CNTL_B                                                              0x32cd\n#define regDWB_OGAM_RAMB_START_BASE_CNTL_B_BASE_IDX                                                     2\n#define regDWB_OGAM_RAMB_START_SLOPE_CNTL_B                                                             0x32ce\n#define regDWB_OGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                                    2\n#define regDWB_OGAM_RAMB_START_BASE_CNTL_G                                                              0x32cf\n#define regDWB_OGAM_RAMB_START_BASE_CNTL_G_BASE_IDX                                                     2\n#define regDWB_OGAM_RAMB_START_SLOPE_CNTL_G                                                             0x32d0\n#define regDWB_OGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                                    2\n#define regDWB_OGAM_RAMB_START_BASE_CNTL_R                                                              0x32d1\n#define regDWB_OGAM_RAMB_START_BASE_CNTL_R_BASE_IDX                                                     2\n#define regDWB_OGAM_RAMB_START_SLOPE_CNTL_R                                                             0x32d2\n#define regDWB_OGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                                    2\n#define regDWB_OGAM_RAMB_END_CNTL1_B                                                                    0x32d3\n#define regDWB_OGAM_RAMB_END_CNTL1_B_BASE_IDX                                                           2\n#define regDWB_OGAM_RAMB_END_CNTL2_B                                                                    0x32d4\n#define regDWB_OGAM_RAMB_END_CNTL2_B_BASE_IDX                                                           2\n#define regDWB_OGAM_RAMB_END_CNTL1_G                                                                    0x32d5\n#define regDWB_OGAM_RAMB_END_CNTL1_G_BASE_IDX                                                           2\n#define regDWB_OGAM_RAMB_END_CNTL2_G                                                                    0x32d6\n#define regDWB_OGAM_RAMB_END_CNTL2_G_BASE_IDX                                                           2\n#define regDWB_OGAM_RAMB_END_CNTL1_R                                                                    0x32d7\n#define regDWB_OGAM_RAMB_END_CNTL1_R_BASE_IDX                                                           2\n#define regDWB_OGAM_RAMB_END_CNTL2_R                                                                    0x32d8\n#define regDWB_OGAM_RAMB_END_CNTL2_R_BASE_IDX                                                           2\n#define regDWB_OGAM_RAMB_OFFSET_B                                                                       0x32d9\n#define regDWB_OGAM_RAMB_OFFSET_B_BASE_IDX                                                              2\n#define regDWB_OGAM_RAMB_OFFSET_G                                                                       0x32da\n#define regDWB_OGAM_RAMB_OFFSET_G_BASE_IDX                                                              2\n#define regDWB_OGAM_RAMB_OFFSET_R                                                                       0x32db\n#define regDWB_OGAM_RAMB_OFFSET_R_BASE_IDX                                                              2\n#define regDWB_OGAM_RAMB_REGION_0_1                                                                     0x32dc\n#define regDWB_OGAM_RAMB_REGION_0_1_BASE_IDX                                                            2\n#define regDWB_OGAM_RAMB_REGION_2_3                                                                     0x32dd\n#define regDWB_OGAM_RAMB_REGION_2_3_BASE_IDX                                                            2\n#define regDWB_OGAM_RAMB_REGION_4_5                                                                     0x32de\n#define regDWB_OGAM_RAMB_REGION_4_5_BASE_IDX                                                            2\n#define regDWB_OGAM_RAMB_REGION_6_7                                                                     0x32df\n#define regDWB_OGAM_RAMB_REGION_6_7_BASE_IDX                                                            2\n#define regDWB_OGAM_RAMB_REGION_8_9                                                                     0x32e0\n#define regDWB_OGAM_RAMB_REGION_8_9_BASE_IDX                                                            2\n#define regDWB_OGAM_RAMB_REGION_10_11                                                                   0x32e1\n#define regDWB_OGAM_RAMB_REGION_10_11_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMB_REGION_12_13                                                                   0x32e2\n#define regDWB_OGAM_RAMB_REGION_12_13_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMB_REGION_14_15                                                                   0x32e3\n#define regDWB_OGAM_RAMB_REGION_14_15_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMB_REGION_16_17                                                                   0x32e4\n#define regDWB_OGAM_RAMB_REGION_16_17_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMB_REGION_18_19                                                                   0x32e5\n#define regDWB_OGAM_RAMB_REGION_18_19_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMB_REGION_20_21                                                                   0x32e6\n#define regDWB_OGAM_RAMB_REGION_20_21_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMB_REGION_22_23                                                                   0x32e7\n#define regDWB_OGAM_RAMB_REGION_22_23_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMB_REGION_24_25                                                                   0x32e8\n#define regDWB_OGAM_RAMB_REGION_24_25_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMB_REGION_26_27                                                                   0x32e9\n#define regDWB_OGAM_RAMB_REGION_26_27_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMB_REGION_28_29                                                                   0x32ea\n#define regDWB_OGAM_RAMB_REGION_28_29_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMB_REGION_30_31                                                                   0x32eb\n#define regDWB_OGAM_RAMB_REGION_30_31_BASE_IDX                                                          2\n#define regDWB_OGAM_RAMB_REGION_32_33                                                                   0x32ec\n#define regDWB_OGAM_RAMB_REGION_32_33_BASE_IDX                                                          2\n\n\n\n\n#define regDC_PERFMON3_PERFCOUNTER_CNTL                                                                 0x3288\n#define regDC_PERFMON3_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define regDC_PERFMON3_PERFCOUNTER_CNTL2                                                                0x3289\n#define regDC_PERFMON3_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define regDC_PERFMON3_PERFCOUNTER_STATE                                                                0x328a\n#define regDC_PERFMON3_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define regDC_PERFMON3_PERFMON_CNTL                                                                     0x328b\n#define regDC_PERFMON3_PERFMON_CNTL_BASE_IDX                                                            2\n#define regDC_PERFMON3_PERFMON_CNTL2                                                                    0x328c\n#define regDC_PERFMON3_PERFMON_CNTL2_BASE_IDX                                                           2\n#define regDC_PERFMON3_PERFMON_CVALUE_INT_MISC                                                          0x328d\n#define regDC_PERFMON3_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define regDC_PERFMON3_PERFMON_CVALUE_LOW                                                               0x328e\n#define regDC_PERFMON3_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define regDC_PERFMON3_PERFMON_HI                                                                       0x328f\n#define regDC_PERFMON3_PERFMON_HI_BASE_IDX                                                              2\n#define regDC_PERFMON3_PERFMON_LOW                                                                      0x3290\n#define regDC_PERFMON3_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define regVGA_MEM_WRITE_PAGE_ADDR                                                                      0x0000\n#define regVGA_MEM_WRITE_PAGE_ADDR_BASE_IDX                                                             0\n#define regVGA_MEM_READ_PAGE_ADDR                                                                       0x0001\n#define regVGA_MEM_READ_PAGE_ADDR_BASE_IDX                                                              0\n#define regVGA_RENDER_CONTROL                                                                           0x0000\n#define regVGA_RENDER_CONTROL_BASE_IDX                                                                  1\n#define regVGA_SEQUENCER_RESET_CONTROL                                                                  0x0001\n#define regVGA_SEQUENCER_RESET_CONTROL_BASE_IDX                                                         1\n#define regVGA_MODE_CONTROL                                                                             0x0002\n#define regVGA_MODE_CONTROL_BASE_IDX                                                                    1\n#define regVGA_SURFACE_PITCH_SELECT                                                                     0x0003\n#define regVGA_SURFACE_PITCH_SELECT_BASE_IDX                                                            1\n#define regVGA_MEMORY_BASE_ADDRESS                                                                      0x0004\n#define regVGA_MEMORY_BASE_ADDRESS_BASE_IDX                                                             1\n#define regVGA_TEST_DEBUG_INDEX                                                                         0x0005\n#define regVGA_TEST_DEBUG_INDEX_BASE_IDX                                                                1\n#define regVGA_DISPBUF1_SURFACE_ADDR                                                                    0x0006\n#define regVGA_DISPBUF1_SURFACE_ADDR_BASE_IDX                                                           1\n#define regVGA_TEST_DEBUG_DATA                                                                          0x0007\n#define regVGA_TEST_DEBUG_DATA_BASE_IDX                                                                 1\n#define regVGA_DISPBUF2_SURFACE_ADDR                                                                    0x0008\n#define regVGA_DISPBUF2_SURFACE_ADDR_BASE_IDX                                                           1\n#define regVGA_MEMORY_BASE_ADDRESS_HIGH                                                                 0x0009\n#define regVGA_MEMORY_BASE_ADDRESS_HIGH_BASE_IDX                                                        1\n#define regVGA_HDP_CONTROL                                                                              0x000a\n#define regVGA_HDP_CONTROL_BASE_IDX                                                                     1\n#define regVGA_CACHE_CONTROL                                                                            0x000b\n#define regVGA_CACHE_CONTROL_BASE_IDX                                                                   1\n#define regD1VGA_CONTROL                                                                                0x000c\n#define regD1VGA_CONTROL_BASE_IDX                                                                       1\n#define regVGA_SECURITY_LEVEL                                                                           0x000d\n#define regVGA_SECURITY_LEVEL_BASE_IDX                                                                  1\n#define regD2VGA_CONTROL                                                                                0x000e\n#define regD2VGA_CONTROL_BASE_IDX                                                                       1\n#define regVGA_HW_DEBUG                                                                                 0x000f\n#define regVGA_HW_DEBUG_BASE_IDX                                                                        1\n#define regVGA_STATUS                                                                                   0x0010\n#define regVGA_STATUS_BASE_IDX                                                                          1\n#define regVGA_STATUS_CLEAR                                                                             0x0012\n#define regVGA_STATUS_CLEAR_BASE_IDX                                                                    1\n#define regVGA_MAIN_CONTROL                                                                             0x0014\n#define regVGA_MAIN_CONTROL_BASE_IDX                                                                    1\n#define regVGA_TEST_CONTROL                                                                             0x0015\n#define regVGA_TEST_CONTROL_BASE_IDX                                                                    1\n#define regVGA_DEBUG_READBACK_INDEX                                                                     0x0016\n#define regVGA_DEBUG_READBACK_INDEX_BASE_IDX                                                            1\n#define regVGA_DEBUG_READBACK_DATA                                                                      0x0017\n#define regVGA_DEBUG_READBACK_DATA_BASE_IDX                                                             1\n#define regVGA_QOS_CTRL                                                                                 0x0018\n#define regVGA_QOS_CTRL_BASE_IDX                                                                        1\n#define regCRTC8_IDX                                                                                    0x002d\n#define regCRTC8_IDX_BASE_IDX                                                                           1\n#define regCRTC8_DATA                                                                                   0x002d\n#define regCRTC8_DATA_BASE_IDX                                                                          1\n#define regGENFC_WT                                                                                     0x002e\n#define regGENFC_WT_BASE_IDX                                                                            1\n#define regGENS1                                                                                        0x002e\n#define regGENS1_BASE_IDX                                                                               1\n#define regATTRDW                                                                                       0x0030\n#define regATTRDW_BASE_IDX                                                                              1\n#define regATTRX                                                                                        0x0030\n#define regATTRX_BASE_IDX                                                                               1\n#define regATTRDR                                                                                       0x0030\n#define regATTRDR_BASE_IDX                                                                              1\n#define regGENMO_WT                                                                                     0x0030\n#define regGENMO_WT_BASE_IDX                                                                            1\n#define regGENS0                                                                                        0x0030\n#define regGENS0_BASE_IDX                                                                               1\n#define regGENENB                                                                                       0x0030\n#define regGENENB_BASE_IDX                                                                              1\n#define regSEQ8_IDX                                                                                     0x0031\n#define regSEQ8_IDX_BASE_IDX                                                                            1\n#define regSEQ8_DATA                                                                                    0x0031\n#define regSEQ8_DATA_BASE_IDX                                                                           1\n#define regDAC_MASK                                                                                     0x0031\n#define regDAC_MASK_BASE_IDX                                                                            1\n#define regDAC_R_INDEX                                                                                  0x0031\n#define regDAC_R_INDEX_BASE_IDX                                                                         1\n#define regDAC_W_INDEX                                                                                  0x0032\n#define regDAC_W_INDEX_BASE_IDX                                                                         1\n#define regDAC_DATA                                                                                     0x0032\n#define regDAC_DATA_BASE_IDX                                                                            1\n#define regGENFC_RD                                                                                     0x0032\n#define regGENFC_RD_BASE_IDX                                                                            1\n#define regGENMO_RD                                                                                     0x0033\n#define regGENMO_RD_BASE_IDX                                                                            1\n#define regGRPH8_IDX                                                                                    0x0033\n#define regGRPH8_IDX_BASE_IDX                                                                           1\n#define regGRPH8_DATA                                                                                   0x0033\n#define regGRPH8_DATA_BASE_IDX                                                                          1\n#define regCRTC8_IDX_1                                                                                  0x0035\n#define regCRTC8_IDX_1_BASE_IDX                                                                         1\n#define regCRTC8_DATA_1                                                                                 0x0035\n#define regCRTC8_DATA_1_BASE_IDX                                                                        1\n#define regGENFC_WT_1                                                                                   0x0036\n#define regGENFC_WT_1_BASE_IDX                                                                          1\n#define regGENS1_1                                                                                      0x0036\n#define regGENS1_1_BASE_IDX                                                                             1\n#define regD3VGA_CONTROL                                                                                0x0038\n#define regD3VGA_CONTROL_BASE_IDX                                                                       1\n#define regD4VGA_CONTROL                                                                                0x0039\n#define regD4VGA_CONTROL_BASE_IDX                                                                       1\n#define regD5VGA_CONTROL                                                                                0x003a\n#define regD5VGA_CONTROL_BASE_IDX                                                                       1\n#define regD6VGA_CONTROL                                                                                0x003b\n#define regD6VGA_CONTROL_BASE_IDX                                                                       1\n#define regVGA_SOURCE_SELECT                                                                            0x003c\n#define regVGA_SOURCE_SELECT_BASE_IDX                                                                   1\n\n\n\n\n#define regMCIF_CONTROL                                                                                 0x034a\n#define regMCIF_CONTROL_BASE_IDX                                                                        2\n#define regMCIF_WRITE_COMBINE_CONTROL                                                                   0x034b\n#define regMCIF_WRITE_COMBINE_CONTROL_BASE_IDX                                                          2\n#define regMCIF_PHASE0_OUTSTANDING_COUNTER                                                              0x034e\n#define regMCIF_PHASE0_OUTSTANDING_COUNTER_BASE_IDX                                                     2\n#define regMCIF_PHASE1_OUTSTANDING_COUNTER                                                              0x034f\n#define regMCIF_PHASE1_OUTSTANDING_COUNTER_BASE_IDX                                                     2\n#define regMCIF_PHASE2_OUTSTANDING_COUNTER                                                              0x0350\n#define regMCIF_PHASE2_OUTSTANDING_COUNTER_BASE_IDX                                                     2\n\n\n\n\n#define regMCIF_WB_BUFMGR_SW_CONTROL                                                                    0x0272\n#define regMCIF_WB_BUFMGR_SW_CONTROL_BASE_IDX                                                           2\n#define regMCIF_WB_BUFMGR_STATUS                                                                        0x0274\n#define regMCIF_WB_BUFMGR_STATUS_BASE_IDX                                                               2\n#define regMCIF_WB_BUF_PITCH                                                                            0x0275\n#define regMCIF_WB_BUF_PITCH_BASE_IDX                                                                   2\n#define regMCIF_WB_BUF_1_STATUS                                                                         0x0276\n#define regMCIF_WB_BUF_1_STATUS_BASE_IDX                                                                2\n#define regMCIF_WB_BUF_1_STATUS2                                                                        0x0277\n#define regMCIF_WB_BUF_1_STATUS2_BASE_IDX                                                               2\n#define regMCIF_WB_BUF_2_STATUS                                                                         0x0278\n#define regMCIF_WB_BUF_2_STATUS_BASE_IDX                                                                2\n#define regMCIF_WB_BUF_2_STATUS2                                                                        0x0279\n#define regMCIF_WB_BUF_2_STATUS2_BASE_IDX                                                               2\n#define regMCIF_WB_BUF_3_STATUS                                                                         0x027a\n#define regMCIF_WB_BUF_3_STATUS_BASE_IDX                                                                2\n#define regMCIF_WB_BUF_3_STATUS2                                                                        0x027b\n#define regMCIF_WB_BUF_3_STATUS2_BASE_IDX                                                               2\n#define regMCIF_WB_BUF_4_STATUS                                                                         0x027c\n#define regMCIF_WB_BUF_4_STATUS_BASE_IDX                                                                2\n#define regMCIF_WB_BUF_4_STATUS2                                                                        0x027d\n#define regMCIF_WB_BUF_4_STATUS2_BASE_IDX                                                               2\n#define regMCIF_WB_ARBITRATION_CONTROL                                                                  0x027e\n#define regMCIF_WB_ARBITRATION_CONTROL_BASE_IDX                                                         2\n#define regMCIF_WB_SCLK_CHANGE                                                                          0x027f\n#define regMCIF_WB_SCLK_CHANGE_BASE_IDX                                                                 2\n#define regMCIF_WB_TEST_DEBUG_INDEX                                                                     0x0280\n#define regMCIF_WB_TEST_DEBUG_INDEX_BASE_IDX                                                            2\n#define regMCIF_WB_TEST_DEBUG_DATA                                                                      0x0281\n#define regMCIF_WB_TEST_DEBUG_DATA_BASE_IDX                                                             2\n#define regMCIF_WB_BUF_1_ADDR_Y                                                                         0x0282\n#define regMCIF_WB_BUF_1_ADDR_Y_BASE_IDX                                                                2\n#define regMCIF_WB_BUF_1_ADDR_C                                                                         0x0284\n#define regMCIF_WB_BUF_1_ADDR_C_BASE_IDX                                                                2\n#define regMCIF_WB_BUF_2_ADDR_Y                                                                         0x0286\n#define regMCIF_WB_BUF_2_ADDR_Y_BASE_IDX                                                                2\n#define regMCIF_WB_BUF_2_ADDR_C                                                                         0x0288\n#define regMCIF_WB_BUF_2_ADDR_C_BASE_IDX                                                                2\n#define regMCIF_WB_BUF_3_ADDR_Y                                                                         0x028a\n#define regMCIF_WB_BUF_3_ADDR_Y_BASE_IDX                                                                2\n#define regMCIF_WB_BUF_3_ADDR_C                                                                         0x028c\n#define regMCIF_WB_BUF_3_ADDR_C_BASE_IDX                                                                2\n#define regMCIF_WB_BUF_4_ADDR_Y                                                                         0x028e\n#define regMCIF_WB_BUF_4_ADDR_Y_BASE_IDX                                                                2\n#define regMCIF_WB_BUF_4_ADDR_C                                                                         0x0290\n#define regMCIF_WB_BUF_4_ADDR_C_BASE_IDX                                                                2\n#define regMCIF_WB_BUFMGR_VCE_CONTROL                                                                   0x0292\n#define regMCIF_WB_BUFMGR_VCE_CONTROL_BASE_IDX                                                          2\n#define regMCIF_WB_NB_PSTATE_CONTROL                                                                    0x0293\n#define regMCIF_WB_NB_PSTATE_CONTROL_BASE_IDX                                                           2\n#define regMCIF_WB_CLOCK_GATER_CONTROL                                                                  0x0294\n#define regMCIF_WB_CLOCK_GATER_CONTROL_BASE_IDX                                                         2\n#define regMCIF_WB_SELF_REFRESH_CONTROL                                                                 0x0296\n#define regMCIF_WB_SELF_REFRESH_CONTROL_BASE_IDX                                                        2\n#define regMULTI_LEVEL_QOS_CTRL                                                                         0x0297\n#define regMULTI_LEVEL_QOS_CTRL_BASE_IDX                                                                2\n#define regMCIF_WB_BUF_LUMA_SIZE                                                                        0x0299\n#define regMCIF_WB_BUF_LUMA_SIZE_BASE_IDX                                                               2\n#define regMCIF_WB_BUF_CHROMA_SIZE                                                                      0x029a\n#define regMCIF_WB_BUF_CHROMA_SIZE_BASE_IDX                                                             2\n#define regMCIF_WB_BUF_1_ADDR_Y_HIGH                                                                    0x029b\n#define regMCIF_WB_BUF_1_ADDR_Y_HIGH_BASE_IDX                                                           2\n#define regMCIF_WB_BUF_1_ADDR_C_HIGH                                                                    0x029c\n#define regMCIF_WB_BUF_1_ADDR_C_HIGH_BASE_IDX                                                           2\n#define regMCIF_WB_BUF_2_ADDR_Y_HIGH                                                                    0x029d\n#define regMCIF_WB_BUF_2_ADDR_Y_HIGH_BASE_IDX                                                           2\n#define regMCIF_WB_BUF_2_ADDR_C_HIGH                                                                    0x029e\n#define regMCIF_WB_BUF_2_ADDR_C_HIGH_BASE_IDX                                                           2\n#define regMCIF_WB_BUF_3_ADDR_Y_HIGH                                                                    0x029f\n#define regMCIF_WB_BUF_3_ADDR_Y_HIGH_BASE_IDX                                                           2\n#define regMCIF_WB_BUF_3_ADDR_C_HIGH                                                                    0x02a0\n#define regMCIF_WB_BUF_3_ADDR_C_HIGH_BASE_IDX                                                           2\n#define regMCIF_WB_BUF_4_ADDR_Y_HIGH                                                                    0x02a1\n#define regMCIF_WB_BUF_4_ADDR_Y_HIGH_BASE_IDX                                                           2\n#define regMCIF_WB_BUF_4_ADDR_C_HIGH                                                                    0x02a2\n#define regMCIF_WB_BUF_4_ADDR_C_HIGH_BASE_IDX                                                           2\n#define regMCIF_WB_BUF_1_RESOLUTION                                                                     0x02a3\n#define regMCIF_WB_BUF_1_RESOLUTION_BASE_IDX                                                            2\n#define regMCIF_WB_BUF_2_RESOLUTION                                                                     0x02a4\n#define regMCIF_WB_BUF_2_RESOLUTION_BASE_IDX                                                            2\n#define regMCIF_WB_BUF_3_RESOLUTION                                                                     0x02a5\n#define regMCIF_WB_BUF_3_RESOLUTION_BASE_IDX                                                            2\n#define regMCIF_WB_BUF_4_RESOLUTION                                                                     0x02a6\n#define regMCIF_WB_BUF_4_RESOLUTION_BASE_IDX                                                            2\n#define regMCIF_WB_DRAM_SPEED_CHANGE_DURATION_VBI                                                       0x02a7\n#define regMCIF_WB_DRAM_SPEED_CHANGE_DURATION_VBI_BASE_IDX                                              2\n#define regMCIF_WB_VMID_CONTROL                                                                         0x02a8\n#define regMCIF_WB_VMID_CONTROL_BASE_IDX                                                                2\n#define regMCIF_WB_MIN_TTO                                                                              0x02a9\n#define regMCIF_WB_MIN_TTO_BASE_IDX                                                                     2\n\n\n\n\n#define regDC_PERFMON4_PERFCOUNTER_CNTL                                                                 0x0352\n#define regDC_PERFMON4_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define regDC_PERFMON4_PERFCOUNTER_CNTL2                                                                0x0353\n#define regDC_PERFMON4_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define regDC_PERFMON4_PERFCOUNTER_STATE                                                                0x0354\n#define regDC_PERFMON4_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define regDC_PERFMON4_PERFMON_CNTL                                                                     0x0355\n#define regDC_PERFMON4_PERFMON_CNTL_BASE_IDX                                                            2\n#define regDC_PERFMON4_PERFMON_CNTL2                                                                    0x0356\n#define regDC_PERFMON4_PERFMON_CNTL2_BASE_IDX                                                           2\n#define regDC_PERFMON4_PERFMON_CVALUE_INT_MISC                                                          0x0357\n#define regDC_PERFMON4_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define regDC_PERFMON4_PERFMON_CVALUE_LOW                                                               0x0358\n#define regDC_PERFMON4_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define regDC_PERFMON4_PERFMON_HI                                                                       0x0359\n#define regDC_PERFMON4_PERFMON_HI_BASE_IDX                                                              2\n#define regDC_PERFMON4_PERFMON_LOW                                                                      0x035a\n#define regDC_PERFMON4_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define regMCIF_WB_NB_PSTATE_LATENCY_WATERMARK                                                          0x02aa\n#define regMCIF_WB_NB_PSTATE_LATENCY_WATERMARK_BASE_IDX                                                 2\n#define regMCIF_WB_WATERMARK                                                                            0x02ab\n#define regMCIF_WB_WATERMARK_BASE_IDX                                                                   2\n#define regMMHUBBUB_WARMUP_CONFIG                                                                       0x02ac\n#define regMMHUBBUB_WARMUP_CONFIG_BASE_IDX                                                              2\n#define regMMHUBBUB_WARMUP_CONTROL_STATUS                                                               0x02ad\n#define regMMHUBBUB_WARMUP_CONTROL_STATUS_BASE_IDX                                                      2\n#define regMMHUBBUB_WARMUP_BASE_ADDR_LOW                                                                0x02ae\n#define regMMHUBBUB_WARMUP_BASE_ADDR_LOW_BASE_IDX                                                       2\n#define regMMHUBBUB_WARMUP_BASE_ADDR_HIGH                                                               0x02af\n#define regMMHUBBUB_WARMUP_BASE_ADDR_HIGH_BASE_IDX                                                      2\n#define regMMHUBBUB_WARMUP_ADDR_REGION                                                                  0x02b0\n#define regMMHUBBUB_WARMUP_ADDR_REGION_BASE_IDX                                                         2\n#define regMMHUBBUB_MIN_TTO                                                                             0x02b1\n#define regMMHUBBUB_MIN_TTO_BASE_IDX                                                                    2\n#define regMMHUBBUB_CTRL                                                                                0x0333\n#define regMMHUBBUB_CTRL_BASE_IDX                                                                       2\n#define regWBIF_SMU_WM_CONTROL                                                                          0x0334\n#define regWBIF_SMU_WM_CONTROL_BASE_IDX                                                                 2\n#define regWBIF0_MISC_CTRL                                                                              0x0335\n#define regWBIF0_MISC_CTRL_BASE_IDX                                                                     2\n#define regWBIF0_PHASE0_OUTSTANDING_COUNTER                                                             0x0336\n#define regWBIF0_PHASE0_OUTSTANDING_COUNTER_BASE_IDX                                                    2\n#define regWBIF0_PHASE1_OUTSTANDING_COUNTER                                                             0x0337\n#define regWBIF0_PHASE1_OUTSTANDING_COUNTER_BASE_IDX                                                    2\n#define regVGA_SRC_SPLIT_CNTL                                                                           0x033e\n#define regVGA_SRC_SPLIT_CNTL_BASE_IDX                                                                  2\n#define regMMHUBBUB_MEM_PWR_STATUS                                                                      0x033f\n#define regMMHUBBUB_MEM_PWR_STATUS_BASE_IDX                                                             2\n#define regMMHUBBUB_MEM_PWR_CNTL                                                                        0x0340\n#define regMMHUBBUB_MEM_PWR_CNTL_BASE_IDX                                                               2\n#define regMMHUBBUB_CLOCK_CNTL                                                                          0x0341\n#define regMMHUBBUB_CLOCK_CNTL_BASE_IDX                                                                 2\n#define regMMHUBBUB_SOFT_RESET                                                                          0x0342\n#define regMMHUBBUB_SOFT_RESET_BASE_IDX                                                                 2\n#define regDMU_IF_ERR_STATUS                                                                            0x0346\n#define regDMU_IF_ERR_STATUS_BASE_IDX                                                                   2\n#define regMMHUBBUB_CLIENT_UNIT_ID                                                                      0x0347\n#define regMMHUBBUB_CLIENT_UNIT_ID_BASE_IDX                                                             2\n#define regMMHUBBUB_WARMUP_VMID_CONTROL                                                                 0x0349\n#define regMMHUBBUB_WARMUP_VMID_CONTROL_BASE_IDX                                                        2\n\n\n\n\n#define regAZALIA_CONTROLLER_CLOCK_GATING                                                               0x03c2\n#define regAZALIA_CONTROLLER_CLOCK_GATING_BASE_IDX                                                      2\n#define regAZALIA_AUDIO_DTO                                                                             0x03c3\n#define regAZALIA_AUDIO_DTO_BASE_IDX                                                                    2\n#define regAZALIA_AUDIO_DTO_CONTROL                                                                     0x03c4\n#define regAZALIA_AUDIO_DTO_CONTROL_BASE_IDX                                                            2\n#define regAZALIA_SOCCLK_CONTROL                                                                        0x03c5\n#define regAZALIA_SOCCLK_CONTROL_BASE_IDX                                                               2\n#define regAZALIA_UNDERFLOW_FILLER_SAMPLE                                                               0x03c6\n#define regAZALIA_UNDERFLOW_FILLER_SAMPLE_BASE_IDX                                                      2\n#define regAZALIA_DATA_DMA_CONTROL                                                                      0x03c7\n#define regAZALIA_DATA_DMA_CONTROL_BASE_IDX                                                             2\n#define regAZALIA_BDL_DMA_CONTROL                                                                       0x03c8\n#define regAZALIA_BDL_DMA_CONTROL_BASE_IDX                                                              2\n#define regAZALIA_RIRB_AND_DP_CONTROL                                                                   0x03c9\n#define regAZALIA_RIRB_AND_DP_CONTROL_BASE_IDX                                                          2\n#define regAZALIA_CORB_DMA_CONTROL                                                                      0x03ca\n#define regAZALIA_CORB_DMA_CONTROL_BASE_IDX                                                             2\n#define regAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER                                                 0x03d1\n#define regAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER_BASE_IDX                                        2\n#define regAZALIA_CYCLIC_BUFFER_SYNC                                                                    0x03d2\n#define regAZALIA_CYCLIC_BUFFER_SYNC_BASE_IDX                                                           2\n#define regAZALIA_OUTPUT_STREAM_ARBITER_CONTROL                                                         0x03d5\n#define regAZALIA_OUTPUT_STREAM_ARBITER_CONTROL_BASE_IDX                                                2\n#define regAZALIA_INPUT_CRC0_CONTROL0                                                                   0x03d9\n#define regAZALIA_INPUT_CRC0_CONTROL0_BASE_IDX                                                          2\n#define regAZALIA_INPUT_CRC0_CONTROL1                                                                   0x03da\n#define regAZALIA_INPUT_CRC0_CONTROL1_BASE_IDX                                                          2\n#define regAZALIA_INPUT_CRC0_CONTROL2                                                                   0x03db\n#define regAZALIA_INPUT_CRC0_CONTROL2_BASE_IDX                                                          2\n#define regAZALIA_INPUT_CRC0_CONTROL3                                                                   0x03dc\n#define regAZALIA_INPUT_CRC0_CONTROL3_BASE_IDX                                                          2\n#define regAZALIA_INPUT_CRC0_RESULT                                                                     0x03dd\n#define regAZALIA_INPUT_CRC0_RESULT_BASE_IDX                                                            2\n#define regAZALIA_INPUT_CRC1_CONTROL0                                                                   0x03de\n#define regAZALIA_INPUT_CRC1_CONTROL0_BASE_IDX                                                          2\n#define regAZALIA_INPUT_CRC1_CONTROL1                                                                   0x03df\n#define regAZALIA_INPUT_CRC1_CONTROL1_BASE_IDX                                                          2\n#define regAZALIA_INPUT_CRC1_CONTROL2                                                                   0x03e0\n#define regAZALIA_INPUT_CRC1_CONTROL2_BASE_IDX                                                          2\n#define regAZALIA_INPUT_CRC1_CONTROL3                                                                   0x03e1\n#define regAZALIA_INPUT_CRC1_CONTROL3_BASE_IDX                                                          2\n#define regAZALIA_INPUT_CRC1_RESULT                                                                     0x03e2\n#define regAZALIA_INPUT_CRC1_RESULT_BASE_IDX                                                            2\n#define regAZALIA_CRC0_CONTROL0                                                                         0x03e3\n#define regAZALIA_CRC0_CONTROL0_BASE_IDX                                                                2\n#define regAZALIA_CRC0_CONTROL1                                                                         0x03e4\n#define regAZALIA_CRC0_CONTROL1_BASE_IDX                                                                2\n#define regAZALIA_CRC0_CONTROL2                                                                         0x03e5\n#define regAZALIA_CRC0_CONTROL2_BASE_IDX                                                                2\n#define regAZALIA_CRC0_CONTROL3                                                                         0x03e6\n#define regAZALIA_CRC0_CONTROL3_BASE_IDX                                                                2\n#define regAZALIA_CRC0_RESULT                                                                           0x03e7\n#define regAZALIA_CRC0_RESULT_BASE_IDX                                                                  2\n#define regAZALIA_CRC1_CONTROL0                                                                         0x03e8\n#define regAZALIA_CRC1_CONTROL0_BASE_IDX                                                                2\n#define regAZALIA_CRC1_CONTROL1                                                                         0x03e9\n#define regAZALIA_CRC1_CONTROL1_BASE_IDX                                                                2\n#define regAZALIA_CRC1_CONTROL2                                                                         0x03ea\n#define regAZALIA_CRC1_CONTROL2_BASE_IDX                                                                2\n#define regAZALIA_CRC1_CONTROL3                                                                         0x03eb\n#define regAZALIA_CRC1_CONTROL3_BASE_IDX                                                                2\n#define regAZALIA_CRC1_RESULT                                                                           0x03ec\n#define regAZALIA_CRC1_RESULT_BASE_IDX                                                                  2\n#define regAZALIA_MEM_PWR_CTRL                                                                          0x03ee\n#define regAZALIA_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define regAZALIA_MEM_PWR_STATUS                                                                        0x03ef\n#define regAZALIA_MEM_PWR_STATUS_BASE_IDX                                                               2\n\n\n\n\n#define regAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID                                          0x0406\n#define regAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID_BASE_IDX                                 2\n#define regAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID                                                   0x0407\n#define regAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID_BASE_IDX                                          2\n#define regAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL                                                        0x0408\n#define regAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL_BASE_IDX                                               2\n#define regAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL                                                          0x0409\n#define regAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL_BASE_IDX                                                 2\n#define regAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE                                                0x040a\n#define regAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE_BASE_IDX                                       2\n#define regAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES                                      0x040b\n#define regAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES_BASE_IDX                             2\n#define regAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS                                            0x040c\n#define regAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS_BASE_IDX                                   2\n#define regAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES                                              0x040d\n#define regAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES_BASE_IDX                                     2\n#define regAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE                                                 0x040e\n#define regAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE_BASE_IDX                                        2\n#define regAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET                                                       0x040f\n#define regAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET_BASE_IDX                                              2\n#define regAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID                                       0x0410\n#define regAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_BASE_IDX                              2\n#define regAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION                                   0x0411\n#define regAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION_BASE_IDX                          2\n#define regCC_RCU_DC_AUDIO_PORT_CONNECTIVITY                                                            0x0412\n#define regCC_RCU_DC_AUDIO_PORT_CONNECTIVITY_BASE_IDX                                                   2\n#define regCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY                                                      0x0413\n#define regCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY_BASE_IDX                                             2\n#define regAZALIA_F0_GTC_GROUP_OFFSET0                                                                  0x0415\n#define regAZALIA_F0_GTC_GROUP_OFFSET0_BASE_IDX                                                         2\n#define regAZALIA_F0_GTC_GROUP_OFFSET1                                                                  0x0416\n#define regAZALIA_F0_GTC_GROUP_OFFSET1_BASE_IDX                                                         2\n#define regAZALIA_F0_GTC_GROUP_OFFSET2                                                                  0x0417\n#define regAZALIA_F0_GTC_GROUP_OFFSET2_BASE_IDX                                                         2\n#define regAZALIA_F0_GTC_GROUP_OFFSET3                                                                  0x0418\n#define regAZALIA_F0_GTC_GROUP_OFFSET3_BASE_IDX                                                         2\n#define regAZALIA_F0_GTC_GROUP_OFFSET4                                                                  0x0419\n#define regAZALIA_F0_GTC_GROUP_OFFSET4_BASE_IDX                                                         2\n#define regAZALIA_F0_GTC_GROUP_OFFSET5                                                                  0x041a\n#define regAZALIA_F0_GTC_GROUP_OFFSET5_BASE_IDX                                                         2\n#define regAZALIA_F0_GTC_GROUP_OFFSET6                                                                  0x041b\n#define regAZALIA_F0_GTC_GROUP_OFFSET6_BASE_IDX                                                         2\n#define regREG_DC_AUDIO_PORT_CONNECTIVITY                                                               0x041c\n#define regREG_DC_AUDIO_PORT_CONNECTIVITY_BASE_IDX                                                      2\n#define regREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY                                                         0x041d\n#define regREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY_BASE_IDX                                                2\n\n\n\n\n#define regAZ_CLOCK_CNTL                                                                                0x0372\n#define regAZ_CLOCK_CNTL_BASE_IDX                                                                       2\n\n\n\n\n#define regDC_PERFMON5_PERFCOUNTER_CNTL                                                                 0x037a\n#define regDC_PERFMON5_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define regDC_PERFMON5_PERFCOUNTER_CNTL2                                                                0x037b\n#define regDC_PERFMON5_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define regDC_PERFMON5_PERFCOUNTER_STATE                                                                0x037c\n#define regDC_PERFMON5_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define regDC_PERFMON5_PERFMON_CNTL                                                                     0x037d\n#define regDC_PERFMON5_PERFMON_CNTL_BASE_IDX                                                            2\n#define regDC_PERFMON5_PERFMON_CNTL2                                                                    0x037e\n#define regDC_PERFMON5_PERFMON_CNTL2_BASE_IDX                                                           2\n#define regDC_PERFMON5_PERFMON_CVALUE_INT_MISC                                                          0x037f\n#define regDC_PERFMON5_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define regDC_PERFMON5_PERFMON_CVALUE_LOW                                                               0x0380\n#define regDC_PERFMON5_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define regDC_PERFMON5_PERFMON_HI                                                                       0x0381\n#define regDC_PERFMON5_PERFMON_HI_BASE_IDX                                                              2\n#define regDC_PERFMON5_PERFMON_LOW                                                                      0x0382\n#define regDC_PERFMON5_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define regAZF0STREAM0_AZALIA_STREAM_INDEX                                                              0x035e\n#define regAZF0STREAM0_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define regAZF0STREAM0_AZALIA_STREAM_DATA                                                               0x035f\n#define regAZF0STREAM0_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define regAZF0STREAM1_AZALIA_STREAM_INDEX                                                              0x0360\n#define regAZF0STREAM1_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define regAZF0STREAM1_AZALIA_STREAM_DATA                                                               0x0361\n#define regAZF0STREAM1_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define regAZF0STREAM2_AZALIA_STREAM_INDEX                                                              0x0362\n#define regAZF0STREAM2_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define regAZF0STREAM2_AZALIA_STREAM_DATA                                                               0x0363\n#define regAZF0STREAM2_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define regAZF0STREAM3_AZALIA_STREAM_INDEX                                                              0x0364\n#define regAZF0STREAM3_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define regAZF0STREAM3_AZALIA_STREAM_DATA                                                               0x0365\n#define regAZF0STREAM3_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define regAZF0STREAM4_AZALIA_STREAM_INDEX                                                              0x0366\n#define regAZF0STREAM4_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define regAZF0STREAM4_AZALIA_STREAM_DATA                                                               0x0367\n#define regAZF0STREAM4_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define regAZF0STREAM5_AZALIA_STREAM_INDEX                                                              0x0368\n#define regAZF0STREAM5_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define regAZF0STREAM5_AZALIA_STREAM_DATA                                                               0x0369\n#define regAZF0STREAM5_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define regAZF0STREAM6_AZALIA_STREAM_INDEX                                                              0x036a\n#define regAZF0STREAM6_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define regAZF0STREAM6_AZALIA_STREAM_DATA                                                               0x036b\n#define regAZF0STREAM6_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define regAZF0STREAM7_AZALIA_STREAM_INDEX                                                              0x036c\n#define regAZF0STREAM7_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define regAZF0STREAM7_AZALIA_STREAM_DATA                                                               0x036d\n#define regAZF0STREAM7_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define regAZF0STREAM8_AZALIA_STREAM_INDEX                                                              0x0426\n#define regAZF0STREAM8_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define regAZF0STREAM8_AZALIA_STREAM_DATA                                                               0x0427\n#define regAZF0STREAM8_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define regAZF0STREAM9_AZALIA_STREAM_INDEX                                                              0x0428\n#define regAZF0STREAM9_AZALIA_STREAM_INDEX_BASE_IDX                                                     2\n#define regAZF0STREAM9_AZALIA_STREAM_DATA                                                               0x0429\n#define regAZF0STREAM9_AZALIA_STREAM_DATA_BASE_IDX                                                      2\n\n\n\n\n#define regAZF0STREAM10_AZALIA_STREAM_INDEX                                                             0x042a\n#define regAZF0STREAM10_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define regAZF0STREAM10_AZALIA_STREAM_DATA                                                              0x042b\n#define regAZF0STREAM10_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define regAZF0STREAM11_AZALIA_STREAM_INDEX                                                             0x042c\n#define regAZF0STREAM11_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define regAZF0STREAM11_AZALIA_STREAM_DATA                                                              0x042d\n#define regAZF0STREAM11_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define regAZF0STREAM12_AZALIA_STREAM_INDEX                                                             0x042e\n#define regAZF0STREAM12_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define regAZF0STREAM12_AZALIA_STREAM_DATA                                                              0x042f\n#define regAZF0STREAM12_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define regAZF0STREAM13_AZALIA_STREAM_INDEX                                                             0x0430\n#define regAZF0STREAM13_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define regAZF0STREAM13_AZALIA_STREAM_DATA                                                              0x0431\n#define regAZF0STREAM13_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define regAZF0STREAM14_AZALIA_STREAM_INDEX                                                             0x0432\n#define regAZF0STREAM14_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define regAZF0STREAM14_AZALIA_STREAM_DATA                                                              0x0433\n#define regAZF0STREAM14_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define regAZF0STREAM15_AZALIA_STREAM_INDEX                                                             0x0434\n#define regAZF0STREAM15_AZALIA_STREAM_INDEX_BASE_IDX                                                    2\n#define regAZF0STREAM15_AZALIA_STREAM_DATA                                                              0x0435\n#define regAZF0STREAM15_AZALIA_STREAM_DATA_BASE_IDX                                                     2\n\n\n\n\n#define regAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0386\n#define regAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define regAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0387\n#define regAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define regAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x038c\n#define regAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define regAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x038d\n#define regAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define regAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0392\n#define regAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define regAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0393\n#define regAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define regAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x0398\n#define regAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define regAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x0399\n#define regAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define regAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x039e\n#define regAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define regAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x039f\n#define regAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define regAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x03a4\n#define regAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define regAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x03a5\n#define regAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define regAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x03aa\n#define regAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define regAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x03ab\n#define regAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define regAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX                                                 0x03b0\n#define regAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX_BASE_IDX                                        2\n#define regAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA                                                  0x03b1\n#define regAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA_BASE_IDX                                         2\n\n\n\n\n#define regAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x043a\n#define regAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define regAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x043b\n#define regAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define regAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x043e\n#define regAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define regAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x043f\n#define regAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define regAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0442\n#define regAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define regAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0443\n#define regAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define regAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0446\n#define regAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define regAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0447\n#define regAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define regAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x044a\n#define regAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define regAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x044b\n#define regAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define regAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x044e\n#define regAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define regAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x044f\n#define regAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define regAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0452\n#define regAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define regAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0453\n#define regAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define regAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX                                      0x0456\n#define regAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX_BASE_IDX                             2\n#define regAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA                                       0x0457\n#define regAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA_BASE_IDX                              2\n\n\n\n\n#define regDCHUBBUB_ARB_DF_REQ_OUTSTAND                                                                 0x04f9\n#define regDCHUBBUB_ARB_DF_REQ_OUTSTAND_BASE_IDX                                                        2\n#define regDCHUBBUB_ARB_SAT_LEVEL                                                                       0x04fa\n#define regDCHUBBUB_ARB_SAT_LEVEL_BASE_IDX                                                              2\n#define regDCHUBBUB_ARB_QOS_FORCE                                                                       0x04fb\n#define regDCHUBBUB_ARB_QOS_FORCE_BASE_IDX                                                              2\n#define regDCHUBBUB_ARB_DRAM_STATE_CNTL                                                                 0x04fc\n#define regDCHUBBUB_ARB_DRAM_STATE_CNTL_BASE_IDX                                                        2\n#define regDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A                                                        0x04fd\n#define regDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A_BASE_IDX                                               2\n#define regDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A                                                     0x04fe\n#define regDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A_BASE_IDX                                            2\n#define regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A                                                      0x04ff\n#define regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A_BASE_IDX                                             2\n#define regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_A                                                   0x0500\n#define regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_A_BASE_IDX                                          2\n#define regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A                                                       0x0501\n#define regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A_BASE_IDX                                              2\n#define regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_A                                                    0x0502\n#define regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_A_BASE_IDX                                           2\n#define regDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A                                               0x0503\n#define regDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A_BASE_IDX                                      2\n#define regDCHUBBUB_ARB_FRAC_URG_BW_NOM_A                                                               0x0504\n#define regDCHUBBUB_ARB_FRAC_URG_BW_NOM_A_BASE_IDX                                                      2\n#define regDCHUBBUB_ARB_FRAC_URG_BW_FLIP_A                                                              0x0505\n#define regDCHUBBUB_ARB_FRAC_URG_BW_FLIP_A_BASE_IDX                                                     2\n#define regDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B                                                        0x0506\n#define regDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B_BASE_IDX                                               2\n#define regDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B                                                     0x0507\n#define regDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B_BASE_IDX                                            2\n#define regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B                                                      0x0508\n#define regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B_BASE_IDX                                             2\n#define regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_B                                                   0x0509\n#define regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_B_BASE_IDX                                          2\n#define regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B                                                       0x050a\n#define regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B_BASE_IDX                                              2\n#define regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_B                                                    0x050b\n#define regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_B_BASE_IDX                                           2\n#define regDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B                                               0x050c\n#define regDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B_BASE_IDX                                      2\n#define regDCHUBBUB_ARB_FRAC_URG_BW_NOM_B                                                               0x050d\n#define regDCHUBBUB_ARB_FRAC_URG_BW_NOM_B_BASE_IDX                                                      2\n#define regDCHUBBUB_ARB_FRAC_URG_BW_FLIP_B                                                              0x050e\n#define regDCHUBBUB_ARB_FRAC_URG_BW_FLIP_B_BASE_IDX                                                     2\n#define regDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C                                                        0x050f\n#define regDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C_BASE_IDX                                               2\n#define regDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C                                                     0x0510\n#define regDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C_BASE_IDX                                            2\n#define regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C                                                      0x0511\n#define regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C_BASE_IDX                                             2\n#define regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_C                                                   0x0512\n#define regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_C_BASE_IDX                                          2\n#define regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C                                                       0x0513\n#define regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C_BASE_IDX                                              2\n#define regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_C                                                    0x0514\n#define regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_C_BASE_IDX                                           2\n#define regDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C                                               0x0515\n#define regDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C_BASE_IDX                                      2\n#define regDCHUBBUB_ARB_FRAC_URG_BW_NOM_C                                                               0x0516\n#define regDCHUBBUB_ARB_FRAC_URG_BW_NOM_C_BASE_IDX                                                      2\n#define regDCHUBBUB_ARB_FRAC_URG_BW_FLIP_C                                                              0x0517\n#define regDCHUBBUB_ARB_FRAC_URG_BW_FLIP_C_BASE_IDX                                                     2\n#define regDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D                                                        0x0518\n#define regDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D_BASE_IDX                                               2\n#define regDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D                                                     0x0519\n#define regDCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D_BASE_IDX                                            2\n#define regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D                                                      0x051a\n#define regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D_BASE_IDX                                             2\n#define regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_D                                                   0x051b\n#define regDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_D_BASE_IDX                                          2\n#define regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D                                                       0x051c\n#define regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D_BASE_IDX                                              2\n#define regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_D                                                    0x051d\n#define regDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_D_BASE_IDX                                           2\n#define regDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D                                               0x051e\n#define regDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D_BASE_IDX                                      2\n#define regDCHUBBUB_ARB_FRAC_URG_BW_NOM_D                                                               0x051f\n#define regDCHUBBUB_ARB_FRAC_URG_BW_NOM_D_BASE_IDX                                                      2\n#define regDCHUBBUB_ARB_FRAC_URG_BW_FLIP_D                                                              0x0520\n#define regDCHUBBUB_ARB_FRAC_URG_BW_FLIP_D_BASE_IDX                                                     2\n#define regDCHUBBUB_ARB_HOSTVM_CNTL                                                                     0x0521\n#define regDCHUBBUB_ARB_HOSTVM_CNTL_BASE_IDX                                                            2\n#define regDCHUBBUB_ARB_WATERMARK_CHANGE_CNTL                                                           0x0522\n#define regDCHUBBUB_ARB_WATERMARK_CHANGE_CNTL_BASE_IDX                                                  2\n#define regDCHUBBUB_ARB_TIMEOUT_ENABLE                                                                  0x0523\n#define regDCHUBBUB_ARB_TIMEOUT_ENABLE_BASE_IDX                                                         2\n#define regDCHUBBUB_GLOBAL_TIMER_CNTL                                                                   0x0524\n#define regDCHUBBUB_GLOBAL_TIMER_CNTL_BASE_IDX                                                          2\n#define regSURFACE_CHECK0_ADDRESS_LSB                                                                   0x0525\n#define regSURFACE_CHECK0_ADDRESS_LSB_BASE_IDX                                                          2\n#define regSURFACE_CHECK0_ADDRESS_MSB                                                                   0x0526\n#define regSURFACE_CHECK0_ADDRESS_MSB_BASE_IDX                                                          2\n#define regSURFACE_CHECK1_ADDRESS_LSB                                                                   0x0527\n#define regSURFACE_CHECK1_ADDRESS_LSB_BASE_IDX                                                          2\n#define regSURFACE_CHECK1_ADDRESS_MSB                                                                   0x0528\n#define regSURFACE_CHECK1_ADDRESS_MSB_BASE_IDX                                                          2\n#define regSURFACE_CHECK2_ADDRESS_LSB                                                                   0x0529\n#define regSURFACE_CHECK2_ADDRESS_LSB_BASE_IDX                                                          2\n#define regSURFACE_CHECK2_ADDRESS_MSB                                                                   0x052a\n#define regSURFACE_CHECK2_ADDRESS_MSB_BASE_IDX                                                          2\n#define regSURFACE_CHECK3_ADDRESS_LSB                                                                   0x052b\n#define regSURFACE_CHECK3_ADDRESS_LSB_BASE_IDX                                                          2\n#define regSURFACE_CHECK3_ADDRESS_MSB                                                                   0x052c\n#define regSURFACE_CHECK3_ADDRESS_MSB_BASE_IDX                                                          2\n#define regVTG0_CONTROL                                                                                 0x052d\n#define regVTG0_CONTROL_BASE_IDX                                                                        2\n#define regVTG1_CONTROL                                                                                 0x052e\n#define regVTG1_CONTROL_BASE_IDX                                                                        2\n#define regVTG2_CONTROL                                                                                 0x052f\n#define regVTG2_CONTROL_BASE_IDX                                                                        2\n#define regVTG3_CONTROL                                                                                 0x0530\n#define regVTG3_CONTROL_BASE_IDX                                                                        2\n#define regDCHUBBUB_SOFT_RESET                                                                          0x0531\n#define regDCHUBBUB_SOFT_RESET_BASE_IDX                                                                 2\n#define regDCHUBBUB_CLOCK_CNTL                                                                          0x0532\n#define regDCHUBBUB_CLOCK_CNTL_BASE_IDX                                                                 2\n#define regDCFCLK_CNTL                                                                                  0x0533\n#define regDCFCLK_CNTL_BASE_IDX                                                                         2\n#define regDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL                                                        0x0534\n#define regDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL_BASE_IDX                                               2\n#define regDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL2                                                       0x0535\n#define regDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL2_BASE_IDX                                              2\n#define regDCHUBBUB_VLINE_SNAPSHOT                                                                      0x0536\n#define regDCHUBBUB_VLINE_SNAPSHOT_BASE_IDX                                                             2\n#define regDCHUBBUB_CTRL_STATUS                                                                         0x0537\n#define regDCHUBBUB_CTRL_STATUS_BASE_IDX                                                                2\n#define regDCHUBBUB_TIMEOUT_DETECTION_CTRL1                                                             0x053d\n#define regDCHUBBUB_TIMEOUT_DETECTION_CTRL1_BASE_IDX                                                    2\n#define regDCHUBBUB_TIMEOUT_DETECTION_CTRL2                                                             0x053e\n#define regDCHUBBUB_TIMEOUT_DETECTION_CTRL2_BASE_IDX                                                    2\n#define regFMON_CTRL                                                                                    0x0540\n#define regFMON_CTRL_BASE_IDX                                                                           2\n#define regDCHUBBUB_TEST_DEBUG_INDEX                                                                    0x0541\n#define regDCHUBBUB_TEST_DEBUG_INDEX_BASE_IDX                                                           2\n#define regDCHUBBUB_TEST_DEBUG_DATA                                                                     0x0542\n#define regDCHUBBUB_TEST_DEBUG_DATA_BASE_IDX                                                            2\n\n\n\n\n#define regDCHUBBUB_SDPIF_CFG0                                                                          0x046f\n#define regDCHUBBUB_SDPIF_CFG0_BASE_IDX                                                                 2\n#define regDCHUBBUB_SDPIF_CFG1                                                                          0x0470\n#define regDCHUBBUB_SDPIF_CFG1_BASE_IDX                                                                 2\n#define regDCHUBBUB_SDPIF_CFG2                                                                          0x0471\n#define regDCHUBBUB_SDPIF_CFG2_BASE_IDX                                                                 2\n#define regVM_REQUEST_PHYSICAL                                                                          0x0472\n#define regVM_REQUEST_PHYSICAL_BASE_IDX                                                                 2\n#define regDCHUBBUB_FORCE_IO_STATUS_0                                                                   0x0473\n#define regDCHUBBUB_FORCE_IO_STATUS_0_BASE_IDX                                                          2\n#define regDCHUBBUB_FORCE_IO_STATUS_1                                                                   0x0474\n#define regDCHUBBUB_FORCE_IO_STATUS_1_BASE_IDX                                                          2\n#define regDCN_VM_FB_LOCATION_BASE                                                                      0x0475\n#define regDCN_VM_FB_LOCATION_BASE_BASE_IDX                                                             2\n#define regDCN_VM_FB_LOCATION_TOP                                                                       0x0476\n#define regDCN_VM_FB_LOCATION_TOP_BASE_IDX                                                              2\n#define regDCN_VM_FB_OFFSET                                                                             0x0477\n#define regDCN_VM_FB_OFFSET_BASE_IDX                                                                    2\n#define regDCN_VM_AGP_BOT                                                                               0x0478\n#define regDCN_VM_AGP_BOT_BASE_IDX                                                                      2\n#define regDCN_VM_AGP_TOP                                                                               0x0479\n#define regDCN_VM_AGP_TOP_BASE_IDX                                                                      2\n#define regDCN_VM_AGP_BASE                                                                              0x047a\n#define regDCN_VM_AGP_BASE_BASE_IDX                                                                     2\n#define regDCN_VM_LOCAL_HBM_ADDRESS_START                                                               0x047b\n#define regDCN_VM_LOCAL_HBM_ADDRESS_START_BASE_IDX                                                      2\n#define regDCN_VM_LOCAL_HBM_ADDRESS_END                                                                 0x047c\n#define regDCN_VM_LOCAL_HBM_ADDRESS_END_BASE_IDX                                                        2\n#define regDCN_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL                                                           0x047d\n#define regDCN_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL_BASE_IDX                                                  2\n#define regDCHUBBUB_SDPIF_PIPE_SEC_LVL                                                                  0x047e\n#define regDCHUBBUB_SDPIF_PIPE_SEC_LVL_BASE_IDX                                                         2\n#define regDCHUBBUB_SDPIF_PIPE_DMDATA_SEC_LVL                                                           0x047f\n#define regDCHUBBUB_SDPIF_PIPE_DMDATA_SEC_LVL_BASE_IDX                                                  2\n#define regDCHUBBUB_SDPIF_MEM_PWR_CTRL                                                                  0x0483\n#define regDCHUBBUB_SDPIF_MEM_PWR_CTRL_BASE_IDX                                                         2\n#define regDCHUBBUB_SDPIF_MEM_PWR_STATUS                                                                0x0484\n#define regDCHUBBUB_SDPIF_MEM_PWR_STATUS_BASE_IDX                                                       2\n\n\n\n\n#define regDCHUBBUB_RET_PATH_DCC_CFG                                                                    0x04af\n#define regDCHUBBUB_RET_PATH_DCC_CFG_BASE_IDX                                                           2\n#define regDCHUBBUB_RET_PATH_DCC_CFG0_0                                                                 0x04b0\n#define regDCHUBBUB_RET_PATH_DCC_CFG0_0_BASE_IDX                                                        2\n#define regDCHUBBUB_RET_PATH_DCC_CFG0_1                                                                 0x04b1\n#define regDCHUBBUB_RET_PATH_DCC_CFG0_1_BASE_IDX                                                        2\n#define regDCHUBBUB_RET_PATH_DCC_CFG1_0                                                                 0x04b2\n#define regDCHUBBUB_RET_PATH_DCC_CFG1_0_BASE_IDX                                                        2\n#define regDCHUBBUB_RET_PATH_DCC_CFG1_1                                                                 0x04b3\n#define regDCHUBBUB_RET_PATH_DCC_CFG1_1_BASE_IDX                                                        2\n#define regDCHUBBUB_RET_PATH_DCC_CFG2_0                                                                 0x04b4\n#define regDCHUBBUB_RET_PATH_DCC_CFG2_0_BASE_IDX                                                        2\n#define regDCHUBBUB_RET_PATH_DCC_CFG2_1                                                                 0x04b5\n#define regDCHUBBUB_RET_PATH_DCC_CFG2_1_BASE_IDX                                                        2\n#define regDCHUBBUB_RET_PATH_DCC_CFG3_0                                                                 0x04b6\n#define regDCHUBBUB_RET_PATH_DCC_CFG3_0_BASE_IDX                                                        2\n#define regDCHUBBUB_RET_PATH_DCC_CFG3_1                                                                 0x04b7\n#define regDCHUBBUB_RET_PATH_DCC_CFG3_1_BASE_IDX                                                        2\n#define regDCHUBBUB_RET_PATH_DCC_CFG4_0                                                                 0x04b8\n#define regDCHUBBUB_RET_PATH_DCC_CFG4_0_BASE_IDX                                                        2\n#define regDCHUBBUB_RET_PATH_DCC_CFG4_1                                                                 0x04b9\n#define regDCHUBBUB_RET_PATH_DCC_CFG4_1_BASE_IDX                                                        2\n#define regDCHUBBUB_RET_PATH_DCC_CFG5_0                                                                 0x04ba\n#define regDCHUBBUB_RET_PATH_DCC_CFG5_0_BASE_IDX                                                        2\n#define regDCHUBBUB_RET_PATH_DCC_CFG5_1                                                                 0x04bb\n#define regDCHUBBUB_RET_PATH_DCC_CFG5_1_BASE_IDX                                                        2\n#define regDCHUBBUB_RET_PATH_DCC_CFG6_0                                                                 0x04bc\n#define regDCHUBBUB_RET_PATH_DCC_CFG6_0_BASE_IDX                                                        2\n#define regDCHUBBUB_RET_PATH_DCC_CFG6_1                                                                 0x04bd\n#define regDCHUBBUB_RET_PATH_DCC_CFG6_1_BASE_IDX                                                        2\n#define regDCHUBBUB_RET_PATH_DCC_CFG7_0                                                                 0x04be\n#define regDCHUBBUB_RET_PATH_DCC_CFG7_0_BASE_IDX                                                        2\n#define regDCHUBBUB_RET_PATH_DCC_CFG7_1                                                                 0x04bf\n#define regDCHUBBUB_RET_PATH_DCC_CFG7_1_BASE_IDX                                                        2\n#define regDCHUBBUB_RET_PATH_MEM_PWR_CTRL                                                               0x04c0\n#define regDCHUBBUB_RET_PATH_MEM_PWR_CTRL_BASE_IDX                                                      2\n#define regDCHUBBUB_RET_PATH_MEM_PWR_STATUS                                                             0x04c1\n#define regDCHUBBUB_RET_PATH_MEM_PWR_STATUS_BASE_IDX                                                    2\n#define regDCHUBBUB_CRC_CTRL                                                                            0x04c2\n#define regDCHUBBUB_CRC_CTRL_BASE_IDX                                                                   2\n#define regDCHUBBUB_CRC0_VAL_R_G                                                                        0x04c3\n#define regDCHUBBUB_CRC0_VAL_R_G_BASE_IDX                                                               2\n#define regDCHUBBUB_CRC0_VAL_B_A                                                                        0x04c4\n#define regDCHUBBUB_CRC0_VAL_B_A_BASE_IDX                                                               2\n#define regDCHUBBUB_CRC1_VAL_R_G                                                                        0x04c5\n#define regDCHUBBUB_CRC1_VAL_R_G_BASE_IDX                                                               2\n#define regDCHUBBUB_CRC1_VAL_B_A                                                                        0x04c6\n#define regDCHUBBUB_CRC1_VAL_B_A_BASE_IDX                                                               2\n#define regDCHUBBUB_DCC_STAT_CNTL                                                                       0x04c7\n#define regDCHUBBUB_DCC_STAT_CNTL_BASE_IDX                                                              2\n#define regDCHUBBUB_DCC_STAT0                                                                           0x04c8\n#define regDCHUBBUB_DCC_STAT0_BASE_IDX                                                                  2\n#define regDCHUBBUB_DCC_STAT1                                                                           0x04c9\n#define regDCHUBBUB_DCC_STAT1_BASE_IDX                                                                  2\n#define regDCHUBBUB_DCC_STAT2                                                                           0x04ca\n#define regDCHUBBUB_DCC_STAT2_BASE_IDX                                                                  2\n#define regDCHUBBUB_COMPBUF_CTRL                                                                        0x04cb\n#define regDCHUBBUB_COMPBUF_CTRL_BASE_IDX                                                               2\n#define regDCHUBBUB_DET0_CTRL                                                                           0x04cc\n#define regDCHUBBUB_DET0_CTRL_BASE_IDX                                                                  2\n#define regDCHUBBUB_DET1_CTRL                                                                           0x04cd\n#define regDCHUBBUB_DET1_CTRL_BASE_IDX                                                                  2\n#define regDCHUBBUB_DET2_CTRL                                                                           0x04ce\n#define regDCHUBBUB_DET2_CTRL_BASE_IDX                                                                  2\n#define regDCHUBBUB_DET3_CTRL                                                                           0x04cf\n#define regDCHUBBUB_DET3_CTRL_BASE_IDX                                                                  2\n#define regDCHUBBUB_MEM_PWR_MODE_CTRL                                                                   0x04d1\n#define regDCHUBBUB_MEM_PWR_MODE_CTRL_BASE_IDX                                                          2\n#define regCOMPBUF_MEM_PWR_CTRL_1                                                                       0x04d2\n#define regCOMPBUF_MEM_PWR_CTRL_1_BASE_IDX                                                              2\n#define regCOMPBUF_MEM_PWR_CTRL_2                                                                       0x04d3\n#define regCOMPBUF_MEM_PWR_CTRL_2_BASE_IDX                                                              2\n#define regDCHUBBUB_MEM_PWR_STATUS                                                                      0x04d4\n#define regDCHUBBUB_MEM_PWR_STATUS_BASE_IDX                                                             2\n#define regCOMPBUF_RESERVED_SPACE                                                                       0x04d5\n#define regCOMPBUF_RESERVED_SPACE_BASE_IDX                                                              2\n\n\n\n\n#define regDCN_VM_CONTEXT0_CNTL                                                                         0x0559\n#define regDCN_VM_CONTEXT0_CNTL_BASE_IDX                                                                2\n#define regDCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32                                                    0x055a\n#define regDCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32                                                    0x055b\n#define regDCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32                                                   0x055c\n#define regDCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32                                                   0x055d\n#define regDCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32                                                     0x055e\n#define regDCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32                                                     0x055f\n#define regDCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT1_CNTL                                                                         0x0560\n#define regDCN_VM_CONTEXT1_CNTL_BASE_IDX                                                                2\n#define regDCN_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32                                                    0x0561\n#define regDCN_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32                                                    0x0562\n#define regDCN_VM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32                                                   0x0563\n#define regDCN_VM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32                                                   0x0564\n#define regDCN_VM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32                                                     0x0565\n#define regDCN_VM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32                                                     0x0566\n#define regDCN_VM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT2_CNTL                                                                         0x0567\n#define regDCN_VM_CONTEXT2_CNTL_BASE_IDX                                                                2\n#define regDCN_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32                                                    0x0568\n#define regDCN_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32                                                    0x0569\n#define regDCN_VM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32                                                   0x056a\n#define regDCN_VM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32                                                   0x056b\n#define regDCN_VM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32                                                     0x056c\n#define regDCN_VM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32                                                     0x056d\n#define regDCN_VM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT3_CNTL                                                                         0x056e\n#define regDCN_VM_CONTEXT3_CNTL_BASE_IDX                                                                2\n#define regDCN_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32                                                    0x056f\n#define regDCN_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32                                                    0x0570\n#define regDCN_VM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32                                                   0x0571\n#define regDCN_VM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32                                                   0x0572\n#define regDCN_VM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32                                                     0x0573\n#define regDCN_VM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32                                                     0x0574\n#define regDCN_VM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT4_CNTL                                                                         0x0575\n#define regDCN_VM_CONTEXT4_CNTL_BASE_IDX                                                                2\n#define regDCN_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32                                                    0x0576\n#define regDCN_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32                                                    0x0577\n#define regDCN_VM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32                                                   0x0578\n#define regDCN_VM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32                                                   0x0579\n#define regDCN_VM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32                                                     0x057a\n#define regDCN_VM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32                                                     0x057b\n#define regDCN_VM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT5_CNTL                                                                         0x057c\n#define regDCN_VM_CONTEXT5_CNTL_BASE_IDX                                                                2\n#define regDCN_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32                                                    0x057d\n#define regDCN_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32                                                    0x057e\n#define regDCN_VM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32                                                   0x057f\n#define regDCN_VM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32                                                   0x0580\n#define regDCN_VM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32                                                     0x0581\n#define regDCN_VM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32                                                     0x0582\n#define regDCN_VM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT6_CNTL                                                                         0x0583\n#define regDCN_VM_CONTEXT6_CNTL_BASE_IDX                                                                2\n#define regDCN_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32                                                    0x0584\n#define regDCN_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32                                                    0x0585\n#define regDCN_VM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32                                                   0x0586\n#define regDCN_VM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32                                                   0x0587\n#define regDCN_VM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32                                                     0x0588\n#define regDCN_VM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32                                                     0x0589\n#define regDCN_VM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT7_CNTL                                                                         0x058a\n#define regDCN_VM_CONTEXT7_CNTL_BASE_IDX                                                                2\n#define regDCN_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32                                                    0x058b\n#define regDCN_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32                                                    0x058c\n#define regDCN_VM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32                                                   0x058d\n#define regDCN_VM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32                                                   0x058e\n#define regDCN_VM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32                                                     0x058f\n#define regDCN_VM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32                                                     0x0590\n#define regDCN_VM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT8_CNTL                                                                         0x0591\n#define regDCN_VM_CONTEXT8_CNTL_BASE_IDX                                                                2\n#define regDCN_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32                                                    0x0592\n#define regDCN_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32                                                    0x0593\n#define regDCN_VM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32                                                   0x0594\n#define regDCN_VM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32                                                   0x0595\n#define regDCN_VM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32                                                     0x0596\n#define regDCN_VM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32                                                     0x0597\n#define regDCN_VM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT9_CNTL                                                                         0x0598\n#define regDCN_VM_CONTEXT9_CNTL_BASE_IDX                                                                2\n#define regDCN_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32                                                    0x0599\n#define regDCN_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32                                                    0x059a\n#define regDCN_VM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32                                                   0x059b\n#define regDCN_VM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32                                                   0x059c\n#define regDCN_VM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32                                                     0x059d\n#define regDCN_VM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32                                                     0x059e\n#define regDCN_VM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                            2\n#define regDCN_VM_CONTEXT10_CNTL                                                                        0x059f\n#define regDCN_VM_CONTEXT10_CNTL_BASE_IDX                                                               2\n#define regDCN_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32                                                   0x05a0\n#define regDCN_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32                                                   0x05a1\n#define regDCN_VM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32                                                  0x05a2\n#define regDCN_VM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                         2\n#define regDCN_VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32                                                  0x05a3\n#define regDCN_VM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                         2\n#define regDCN_VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32                                                    0x05a4\n#define regDCN_VM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32                                                    0x05a5\n#define regDCN_VM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT11_CNTL                                                                        0x05a6\n#define regDCN_VM_CONTEXT11_CNTL_BASE_IDX                                                               2\n#define regDCN_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32                                                   0x05a7\n#define regDCN_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32                                                   0x05a8\n#define regDCN_VM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32                                                  0x05a9\n#define regDCN_VM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                         2\n#define regDCN_VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32                                                  0x05aa\n#define regDCN_VM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                         2\n#define regDCN_VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32                                                    0x05ab\n#define regDCN_VM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32                                                    0x05ac\n#define regDCN_VM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT12_CNTL                                                                        0x05ad\n#define regDCN_VM_CONTEXT12_CNTL_BASE_IDX                                                               2\n#define regDCN_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32                                                   0x05ae\n#define regDCN_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32                                                   0x05af\n#define regDCN_VM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32                                                  0x05b0\n#define regDCN_VM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                         2\n#define regDCN_VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32                                                  0x05b1\n#define regDCN_VM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                         2\n#define regDCN_VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32                                                    0x05b2\n#define regDCN_VM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32                                                    0x05b3\n#define regDCN_VM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT13_CNTL                                                                        0x05b4\n#define regDCN_VM_CONTEXT13_CNTL_BASE_IDX                                                               2\n#define regDCN_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32                                                   0x05b5\n#define regDCN_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32                                                   0x05b6\n#define regDCN_VM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32                                                  0x05b7\n#define regDCN_VM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                         2\n#define regDCN_VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32                                                  0x05b8\n#define regDCN_VM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                         2\n#define regDCN_VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32                                                    0x05b9\n#define regDCN_VM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32                                                    0x05ba\n#define regDCN_VM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT14_CNTL                                                                        0x05bb\n#define regDCN_VM_CONTEXT14_CNTL_BASE_IDX                                                               2\n#define regDCN_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32                                                   0x05bc\n#define regDCN_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32                                                   0x05bd\n#define regDCN_VM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32                                                  0x05be\n#define regDCN_VM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                         2\n#define regDCN_VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32                                                  0x05bf\n#define regDCN_VM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                         2\n#define regDCN_VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32                                                    0x05c0\n#define regDCN_VM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32                                                    0x05c1\n#define regDCN_VM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT15_CNTL                                                                        0x05c2\n#define regDCN_VM_CONTEXT15_CNTL_BASE_IDX                                                               2\n#define regDCN_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32                                                   0x05c3\n#define regDCN_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32                                                   0x05c4\n#define regDCN_VM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                          2\n#define regDCN_VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32                                                  0x05c5\n#define regDCN_VM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                         2\n#define regDCN_VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32                                                  0x05c6\n#define regDCN_VM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                         2\n#define regDCN_VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32                                                    0x05c7\n#define regDCN_VM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                           2\n#define regDCN_VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32                                                    0x05c8\n#define regDCN_VM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                           2\n#define regDCN_VM_DEFAULT_ADDR_MSB                                                                      0x05c9\n#define regDCN_VM_DEFAULT_ADDR_MSB_BASE_IDX                                                             2\n#define regDCN_VM_DEFAULT_ADDR_LSB                                                                      0x05ca\n#define regDCN_VM_DEFAULT_ADDR_LSB_BASE_IDX                                                             2\n#define regDCN_VM_FAULT_CNTL                                                                            0x05cb\n#define regDCN_VM_FAULT_CNTL_BASE_IDX                                                                   2\n#define regDCN_VM_FAULT_STATUS                                                                          0x05cc\n#define regDCN_VM_FAULT_STATUS_BASE_IDX                                                                 2\n#define regDCN_VM_FAULT_ADDR_MSB                                                                        0x05cd\n#define regDCN_VM_FAULT_ADDR_MSB_BASE_IDX                                                               2\n#define regDCN_VM_FAULT_ADDR_LSB                                                                        0x05ce\n#define regDCN_VM_FAULT_ADDR_LSB_BASE_IDX                                                               2\n\n\n\n\n#define regDC_PERFMON6_PERFCOUNTER_CNTL                                                                 0x054d\n#define regDC_PERFMON6_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define regDC_PERFMON6_PERFCOUNTER_CNTL2                                                                0x054e\n#define regDC_PERFMON6_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define regDC_PERFMON6_PERFCOUNTER_STATE                                                                0x054f\n#define regDC_PERFMON6_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define regDC_PERFMON6_PERFMON_CNTL                                                                     0x0550\n#define regDC_PERFMON6_PERFMON_CNTL_BASE_IDX                                                            2\n#define regDC_PERFMON6_PERFMON_CNTL2                                                                    0x0551\n#define regDC_PERFMON6_PERFMON_CNTL2_BASE_IDX                                                           2\n#define regDC_PERFMON6_PERFMON_CVALUE_INT_MISC                                                          0x0552\n#define regDC_PERFMON6_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define regDC_PERFMON6_PERFMON_CVALUE_LOW                                                               0x0553\n#define regDC_PERFMON6_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define regDC_PERFMON6_PERFMON_HI                                                                       0x0554\n#define regDC_PERFMON6_PERFMON_HI_BASE_IDX                                                              2\n#define regDC_PERFMON6_PERFMON_LOW                                                                      0x0555\n#define regDC_PERFMON6_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define regHUBP0_DCSURF_SURFACE_CONFIG                                                                  0x05e5\n#define regHUBP0_DCSURF_SURFACE_CONFIG_BASE_IDX                                                         2\n#define regHUBP0_DCSURF_ADDR_CONFIG                                                                     0x05e6\n#define regHUBP0_DCSURF_ADDR_CONFIG_BASE_IDX                                                            2\n#define regHUBP0_DCSURF_TILING_CONFIG                                                                   0x05e7\n#define regHUBP0_DCSURF_TILING_CONFIG_BASE_IDX                                                          2\n#define regHUBP0_DCSURF_PRI_VIEWPORT_START                                                              0x05e9\n#define regHUBP0_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2\n#define regHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x05ea\n#define regHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define regHUBP0_DCSURF_PRI_VIEWPORT_START_C                                                            0x05eb\n#define regHUBP0_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX                                                   2\n#define regHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_C                                                        0x05ec\n#define regHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define regHUBP0_DCSURF_SEC_VIEWPORT_START                                                              0x05ed\n#define regHUBP0_DCSURF_SEC_VIEWPORT_START_BASE_IDX                                                     2\n#define regHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION                                                          0x05ee\n#define regHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define regHUBP0_DCSURF_SEC_VIEWPORT_START_C                                                            0x05ef\n#define regHUBP0_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX                                                   2\n#define regHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_C                                                        0x05f0\n#define regHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define regHUBP0_DCHUBP_REQ_SIZE_CONFIG                                                                 0x05f1\n#define regHUBP0_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX                                                        2\n#define regHUBP0_DCHUBP_REQ_SIZE_CONFIG_C                                                               0x05f2\n#define regHUBP0_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX                                                      2\n#define regHUBP0_DCHUBP_CNTL                                                                            0x05f3\n#define regHUBP0_DCHUBP_CNTL_BASE_IDX                                                                   2\n#define regHUBP0_HUBP_CLK_CNTL                                                                          0x05f4\n#define regHUBP0_HUBP_CLK_CNTL_BASE_IDX                                                                 2\n#define regHUBP0_DCHUBP_VMPG_CONFIG                                                                     0x05f5\n#define regHUBP0_DCHUBP_VMPG_CONFIG_BASE_IDX                                                            2\n#define regHUBP0_HUBPREQ_DEBUG_DB                                                                       0x05f6\n#define regHUBP0_HUBPREQ_DEBUG_DB_BASE_IDX                                                              2\n#define regHUBP0_HUBPREQ_DEBUG                                                                          0x05f7\n#define regHUBP0_HUBPREQ_DEBUG_BASE_IDX                                                                 2\n#define regHUBP0_HUBP_MEASURE_WIN_CTRL_DCFCLK                                                           0x05fb\n#define regHUBP0_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX                                                  2\n#define regHUBP0_HUBP_MEASURE_WIN_CTRL_DPPCLK                                                           0x05fc\n#define regHUBP0_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX                                                  2\n\n\n\n\n#define regHUBPREQ0_DCSURF_SURFACE_PITCH                                                                0x0607\n#define regHUBPREQ0_DCSURF_SURFACE_PITCH_BASE_IDX                                                       2\n#define regHUBPREQ0_DCSURF_SURFACE_PITCH_C                                                              0x0608\n#define regHUBPREQ0_DCSURF_SURFACE_PITCH_C_BASE_IDX                                                     2\n#define regHUBPREQ0_VMID_SETTINGS_0                                                                     0x0609\n#define regHUBPREQ0_VMID_SETTINGS_0_BASE_IDX                                                            2\n#define regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS                                                      0x060a\n#define regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH                                                 0x060b\n#define regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_C                                                    0x060c\n#define regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                           2\n#define regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C                                               0x060d\n#define regHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2\n#define regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS                                                    0x060e\n#define regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                           2\n#define regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH                                               0x060f\n#define regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                      2\n#define regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_C                                                  0x0610\n#define regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                         2\n#define regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C                                             0x0611\n#define regHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                    2\n#define regHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS                                                 0x0612\n#define regHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_BASE_IDX                                        2\n#define regHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH                                            0x0613\n#define regHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                   2\n#define regHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C                                               0x0614\n#define regHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C_BASE_IDX                                      2\n#define regHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C                                          0x0615\n#define regHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2\n#define regHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS                                               0x0616\n#define regHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_BASE_IDX                                      2\n#define regHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH                                          0x0617\n#define regHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                 2\n#define regHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C                                             0x0618\n#define regHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C_BASE_IDX                                    2\n#define regHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C                                        0x0619\n#define regHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2\n#define regHUBPREQ0_DCSURF_SURFACE_CONTROL                                                              0x061a\n#define regHUBPREQ0_DCSURF_SURFACE_CONTROL_BASE_IDX                                                     2\n#define regHUBPREQ0_DCSURF_FLIP_CONTROL                                                                 0x061b\n#define regHUBPREQ0_DCSURF_FLIP_CONTROL_BASE_IDX                                                        2\n#define regHUBPREQ0_DCSURF_FLIP_CONTROL2                                                                0x061c\n#define regHUBPREQ0_DCSURF_FLIP_CONTROL2_BASE_IDX                                                       2\n#define regHUBPREQ0_DCSURF_SURFACE_FLIP_INTERRUPT                                                       0x0620\n#define regHUBPREQ0_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX                                              2\n#define regHUBPREQ0_DCSURF_SURFACE_INUSE                                                                0x0621\n#define regHUBPREQ0_DCSURF_SURFACE_INUSE_BASE_IDX                                                       2\n#define regHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH                                                           0x0622\n#define regHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX                                                  2\n#define regHUBPREQ0_DCSURF_SURFACE_INUSE_C                                                              0x0623\n#define regHUBPREQ0_DCSURF_SURFACE_INUSE_C_BASE_IDX                                                     2\n#define regHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_C                                                         0x0624\n#define regHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX                                                2\n#define regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE                                                       0x0625\n#define regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX                                              2\n#define regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH                                                  0x0626\n#define regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX                                         2\n#define regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_C                                                     0x0627\n#define regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX                                            2\n#define regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C                                                0x0628\n#define regHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX                                       2\n#define regHUBPREQ0_DCN_EXPANSION_MODE                                                                  0x0629\n#define regHUBPREQ0_DCN_EXPANSION_MODE_BASE_IDX                                                         2\n#define regHUBPREQ0_DCN_TTU_QOS_WM                                                                      0x062a\n#define regHUBPREQ0_DCN_TTU_QOS_WM_BASE_IDX                                                             2\n#define regHUBPREQ0_DCN_GLOBAL_TTU_CNTL                                                                 0x062b\n#define regHUBPREQ0_DCN_GLOBAL_TTU_CNTL_BASE_IDX                                                        2\n#define regHUBPREQ0_DCN_SURF0_TTU_CNTL0                                                                 0x062c\n#define regHUBPREQ0_DCN_SURF0_TTU_CNTL0_BASE_IDX                                                        2\n#define regHUBPREQ0_DCN_SURF0_TTU_CNTL1                                                                 0x062d\n#define regHUBPREQ0_DCN_SURF0_TTU_CNTL1_BASE_IDX                                                        2\n#define regHUBPREQ0_DCN_SURF1_TTU_CNTL0                                                                 0x062e\n#define regHUBPREQ0_DCN_SURF1_TTU_CNTL0_BASE_IDX                                                        2\n#define regHUBPREQ0_DCN_SURF1_TTU_CNTL1                                                                 0x062f\n#define regHUBPREQ0_DCN_SURF1_TTU_CNTL1_BASE_IDX                                                        2\n#define regHUBPREQ0_DCN_CUR0_TTU_CNTL0                                                                  0x0630\n#define regHUBPREQ0_DCN_CUR0_TTU_CNTL0_BASE_IDX                                                         2\n#define regHUBPREQ0_DCN_CUR0_TTU_CNTL1                                                                  0x0631\n#define regHUBPREQ0_DCN_CUR0_TTU_CNTL1_BASE_IDX                                                         2\n#define regHUBPREQ0_DCN_CUR1_TTU_CNTL0                                                                  0x0632\n#define regHUBPREQ0_DCN_CUR1_TTU_CNTL0_BASE_IDX                                                         2\n#define regHUBPREQ0_DCN_CUR1_TTU_CNTL1                                                                  0x0633\n#define regHUBPREQ0_DCN_CUR1_TTU_CNTL1_BASE_IDX                                                         2\n#define regHUBPREQ0_DCN_DMDATA_VM_CNTL                                                                  0x0634\n#define regHUBPREQ0_DCN_DMDATA_VM_CNTL_BASE_IDX                                                         2\n#define regHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR                                                     0x0635\n#define regHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX                                            2\n#define regHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR                                                    0x0636\n#define regHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX                                           2\n#define regHUBPREQ0_DCN_VM_MX_L1_TLB_CNTL                                                               0x0643\n#define regHUBPREQ0_DCN_VM_MX_L1_TLB_CNTL_BASE_IDX                                                      2\n#define regHUBPREQ0_BLANK_OFFSET_0                                                                      0x0644\n#define regHUBPREQ0_BLANK_OFFSET_0_BASE_IDX                                                             2\n#define regHUBPREQ0_BLANK_OFFSET_1                                                                      0x0645\n#define regHUBPREQ0_BLANK_OFFSET_1_BASE_IDX                                                             2\n#define regHUBPREQ0_DST_DIMENSIONS                                                                      0x0646\n#define regHUBPREQ0_DST_DIMENSIONS_BASE_IDX                                                             2\n#define regHUBPREQ0_DST_AFTER_SCALER                                                                    0x0647\n#define regHUBPREQ0_DST_AFTER_SCALER_BASE_IDX                                                           2\n#define regHUBPREQ0_PREFETCH_SETTINGS                                                                   0x0648\n#define regHUBPREQ0_PREFETCH_SETTINGS_BASE_IDX                                                          2\n#define regHUBPREQ0_PREFETCH_SETTINGS_C                                                                 0x0649\n#define regHUBPREQ0_PREFETCH_SETTINGS_C_BASE_IDX                                                        2\n#define regHUBPREQ0_VBLANK_PARAMETERS_0                                                                 0x064a\n#define regHUBPREQ0_VBLANK_PARAMETERS_0_BASE_IDX                                                        2\n#define regHUBPREQ0_VBLANK_PARAMETERS_1                                                                 0x064b\n#define regHUBPREQ0_VBLANK_PARAMETERS_1_BASE_IDX                                                        2\n#define regHUBPREQ0_VBLANK_PARAMETERS_2                                                                 0x064c\n#define regHUBPREQ0_VBLANK_PARAMETERS_2_BASE_IDX                                                        2\n#define regHUBPREQ0_VBLANK_PARAMETERS_3                                                                 0x064d\n#define regHUBPREQ0_VBLANK_PARAMETERS_3_BASE_IDX                                                        2\n#define regHUBPREQ0_VBLANK_PARAMETERS_4                                                                 0x064e\n#define regHUBPREQ0_VBLANK_PARAMETERS_4_BASE_IDX                                                        2\n#define regHUBPREQ0_FLIP_PARAMETERS_0                                                                   0x064f\n#define regHUBPREQ0_FLIP_PARAMETERS_0_BASE_IDX                                                          2\n#define regHUBPREQ0_FLIP_PARAMETERS_1                                                                   0x0650\n#define regHUBPREQ0_FLIP_PARAMETERS_1_BASE_IDX                                                          2\n#define regHUBPREQ0_FLIP_PARAMETERS_2                                                                   0x0651\n#define regHUBPREQ0_FLIP_PARAMETERS_2_BASE_IDX                                                          2\n#define regHUBPREQ0_NOM_PARAMETERS_0                                                                    0x0652\n#define regHUBPREQ0_NOM_PARAMETERS_0_BASE_IDX                                                           2\n#define regHUBPREQ0_NOM_PARAMETERS_1                                                                    0x0653\n#define regHUBPREQ0_NOM_PARAMETERS_1_BASE_IDX                                                           2\n#define regHUBPREQ0_NOM_PARAMETERS_2                                                                    0x0654\n#define regHUBPREQ0_NOM_PARAMETERS_2_BASE_IDX                                                           2\n#define regHUBPREQ0_NOM_PARAMETERS_3                                                                    0x0655\n#define regHUBPREQ0_NOM_PARAMETERS_3_BASE_IDX                                                           2\n#define regHUBPREQ0_NOM_PARAMETERS_4                                                                    0x0656\n#define regHUBPREQ0_NOM_PARAMETERS_4_BASE_IDX                                                           2\n#define regHUBPREQ0_NOM_PARAMETERS_5                                                                    0x0657\n#define regHUBPREQ0_NOM_PARAMETERS_5_BASE_IDX                                                           2\n#define regHUBPREQ0_NOM_PARAMETERS_6                                                                    0x0658\n#define regHUBPREQ0_NOM_PARAMETERS_6_BASE_IDX                                                           2\n#define regHUBPREQ0_NOM_PARAMETERS_7                                                                    0x0659\n#define regHUBPREQ0_NOM_PARAMETERS_7_BASE_IDX                                                           2\n#define regHUBPREQ0_PER_LINE_DELIVERY_PRE                                                               0x065a\n#define regHUBPREQ0_PER_LINE_DELIVERY_PRE_BASE_IDX                                                      2\n#define regHUBPREQ0_PER_LINE_DELIVERY                                                                   0x065b\n#define regHUBPREQ0_PER_LINE_DELIVERY_BASE_IDX                                                          2\n#define regHUBPREQ0_CURSOR_SETTINGS                                                                     0x065c\n#define regHUBPREQ0_CURSOR_SETTINGS_BASE_IDX                                                            2\n#define regHUBPREQ0_REF_FREQ_TO_PIX_FREQ                                                                0x065d\n#define regHUBPREQ0_REF_FREQ_TO_PIX_FREQ_BASE_IDX                                                       2\n#define regHUBPREQ0_DST_Y_DELTA_DRQ_LIMIT                                                               0x065e\n#define regHUBPREQ0_DST_Y_DELTA_DRQ_LIMIT_BASE_IDX                                                      2\n#define regHUBPREQ0_HUBPREQ_MEM_PWR_CTRL                                                                0x065f\n#define regHUBPREQ0_HUBPREQ_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define regHUBPREQ0_HUBPREQ_MEM_PWR_STATUS                                                              0x0660\n#define regHUBPREQ0_HUBPREQ_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define regHUBPREQ0_VBLANK_PARAMETERS_5                                                                 0x0663\n#define regHUBPREQ0_VBLANK_PARAMETERS_5_BASE_IDX                                                        2\n#define regHUBPREQ0_VBLANK_PARAMETERS_6                                                                 0x0664\n#define regHUBPREQ0_VBLANK_PARAMETERS_6_BASE_IDX                                                        2\n#define regHUBPREQ0_FLIP_PARAMETERS_3                                                                   0x0665\n#define regHUBPREQ0_FLIP_PARAMETERS_3_BASE_IDX                                                          2\n#define regHUBPREQ0_FLIP_PARAMETERS_4                                                                   0x0666\n#define regHUBPREQ0_FLIP_PARAMETERS_4_BASE_IDX                                                          2\n#define regHUBPREQ0_FLIP_PARAMETERS_5                                                                   0x0667\n#define regHUBPREQ0_FLIP_PARAMETERS_5_BASE_IDX                                                          2\n#define regHUBPREQ0_FLIP_PARAMETERS_6                                                                   0x0668\n#define regHUBPREQ0_FLIP_PARAMETERS_6_BASE_IDX                                                          2\n\n\n\n\n#define regHUBPRET0_HUBPRET_CONTROL                                                                     0x066c\n#define regHUBPRET0_HUBPRET_CONTROL_BASE_IDX                                                            2\n#define regHUBPRET0_HUBPRET_MEM_PWR_CTRL                                                                0x066d\n#define regHUBPRET0_HUBPRET_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define regHUBPRET0_HUBPRET_MEM_PWR_STATUS                                                              0x066e\n#define regHUBPRET0_HUBPRET_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define regHUBPRET0_HUBPRET_READ_LINE_CTRL0                                                             0x066f\n#define regHUBPRET0_HUBPRET_READ_LINE_CTRL0_BASE_IDX                                                    2\n#define regHUBPRET0_HUBPRET_READ_LINE_CTRL1                                                             0x0670\n#define regHUBPRET0_HUBPRET_READ_LINE_CTRL1_BASE_IDX                                                    2\n#define regHUBPRET0_HUBPRET_READ_LINE0                                                                  0x0671\n#define regHUBPRET0_HUBPRET_READ_LINE0_BASE_IDX                                                         2\n#define regHUBPRET0_HUBPRET_READ_LINE1                                                                  0x0672\n#define regHUBPRET0_HUBPRET_READ_LINE1_BASE_IDX                                                         2\n#define regHUBPRET0_HUBPRET_INTERRUPT                                                                   0x0673\n#define regHUBPRET0_HUBPRET_INTERRUPT_BASE_IDX                                                          2\n#define regHUBPRET0_HUBPRET_READ_LINE_VALUE                                                             0x0674\n#define regHUBPRET0_HUBPRET_READ_LINE_VALUE_BASE_IDX                                                    2\n#define regHUBPRET0_HUBPRET_READ_LINE_STATUS                                                            0x0675\n#define regHUBPRET0_HUBPRET_READ_LINE_STATUS_BASE_IDX                                                   2\n\n\n\n\n#define regCURSOR0_0_CURSOR_CONTROL                                                                     0x0678\n#define regCURSOR0_0_CURSOR_CONTROL_BASE_IDX                                                            2\n#define regCURSOR0_0_CURSOR_SURFACE_ADDRESS                                                             0x0679\n#define regCURSOR0_0_CURSOR_SURFACE_ADDRESS_BASE_IDX                                                    2\n#define regCURSOR0_0_CURSOR_SURFACE_ADDRESS_HIGH                                                        0x067a\n#define regCURSOR0_0_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX                                               2\n#define regCURSOR0_0_CURSOR_SIZE                                                                        0x067b\n#define regCURSOR0_0_CURSOR_SIZE_BASE_IDX                                                               2\n#define regCURSOR0_0_CURSOR_POSITION                                                                    0x067c\n#define regCURSOR0_0_CURSOR_POSITION_BASE_IDX                                                           2\n#define regCURSOR0_0_CURSOR_HOT_SPOT                                                                    0x067d\n#define regCURSOR0_0_CURSOR_HOT_SPOT_BASE_IDX                                                           2\n#define regCURSOR0_0_CURSOR_STEREO_CONTROL                                                              0x067e\n#define regCURSOR0_0_CURSOR_STEREO_CONTROL_BASE_IDX                                                     2\n#define regCURSOR0_0_CURSOR_DST_OFFSET                                                                  0x067f\n#define regCURSOR0_0_CURSOR_DST_OFFSET_BASE_IDX                                                         2\n#define regCURSOR0_0_CURSOR_MEM_PWR_CTRL                                                                0x0680\n#define regCURSOR0_0_CURSOR_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define regCURSOR0_0_CURSOR_MEM_PWR_STATUS                                                              0x0681\n#define regCURSOR0_0_CURSOR_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define regCURSOR0_0_DMDATA_ADDRESS_HIGH                                                                0x0682\n#define regCURSOR0_0_DMDATA_ADDRESS_HIGH_BASE_IDX                                                       2\n#define regCURSOR0_0_DMDATA_ADDRESS_LOW                                                                 0x0683\n#define regCURSOR0_0_DMDATA_ADDRESS_LOW_BASE_IDX                                                        2\n#define regCURSOR0_0_DMDATA_CNTL                                                                        0x0684\n#define regCURSOR0_0_DMDATA_CNTL_BASE_IDX                                                               2\n#define regCURSOR0_0_DMDATA_QOS_CNTL                                                                    0x0685\n#define regCURSOR0_0_DMDATA_QOS_CNTL_BASE_IDX                                                           2\n#define regCURSOR0_0_DMDATA_STATUS                                                                      0x0686\n#define regCURSOR0_0_DMDATA_STATUS_BASE_IDX                                                             2\n#define regCURSOR0_0_DMDATA_SW_CNTL                                                                     0x0687\n#define regCURSOR0_0_DMDATA_SW_CNTL_BASE_IDX                                                            2\n#define regCURSOR0_0_DMDATA_SW_DATA                                                                     0x0688\n#define regCURSOR0_0_DMDATA_SW_DATA_BASE_IDX                                                            2\n\n\n\n\n#define regDC_PERFMON7_PERFCOUNTER_CNTL                                                                 0x069d\n#define regDC_PERFMON7_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define regDC_PERFMON7_PERFCOUNTER_CNTL2                                                                0x069e\n#define regDC_PERFMON7_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define regDC_PERFMON7_PERFCOUNTER_STATE                                                                0x069f\n#define regDC_PERFMON7_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define regDC_PERFMON7_PERFMON_CNTL                                                                     0x06a0\n#define regDC_PERFMON7_PERFMON_CNTL_BASE_IDX                                                            2\n#define regDC_PERFMON7_PERFMON_CNTL2                                                                    0x06a1\n#define regDC_PERFMON7_PERFMON_CNTL2_BASE_IDX                                                           2\n#define regDC_PERFMON7_PERFMON_CVALUE_INT_MISC                                                          0x06a2\n#define regDC_PERFMON7_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define regDC_PERFMON7_PERFMON_CVALUE_LOW                                                               0x06a3\n#define regDC_PERFMON7_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define regDC_PERFMON7_PERFMON_HI                                                                       0x06a4\n#define regDC_PERFMON7_PERFMON_HI_BASE_IDX                                                              2\n#define regDC_PERFMON7_PERFMON_LOW                                                                      0x06a5\n#define regDC_PERFMON7_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define regHUBP1_DCSURF_SURFACE_CONFIG                                                                  0x06c1\n#define regHUBP1_DCSURF_SURFACE_CONFIG_BASE_IDX                                                         2\n#define regHUBP1_DCSURF_ADDR_CONFIG                                                                     0x06c2\n#define regHUBP1_DCSURF_ADDR_CONFIG_BASE_IDX                                                            2\n#define regHUBP1_DCSURF_TILING_CONFIG                                                                   0x06c3\n#define regHUBP1_DCSURF_TILING_CONFIG_BASE_IDX                                                          2\n#define regHUBP1_DCSURF_PRI_VIEWPORT_START                                                              0x06c5\n#define regHUBP1_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2\n#define regHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x06c6\n#define regHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define regHUBP1_DCSURF_PRI_VIEWPORT_START_C                                                            0x06c7\n#define regHUBP1_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX                                                   2\n#define regHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_C                                                        0x06c8\n#define regHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define regHUBP1_DCSURF_SEC_VIEWPORT_START                                                              0x06c9\n#define regHUBP1_DCSURF_SEC_VIEWPORT_START_BASE_IDX                                                     2\n#define regHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION                                                          0x06ca\n#define regHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define regHUBP1_DCSURF_SEC_VIEWPORT_START_C                                                            0x06cb\n#define regHUBP1_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX                                                   2\n#define regHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_C                                                        0x06cc\n#define regHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define regHUBP1_DCHUBP_REQ_SIZE_CONFIG                                                                 0x06cd\n#define regHUBP1_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX                                                        2\n#define regHUBP1_DCHUBP_REQ_SIZE_CONFIG_C                                                               0x06ce\n#define regHUBP1_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX                                                      2\n#define regHUBP1_DCHUBP_CNTL                                                                            0x06cf\n#define regHUBP1_DCHUBP_CNTL_BASE_IDX                                                                   2\n#define regHUBP1_HUBP_CLK_CNTL                                                                          0x06d0\n#define regHUBP1_HUBP_CLK_CNTL_BASE_IDX                                                                 2\n#define regHUBP1_DCHUBP_VMPG_CONFIG                                                                     0x06d1\n#define regHUBP1_DCHUBP_VMPG_CONFIG_BASE_IDX                                                            2\n#define regHUBP1_HUBPREQ_DEBUG_DB                                                                       0x06d2\n#define regHUBP1_HUBPREQ_DEBUG_DB_BASE_IDX                                                              2\n#define regHUBP1_HUBPREQ_DEBUG                                                                          0x06d3\n#define regHUBP1_HUBPREQ_DEBUG_BASE_IDX                                                                 2\n#define regHUBP1_HUBP_MEASURE_WIN_CTRL_DCFCLK                                                           0x06d7\n#define regHUBP1_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX                                                  2\n#define regHUBP1_HUBP_MEASURE_WIN_CTRL_DPPCLK                                                           0x06d8\n#define regHUBP1_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX                                                  2\n\n\n\n\n#define regHUBPREQ1_DCSURF_SURFACE_PITCH                                                                0x06e3\n#define regHUBPREQ1_DCSURF_SURFACE_PITCH_BASE_IDX                                                       2\n#define regHUBPREQ1_DCSURF_SURFACE_PITCH_C                                                              0x06e4\n#define regHUBPREQ1_DCSURF_SURFACE_PITCH_C_BASE_IDX                                                     2\n#define regHUBPREQ1_VMID_SETTINGS_0                                                                     0x06e5\n#define regHUBPREQ1_VMID_SETTINGS_0_BASE_IDX                                                            2\n#define regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS                                                      0x06e6\n#define regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH                                                 0x06e7\n#define regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_C                                                    0x06e8\n#define regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                           2\n#define regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C                                               0x06e9\n#define regHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2\n#define regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS                                                    0x06ea\n#define regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                           2\n#define regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH                                               0x06eb\n#define regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                      2\n#define regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_C                                                  0x06ec\n#define regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                         2\n#define regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C                                             0x06ed\n#define regHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                    2\n#define regHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS                                                 0x06ee\n#define regHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_BASE_IDX                                        2\n#define regHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH                                            0x06ef\n#define regHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                   2\n#define regHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C                                               0x06f0\n#define regHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C_BASE_IDX                                      2\n#define regHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C                                          0x06f1\n#define regHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2\n#define regHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS                                               0x06f2\n#define regHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_BASE_IDX                                      2\n#define regHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH                                          0x06f3\n#define regHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                 2\n#define regHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C                                             0x06f4\n#define regHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C_BASE_IDX                                    2\n#define regHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C                                        0x06f5\n#define regHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2\n#define regHUBPREQ1_DCSURF_SURFACE_CONTROL                                                              0x06f6\n#define regHUBPREQ1_DCSURF_SURFACE_CONTROL_BASE_IDX                                                     2\n#define regHUBPREQ1_DCSURF_FLIP_CONTROL                                                                 0x06f7\n#define regHUBPREQ1_DCSURF_FLIP_CONTROL_BASE_IDX                                                        2\n#define regHUBPREQ1_DCSURF_FLIP_CONTROL2                                                                0x06f8\n#define regHUBPREQ1_DCSURF_FLIP_CONTROL2_BASE_IDX                                                       2\n#define regHUBPREQ1_DCSURF_SURFACE_FLIP_INTERRUPT                                                       0x06fc\n#define regHUBPREQ1_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX                                              2\n#define regHUBPREQ1_DCSURF_SURFACE_INUSE                                                                0x06fd\n#define regHUBPREQ1_DCSURF_SURFACE_INUSE_BASE_IDX                                                       2\n#define regHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH                                                           0x06fe\n#define regHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX                                                  2\n#define regHUBPREQ1_DCSURF_SURFACE_INUSE_C                                                              0x06ff\n#define regHUBPREQ1_DCSURF_SURFACE_INUSE_C_BASE_IDX                                                     2\n#define regHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_C                                                         0x0700\n#define regHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX                                                2\n#define regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE                                                       0x0701\n#define regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX                                              2\n#define regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH                                                  0x0702\n#define regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX                                         2\n#define regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_C                                                     0x0703\n#define regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX                                            2\n#define regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C                                                0x0704\n#define regHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX                                       2\n#define regHUBPREQ1_DCN_EXPANSION_MODE                                                                  0x0705\n#define regHUBPREQ1_DCN_EXPANSION_MODE_BASE_IDX                                                         2\n#define regHUBPREQ1_DCN_TTU_QOS_WM                                                                      0x0706\n#define regHUBPREQ1_DCN_TTU_QOS_WM_BASE_IDX                                                             2\n#define regHUBPREQ1_DCN_GLOBAL_TTU_CNTL                                                                 0x0707\n#define regHUBPREQ1_DCN_GLOBAL_TTU_CNTL_BASE_IDX                                                        2\n#define regHUBPREQ1_DCN_SURF0_TTU_CNTL0                                                                 0x0708\n#define regHUBPREQ1_DCN_SURF0_TTU_CNTL0_BASE_IDX                                                        2\n#define regHUBPREQ1_DCN_SURF0_TTU_CNTL1                                                                 0x0709\n#define regHUBPREQ1_DCN_SURF0_TTU_CNTL1_BASE_IDX                                                        2\n#define regHUBPREQ1_DCN_SURF1_TTU_CNTL0                                                                 0x070a\n#define regHUBPREQ1_DCN_SURF1_TTU_CNTL0_BASE_IDX                                                        2\n#define regHUBPREQ1_DCN_SURF1_TTU_CNTL1                                                                 0x070b\n#define regHUBPREQ1_DCN_SURF1_TTU_CNTL1_BASE_IDX                                                        2\n#define regHUBPREQ1_DCN_CUR0_TTU_CNTL0                                                                  0x070c\n#define regHUBPREQ1_DCN_CUR0_TTU_CNTL0_BASE_IDX                                                         2\n#define regHUBPREQ1_DCN_CUR0_TTU_CNTL1                                                                  0x070d\n#define regHUBPREQ1_DCN_CUR0_TTU_CNTL1_BASE_IDX                                                         2\n#define regHUBPREQ1_DCN_CUR1_TTU_CNTL0                                                                  0x070e\n#define regHUBPREQ1_DCN_CUR1_TTU_CNTL0_BASE_IDX                                                         2\n#define regHUBPREQ1_DCN_CUR1_TTU_CNTL1                                                                  0x070f\n#define regHUBPREQ1_DCN_CUR1_TTU_CNTL1_BASE_IDX                                                         2\n#define regHUBPREQ1_DCN_DMDATA_VM_CNTL                                                                  0x0710\n#define regHUBPREQ1_DCN_DMDATA_VM_CNTL_BASE_IDX                                                         2\n#define regHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR                                                     0x0711\n#define regHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX                                            2\n#define regHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR                                                    0x0712\n#define regHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX                                           2\n#define regHUBPREQ1_DCN_VM_MX_L1_TLB_CNTL                                                               0x071f\n#define regHUBPREQ1_DCN_VM_MX_L1_TLB_CNTL_BASE_IDX                                                      2\n#define regHUBPREQ1_BLANK_OFFSET_0                                                                      0x0720\n#define regHUBPREQ1_BLANK_OFFSET_0_BASE_IDX                                                             2\n#define regHUBPREQ1_BLANK_OFFSET_1                                                                      0x0721\n#define regHUBPREQ1_BLANK_OFFSET_1_BASE_IDX                                                             2\n#define regHUBPREQ1_DST_DIMENSIONS                                                                      0x0722\n#define regHUBPREQ1_DST_DIMENSIONS_BASE_IDX                                                             2\n#define regHUBPREQ1_DST_AFTER_SCALER                                                                    0x0723\n#define regHUBPREQ1_DST_AFTER_SCALER_BASE_IDX                                                           2\n#define regHUBPREQ1_PREFETCH_SETTINGS                                                                   0x0724\n#define regHUBPREQ1_PREFETCH_SETTINGS_BASE_IDX                                                          2\n#define regHUBPREQ1_PREFETCH_SETTINGS_C                                                                 0x0725\n#define regHUBPREQ1_PREFETCH_SETTINGS_C_BASE_IDX                                                        2\n#define regHUBPREQ1_VBLANK_PARAMETERS_0                                                                 0x0726\n#define regHUBPREQ1_VBLANK_PARAMETERS_0_BASE_IDX                                                        2\n#define regHUBPREQ1_VBLANK_PARAMETERS_1                                                                 0x0727\n#define regHUBPREQ1_VBLANK_PARAMETERS_1_BASE_IDX                                                        2\n#define regHUBPREQ1_VBLANK_PARAMETERS_2                                                                 0x0728\n#define regHUBPREQ1_VBLANK_PARAMETERS_2_BASE_IDX                                                        2\n#define regHUBPREQ1_VBLANK_PARAMETERS_3                                                                 0x0729\n#define regHUBPREQ1_VBLANK_PARAMETERS_3_BASE_IDX                                                        2\n#define regHUBPREQ1_VBLANK_PARAMETERS_4                                                                 0x072a\n#define regHUBPREQ1_VBLANK_PARAMETERS_4_BASE_IDX                                                        2\n#define regHUBPREQ1_FLIP_PARAMETERS_0                                                                   0x072b\n#define regHUBPREQ1_FLIP_PARAMETERS_0_BASE_IDX                                                          2\n#define regHUBPREQ1_FLIP_PARAMETERS_1                                                                   0x072c\n#define regHUBPREQ1_FLIP_PARAMETERS_1_BASE_IDX                                                          2\n#define regHUBPREQ1_FLIP_PARAMETERS_2                                                                   0x072d\n#define regHUBPREQ1_FLIP_PARAMETERS_2_BASE_IDX                                                          2\n#define regHUBPREQ1_NOM_PARAMETERS_0                                                                    0x072e\n#define regHUBPREQ1_NOM_PARAMETERS_0_BASE_IDX                                                           2\n#define regHUBPREQ1_NOM_PARAMETERS_1                                                                    0x072f\n#define regHUBPREQ1_NOM_PARAMETERS_1_BASE_IDX                                                           2\n#define regHUBPREQ1_NOM_PARAMETERS_2                                                                    0x0730\n#define regHUBPREQ1_NOM_PARAMETERS_2_BASE_IDX                                                           2\n#define regHUBPREQ1_NOM_PARAMETERS_3                                                                    0x0731\n#define regHUBPREQ1_NOM_PARAMETERS_3_BASE_IDX                                                           2\n#define regHUBPREQ1_NOM_PARAMETERS_4                                                                    0x0732\n#define regHUBPREQ1_NOM_PARAMETERS_4_BASE_IDX                                                           2\n#define regHUBPREQ1_NOM_PARAMETERS_5                                                                    0x0733\n#define regHUBPREQ1_NOM_PARAMETERS_5_BASE_IDX                                                           2\n#define regHUBPREQ1_NOM_PARAMETERS_6                                                                    0x0734\n#define regHUBPREQ1_NOM_PARAMETERS_6_BASE_IDX                                                           2\n#define regHUBPREQ1_NOM_PARAMETERS_7                                                                    0x0735\n#define regHUBPREQ1_NOM_PARAMETERS_7_BASE_IDX                                                           2\n#define regHUBPREQ1_PER_LINE_DELIVERY_PRE                                                               0x0736\n#define regHUBPREQ1_PER_LINE_DELIVERY_PRE_BASE_IDX                                                      2\n#define regHUBPREQ1_PER_LINE_DELIVERY                                                                   0x0737\n#define regHUBPREQ1_PER_LINE_DELIVERY_BASE_IDX                                                          2\n#define regHUBPREQ1_CURSOR_SETTINGS                                                                     0x0738\n#define regHUBPREQ1_CURSOR_SETTINGS_BASE_IDX                                                            2\n#define regHUBPREQ1_REF_FREQ_TO_PIX_FREQ                                                                0x0739\n#define regHUBPREQ1_REF_FREQ_TO_PIX_FREQ_BASE_IDX                                                       2\n#define regHUBPREQ1_DST_Y_DELTA_DRQ_LIMIT                                                               0x073a\n#define regHUBPREQ1_DST_Y_DELTA_DRQ_LIMIT_BASE_IDX                                                      2\n#define regHUBPREQ1_HUBPREQ_MEM_PWR_CTRL                                                                0x073b\n#define regHUBPREQ1_HUBPREQ_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define regHUBPREQ1_HUBPREQ_MEM_PWR_STATUS                                                              0x073c\n#define regHUBPREQ1_HUBPREQ_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define regHUBPREQ1_VBLANK_PARAMETERS_5                                                                 0x073f\n#define regHUBPREQ1_VBLANK_PARAMETERS_5_BASE_IDX                                                        2\n#define regHUBPREQ1_VBLANK_PARAMETERS_6                                                                 0x0740\n#define regHUBPREQ1_VBLANK_PARAMETERS_6_BASE_IDX                                                        2\n#define regHUBPREQ1_FLIP_PARAMETERS_3                                                                   0x0741\n#define regHUBPREQ1_FLIP_PARAMETERS_3_BASE_IDX                                                          2\n#define regHUBPREQ1_FLIP_PARAMETERS_4                                                                   0x0742\n#define regHUBPREQ1_FLIP_PARAMETERS_4_BASE_IDX                                                          2\n#define regHUBPREQ1_FLIP_PARAMETERS_5                                                                   0x0743\n#define regHUBPREQ1_FLIP_PARAMETERS_5_BASE_IDX                                                          2\n#define regHUBPREQ1_FLIP_PARAMETERS_6                                                                   0x0744\n#define regHUBPREQ1_FLIP_PARAMETERS_6_BASE_IDX                                                          2\n\n\n\n\n#define regHUBPRET1_HUBPRET_CONTROL                                                                     0x0748\n#define regHUBPRET1_HUBPRET_CONTROL_BASE_IDX                                                            2\n#define regHUBPRET1_HUBPRET_MEM_PWR_CTRL                                                                0x0749\n#define regHUBPRET1_HUBPRET_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define regHUBPRET1_HUBPRET_MEM_PWR_STATUS                                                              0x074a\n#define regHUBPRET1_HUBPRET_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define regHUBPRET1_HUBPRET_READ_LINE_CTRL0                                                             0x074b\n#define regHUBPRET1_HUBPRET_READ_LINE_CTRL0_BASE_IDX                                                    2\n#define regHUBPRET1_HUBPRET_READ_LINE_CTRL1                                                             0x074c\n#define regHUBPRET1_HUBPRET_READ_LINE_CTRL1_BASE_IDX                                                    2\n#define regHUBPRET1_HUBPRET_READ_LINE0                                                                  0x074d\n#define regHUBPRET1_HUBPRET_READ_LINE0_BASE_IDX                                                         2\n#define regHUBPRET1_HUBPRET_READ_LINE1                                                                  0x074e\n#define regHUBPRET1_HUBPRET_READ_LINE1_BASE_IDX                                                         2\n#define regHUBPRET1_HUBPRET_INTERRUPT                                                                   0x074f\n#define regHUBPRET1_HUBPRET_INTERRUPT_BASE_IDX                                                          2\n#define regHUBPRET1_HUBPRET_READ_LINE_VALUE                                                             0x0750\n#define regHUBPRET1_HUBPRET_READ_LINE_VALUE_BASE_IDX                                                    2\n#define regHUBPRET1_HUBPRET_READ_LINE_STATUS                                                            0x0751\n#define regHUBPRET1_HUBPRET_READ_LINE_STATUS_BASE_IDX                                                   2\n\n\n\n\n#define regCURSOR0_1_CURSOR_CONTROL                                                                     0x0754\n#define regCURSOR0_1_CURSOR_CONTROL_BASE_IDX                                                            2\n#define regCURSOR0_1_CURSOR_SURFACE_ADDRESS                                                             0x0755\n#define regCURSOR0_1_CURSOR_SURFACE_ADDRESS_BASE_IDX                                                    2\n#define regCURSOR0_1_CURSOR_SURFACE_ADDRESS_HIGH                                                        0x0756\n#define regCURSOR0_1_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX                                               2\n#define regCURSOR0_1_CURSOR_SIZE                                                                        0x0757\n#define regCURSOR0_1_CURSOR_SIZE_BASE_IDX                                                               2\n#define regCURSOR0_1_CURSOR_POSITION                                                                    0x0758\n#define regCURSOR0_1_CURSOR_POSITION_BASE_IDX                                                           2\n#define regCURSOR0_1_CURSOR_HOT_SPOT                                                                    0x0759\n#define regCURSOR0_1_CURSOR_HOT_SPOT_BASE_IDX                                                           2\n#define regCURSOR0_1_CURSOR_STEREO_CONTROL                                                              0x075a\n#define regCURSOR0_1_CURSOR_STEREO_CONTROL_BASE_IDX                                                     2\n#define regCURSOR0_1_CURSOR_DST_OFFSET                                                                  0x075b\n#define regCURSOR0_1_CURSOR_DST_OFFSET_BASE_IDX                                                         2\n#define regCURSOR0_1_CURSOR_MEM_PWR_CTRL                                                                0x075c\n#define regCURSOR0_1_CURSOR_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define regCURSOR0_1_CURSOR_MEM_PWR_STATUS                                                              0x075d\n#define regCURSOR0_1_CURSOR_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define regCURSOR0_1_DMDATA_ADDRESS_HIGH                                                                0x075e\n#define regCURSOR0_1_DMDATA_ADDRESS_HIGH_BASE_IDX                                                       2\n#define regCURSOR0_1_DMDATA_ADDRESS_LOW                                                                 0x075f\n#define regCURSOR0_1_DMDATA_ADDRESS_LOW_BASE_IDX                                                        2\n#define regCURSOR0_1_DMDATA_CNTL                                                                        0x0760\n#define regCURSOR0_1_DMDATA_CNTL_BASE_IDX                                                               2\n#define regCURSOR0_1_DMDATA_QOS_CNTL                                                                    0x0761\n#define regCURSOR0_1_DMDATA_QOS_CNTL_BASE_IDX                                                           2\n#define regCURSOR0_1_DMDATA_STATUS                                                                      0x0762\n#define regCURSOR0_1_DMDATA_STATUS_BASE_IDX                                                             2\n#define regCURSOR0_1_DMDATA_SW_CNTL                                                                     0x0763\n#define regCURSOR0_1_DMDATA_SW_CNTL_BASE_IDX                                                            2\n#define regCURSOR0_1_DMDATA_SW_DATA                                                                     0x0764\n#define regCURSOR0_1_DMDATA_SW_DATA_BASE_IDX                                                            2\n\n\n\n\n#define regDC_PERFMON8_PERFCOUNTER_CNTL                                                                 0x0779\n#define regDC_PERFMON8_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define regDC_PERFMON8_PERFCOUNTER_CNTL2                                                                0x077a\n#define regDC_PERFMON8_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define regDC_PERFMON8_PERFCOUNTER_STATE                                                                0x077b\n#define regDC_PERFMON8_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define regDC_PERFMON8_PERFMON_CNTL                                                                     0x077c\n#define regDC_PERFMON8_PERFMON_CNTL_BASE_IDX                                                            2\n#define regDC_PERFMON8_PERFMON_CNTL2                                                                    0x077d\n#define regDC_PERFMON8_PERFMON_CNTL2_BASE_IDX                                                           2\n#define regDC_PERFMON8_PERFMON_CVALUE_INT_MISC                                                          0x077e\n#define regDC_PERFMON8_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define regDC_PERFMON8_PERFMON_CVALUE_LOW                                                               0x077f\n#define regDC_PERFMON8_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define regDC_PERFMON8_PERFMON_HI                                                                       0x0780\n#define regDC_PERFMON8_PERFMON_HI_BASE_IDX                                                              2\n#define regDC_PERFMON8_PERFMON_LOW                                                                      0x0781\n#define regDC_PERFMON8_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define regHUBP2_DCSURF_SURFACE_CONFIG                                                                  0x079d\n#define regHUBP2_DCSURF_SURFACE_CONFIG_BASE_IDX                                                         2\n#define regHUBP2_DCSURF_ADDR_CONFIG                                                                     0x079e\n#define regHUBP2_DCSURF_ADDR_CONFIG_BASE_IDX                                                            2\n#define regHUBP2_DCSURF_TILING_CONFIG                                                                   0x079f\n#define regHUBP2_DCSURF_TILING_CONFIG_BASE_IDX                                                          2\n#define regHUBP2_DCSURF_PRI_VIEWPORT_START                                                              0x07a1\n#define regHUBP2_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2\n#define regHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x07a2\n#define regHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define regHUBP2_DCSURF_PRI_VIEWPORT_START_C                                                            0x07a3\n#define regHUBP2_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX                                                   2\n#define regHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_C                                                        0x07a4\n#define regHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define regHUBP2_DCSURF_SEC_VIEWPORT_START                                                              0x07a5\n#define regHUBP2_DCSURF_SEC_VIEWPORT_START_BASE_IDX                                                     2\n#define regHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION                                                          0x07a6\n#define regHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define regHUBP2_DCSURF_SEC_VIEWPORT_START_C                                                            0x07a7\n#define regHUBP2_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX                                                   2\n#define regHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION_C                                                        0x07a8\n#define regHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define regHUBP2_DCHUBP_REQ_SIZE_CONFIG                                                                 0x07a9\n#define regHUBP2_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX                                                        2\n#define regHUBP2_DCHUBP_REQ_SIZE_CONFIG_C                                                               0x07aa\n#define regHUBP2_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX                                                      2\n#define regHUBP2_DCHUBP_CNTL                                                                            0x07ab\n#define regHUBP2_DCHUBP_CNTL_BASE_IDX                                                                   2\n#define regHUBP2_HUBP_CLK_CNTL                                                                          0x07ac\n#define regHUBP2_HUBP_CLK_CNTL_BASE_IDX                                                                 2\n#define regHUBP2_DCHUBP_VMPG_CONFIG                                                                     0x07ad\n#define regHUBP2_DCHUBP_VMPG_CONFIG_BASE_IDX                                                            2\n#define regHUBP2_HUBPREQ_DEBUG_DB                                                                       0x07ae\n#define regHUBP2_HUBPREQ_DEBUG_DB_BASE_IDX                                                              2\n#define regHUBP2_HUBPREQ_DEBUG                                                                          0x07af\n#define regHUBP2_HUBPREQ_DEBUG_BASE_IDX                                                                 2\n#define regHUBP2_HUBP_MEASURE_WIN_CTRL_DCFCLK                                                           0x07b3\n#define regHUBP2_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX                                                  2\n#define regHUBP2_HUBP_MEASURE_WIN_CTRL_DPPCLK                                                           0x07b4\n#define regHUBP2_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX                                                  2\n\n\n\n\n#define regHUBPREQ2_DCSURF_SURFACE_PITCH                                                                0x07bf\n#define regHUBPREQ2_DCSURF_SURFACE_PITCH_BASE_IDX                                                       2\n#define regHUBPREQ2_DCSURF_SURFACE_PITCH_C                                                              0x07c0\n#define regHUBPREQ2_DCSURF_SURFACE_PITCH_C_BASE_IDX                                                     2\n#define regHUBPREQ2_VMID_SETTINGS_0                                                                     0x07c1\n#define regHUBPREQ2_VMID_SETTINGS_0_BASE_IDX                                                            2\n#define regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS                                                      0x07c2\n#define regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH                                                 0x07c3\n#define regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_C                                                    0x07c4\n#define regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                           2\n#define regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C                                               0x07c5\n#define regHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2\n#define regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS                                                    0x07c6\n#define regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                           2\n#define regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH                                               0x07c7\n#define regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                      2\n#define regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_C                                                  0x07c8\n#define regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                         2\n#define regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C                                             0x07c9\n#define regHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                    2\n#define regHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS                                                 0x07ca\n#define regHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_BASE_IDX                                        2\n#define regHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH                                            0x07cb\n#define regHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                   2\n#define regHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C                                               0x07cc\n#define regHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C_BASE_IDX                                      2\n#define regHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C                                          0x07cd\n#define regHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2\n#define regHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS                                               0x07ce\n#define regHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_BASE_IDX                                      2\n#define regHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH                                          0x07cf\n#define regHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                 2\n#define regHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C                                             0x07d0\n#define regHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C_BASE_IDX                                    2\n#define regHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C                                        0x07d1\n#define regHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2\n#define regHUBPREQ2_DCSURF_SURFACE_CONTROL                                                              0x07d2\n#define regHUBPREQ2_DCSURF_SURFACE_CONTROL_BASE_IDX                                                     2\n#define regHUBPREQ2_DCSURF_FLIP_CONTROL                                                                 0x07d3\n#define regHUBPREQ2_DCSURF_FLIP_CONTROL_BASE_IDX                                                        2\n#define regHUBPREQ2_DCSURF_FLIP_CONTROL2                                                                0x07d4\n#define regHUBPREQ2_DCSURF_FLIP_CONTROL2_BASE_IDX                                                       2\n#define regHUBPREQ2_DCSURF_SURFACE_FLIP_INTERRUPT                                                       0x07d8\n#define regHUBPREQ2_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX                                              2\n#define regHUBPREQ2_DCSURF_SURFACE_INUSE                                                                0x07d9\n#define regHUBPREQ2_DCSURF_SURFACE_INUSE_BASE_IDX                                                       2\n#define regHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH                                                           0x07da\n#define regHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX                                                  2\n#define regHUBPREQ2_DCSURF_SURFACE_INUSE_C                                                              0x07db\n#define regHUBPREQ2_DCSURF_SURFACE_INUSE_C_BASE_IDX                                                     2\n#define regHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH_C                                                         0x07dc\n#define regHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX                                                2\n#define regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE                                                       0x07dd\n#define regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX                                              2\n#define regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH                                                  0x07de\n#define regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX                                         2\n#define regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_C                                                     0x07df\n#define regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX                                            2\n#define regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C                                                0x07e0\n#define regHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX                                       2\n#define regHUBPREQ2_DCN_EXPANSION_MODE                                                                  0x07e1\n#define regHUBPREQ2_DCN_EXPANSION_MODE_BASE_IDX                                                         2\n#define regHUBPREQ2_DCN_TTU_QOS_WM                                                                      0x07e2\n#define regHUBPREQ2_DCN_TTU_QOS_WM_BASE_IDX                                                             2\n#define regHUBPREQ2_DCN_GLOBAL_TTU_CNTL                                                                 0x07e3\n#define regHUBPREQ2_DCN_GLOBAL_TTU_CNTL_BASE_IDX                                                        2\n#define regHUBPREQ2_DCN_SURF0_TTU_CNTL0                                                                 0x07e4\n#define regHUBPREQ2_DCN_SURF0_TTU_CNTL0_BASE_IDX                                                        2\n#define regHUBPREQ2_DCN_SURF0_TTU_CNTL1                                                                 0x07e5\n#define regHUBPREQ2_DCN_SURF0_TTU_CNTL1_BASE_IDX                                                        2\n#define regHUBPREQ2_DCN_SURF1_TTU_CNTL0                                                                 0x07e6\n#define regHUBPREQ2_DCN_SURF1_TTU_CNTL0_BASE_IDX                                                        2\n#define regHUBPREQ2_DCN_SURF1_TTU_CNTL1                                                                 0x07e7\n#define regHUBPREQ2_DCN_SURF1_TTU_CNTL1_BASE_IDX                                                        2\n#define regHUBPREQ2_DCN_CUR0_TTU_CNTL0                                                                  0x07e8\n#define regHUBPREQ2_DCN_CUR0_TTU_CNTL0_BASE_IDX                                                         2\n#define regHUBPREQ2_DCN_CUR0_TTU_CNTL1                                                                  0x07e9\n#define regHUBPREQ2_DCN_CUR0_TTU_CNTL1_BASE_IDX                                                         2\n#define regHUBPREQ2_DCN_CUR1_TTU_CNTL0                                                                  0x07ea\n#define regHUBPREQ2_DCN_CUR1_TTU_CNTL0_BASE_IDX                                                         2\n#define regHUBPREQ2_DCN_CUR1_TTU_CNTL1                                                                  0x07eb\n#define regHUBPREQ2_DCN_CUR1_TTU_CNTL1_BASE_IDX                                                         2\n#define regHUBPREQ2_DCN_DMDATA_VM_CNTL                                                                  0x07ec\n#define regHUBPREQ2_DCN_DMDATA_VM_CNTL_BASE_IDX                                                         2\n#define regHUBPREQ2_DCN_VM_SYSTEM_APERTURE_LOW_ADDR                                                     0x07ed\n#define regHUBPREQ2_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX                                            2\n#define regHUBPREQ2_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR                                                    0x07ee\n#define regHUBPREQ2_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX                                           2\n#define regHUBPREQ2_DCN_VM_MX_L1_TLB_CNTL                                                               0x07fb\n#define regHUBPREQ2_DCN_VM_MX_L1_TLB_CNTL_BASE_IDX                                                      2\n#define regHUBPREQ2_BLANK_OFFSET_0                                                                      0x07fc\n#define regHUBPREQ2_BLANK_OFFSET_0_BASE_IDX                                                             2\n#define regHUBPREQ2_BLANK_OFFSET_1                                                                      0x07fd\n#define regHUBPREQ2_BLANK_OFFSET_1_BASE_IDX                                                             2\n#define regHUBPREQ2_DST_DIMENSIONS                                                                      0x07fe\n#define regHUBPREQ2_DST_DIMENSIONS_BASE_IDX                                                             2\n#define regHUBPREQ2_DST_AFTER_SCALER                                                                    0x07ff\n#define regHUBPREQ2_DST_AFTER_SCALER_BASE_IDX                                                           2\n#define regHUBPREQ2_PREFETCH_SETTINGS                                                                   0x0800\n#define regHUBPREQ2_PREFETCH_SETTINGS_BASE_IDX                                                          2\n#define regHUBPREQ2_PREFETCH_SETTINGS_C                                                                 0x0801\n#define regHUBPREQ2_PREFETCH_SETTINGS_C_BASE_IDX                                                        2\n#define regHUBPREQ2_VBLANK_PARAMETERS_0                                                                 0x0802\n#define regHUBPREQ2_VBLANK_PARAMETERS_0_BASE_IDX                                                        2\n#define regHUBPREQ2_VBLANK_PARAMETERS_1                                                                 0x0803\n#define regHUBPREQ2_VBLANK_PARAMETERS_1_BASE_IDX                                                        2\n#define regHUBPREQ2_VBLANK_PARAMETERS_2                                                                 0x0804\n#define regHUBPREQ2_VBLANK_PARAMETERS_2_BASE_IDX                                                        2\n#define regHUBPREQ2_VBLANK_PARAMETERS_3                                                                 0x0805\n#define regHUBPREQ2_VBLANK_PARAMETERS_3_BASE_IDX                                                        2\n#define regHUBPREQ2_VBLANK_PARAMETERS_4                                                                 0x0806\n#define regHUBPREQ2_VBLANK_PARAMETERS_4_BASE_IDX                                                        2\n#define regHUBPREQ2_FLIP_PARAMETERS_0                                                                   0x0807\n#define regHUBPREQ2_FLIP_PARAMETERS_0_BASE_IDX                                                          2\n#define regHUBPREQ2_FLIP_PARAMETERS_1                                                                   0x0808\n#define regHUBPREQ2_FLIP_PARAMETERS_1_BASE_IDX                                                          2\n#define regHUBPREQ2_FLIP_PARAMETERS_2                                                                   0x0809\n#define regHUBPREQ2_FLIP_PARAMETERS_2_BASE_IDX                                                          2\n#define regHUBPREQ2_NOM_PARAMETERS_0                                                                    0x080a\n#define regHUBPREQ2_NOM_PARAMETERS_0_BASE_IDX                                                           2\n#define regHUBPREQ2_NOM_PARAMETERS_1                                                                    0x080b\n#define regHUBPREQ2_NOM_PARAMETERS_1_BASE_IDX                                                           2\n#define regHUBPREQ2_NOM_PARAMETERS_2                                                                    0x080c\n#define regHUBPREQ2_NOM_PARAMETERS_2_BASE_IDX                                                           2\n#define regHUBPREQ2_NOM_PARAMETERS_3                                                                    0x080d\n#define regHUBPREQ2_NOM_PARAMETERS_3_BASE_IDX                                                           2\n#define regHUBPREQ2_NOM_PARAMETERS_4                                                                    0x080e\n#define regHUBPREQ2_NOM_PARAMETERS_4_BASE_IDX                                                           2\n#define regHUBPREQ2_NOM_PARAMETERS_5                                                                    0x080f\n#define regHUBPREQ2_NOM_PARAMETERS_5_BASE_IDX                                                           2\n#define regHUBPREQ2_NOM_PARAMETERS_6                                                                    0x0810\n#define regHUBPREQ2_NOM_PARAMETERS_6_BASE_IDX                                                           2\n#define regHUBPREQ2_NOM_PARAMETERS_7                                                                    0x0811\n#define regHUBPREQ2_NOM_PARAMETERS_7_BASE_IDX                                                           2\n#define regHUBPREQ2_PER_LINE_DELIVERY_PRE                                                               0x0812\n#define regHUBPREQ2_PER_LINE_DELIVERY_PRE_BASE_IDX                                                      2\n#define regHUBPREQ2_PER_LINE_DELIVERY                                                                   0x0813\n#define regHUBPREQ2_PER_LINE_DELIVERY_BASE_IDX                                                          2\n#define regHUBPREQ2_CURSOR_SETTINGS                                                                     0x0814\n#define regHUBPREQ2_CURSOR_SETTINGS_BASE_IDX                                                            2\n#define regHUBPREQ2_REF_FREQ_TO_PIX_FREQ                                                                0x0815\n#define regHUBPREQ2_REF_FREQ_TO_PIX_FREQ_BASE_IDX                                                       2\n#define regHUBPREQ2_DST_Y_DELTA_DRQ_LIMIT                                                               0x0816\n#define regHUBPREQ2_DST_Y_DELTA_DRQ_LIMIT_BASE_IDX                                                      2\n#define regHUBPREQ2_HUBPREQ_MEM_PWR_CTRL                                                                0x0817\n#define regHUBPREQ2_HUBPREQ_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define regHUBPREQ2_HUBPREQ_MEM_PWR_STATUS                                                              0x0818\n#define regHUBPREQ2_HUBPREQ_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define regHUBPREQ2_VBLANK_PARAMETERS_5                                                                 0x081b\n#define regHUBPREQ2_VBLANK_PARAMETERS_5_BASE_IDX                                                        2\n#define regHUBPREQ2_VBLANK_PARAMETERS_6                                                                 0x081c\n#define regHUBPREQ2_VBLANK_PARAMETERS_6_BASE_IDX                                                        2\n#define regHUBPREQ2_FLIP_PARAMETERS_3                                                                   0x081d\n#define regHUBPREQ2_FLIP_PARAMETERS_3_BASE_IDX                                                          2\n#define regHUBPREQ2_FLIP_PARAMETERS_4                                                                   0x081e\n#define regHUBPREQ2_FLIP_PARAMETERS_4_BASE_IDX                                                          2\n#define regHUBPREQ2_FLIP_PARAMETERS_5                                                                   0x081f\n#define regHUBPREQ2_FLIP_PARAMETERS_5_BASE_IDX                                                          2\n#define regHUBPREQ2_FLIP_PARAMETERS_6                                                                   0x0820\n#define regHUBPREQ2_FLIP_PARAMETERS_6_BASE_IDX                                                          2\n\n\n\n\n#define regHUBPRET2_HUBPRET_CONTROL                                                                     0x0824\n#define regHUBPRET2_HUBPRET_CONTROL_BASE_IDX                                                            2\n#define regHUBPRET2_HUBPRET_MEM_PWR_CTRL                                                                0x0825\n#define regHUBPRET2_HUBPRET_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define regHUBPRET2_HUBPRET_MEM_PWR_STATUS                                                              0x0826\n#define regHUBPRET2_HUBPRET_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define regHUBPRET2_HUBPRET_READ_LINE_CTRL0                                                             0x0827\n#define regHUBPRET2_HUBPRET_READ_LINE_CTRL0_BASE_IDX                                                    2\n#define regHUBPRET2_HUBPRET_READ_LINE_CTRL1                                                             0x0828\n#define regHUBPRET2_HUBPRET_READ_LINE_CTRL1_BASE_IDX                                                    2\n#define regHUBPRET2_HUBPRET_READ_LINE0                                                                  0x0829\n#define regHUBPRET2_HUBPRET_READ_LINE0_BASE_IDX                                                         2\n#define regHUBPRET2_HUBPRET_READ_LINE1                                                                  0x082a\n#define regHUBPRET2_HUBPRET_READ_LINE1_BASE_IDX                                                         2\n#define regHUBPRET2_HUBPRET_INTERRUPT                                                                   0x082b\n#define regHUBPRET2_HUBPRET_INTERRUPT_BASE_IDX                                                          2\n#define regHUBPRET2_HUBPRET_READ_LINE_VALUE                                                             0x082c\n#define regHUBPRET2_HUBPRET_READ_LINE_VALUE_BASE_IDX                                                    2\n#define regHUBPRET2_HUBPRET_READ_LINE_STATUS                                                            0x082d\n#define regHUBPRET2_HUBPRET_READ_LINE_STATUS_BASE_IDX                                                   2\n\n\n\n\n#define regCURSOR0_2_CURSOR_CONTROL                                                                     0x0830\n#define regCURSOR0_2_CURSOR_CONTROL_BASE_IDX                                                            2\n#define regCURSOR0_2_CURSOR_SURFACE_ADDRESS                                                             0x0831\n#define regCURSOR0_2_CURSOR_SURFACE_ADDRESS_BASE_IDX                                                    2\n#define regCURSOR0_2_CURSOR_SURFACE_ADDRESS_HIGH                                                        0x0832\n#define regCURSOR0_2_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX                                               2\n#define regCURSOR0_2_CURSOR_SIZE                                                                        0x0833\n#define regCURSOR0_2_CURSOR_SIZE_BASE_IDX                                                               2\n#define regCURSOR0_2_CURSOR_POSITION                                                                    0x0834\n#define regCURSOR0_2_CURSOR_POSITION_BASE_IDX                                                           2\n#define regCURSOR0_2_CURSOR_HOT_SPOT                                                                    0x0835\n#define regCURSOR0_2_CURSOR_HOT_SPOT_BASE_IDX                                                           2\n#define regCURSOR0_2_CURSOR_STEREO_CONTROL                                                              0x0836\n#define regCURSOR0_2_CURSOR_STEREO_CONTROL_BASE_IDX                                                     2\n#define regCURSOR0_2_CURSOR_DST_OFFSET                                                                  0x0837\n#define regCURSOR0_2_CURSOR_DST_OFFSET_BASE_IDX                                                         2\n#define regCURSOR0_2_CURSOR_MEM_PWR_CTRL                                                                0x0838\n#define regCURSOR0_2_CURSOR_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define regCURSOR0_2_CURSOR_MEM_PWR_STATUS                                                              0x0839\n#define regCURSOR0_2_CURSOR_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define regCURSOR0_2_DMDATA_ADDRESS_HIGH                                                                0x083a\n#define regCURSOR0_2_DMDATA_ADDRESS_HIGH_BASE_IDX                                                       2\n#define regCURSOR0_2_DMDATA_ADDRESS_LOW                                                                 0x083b\n#define regCURSOR0_2_DMDATA_ADDRESS_LOW_BASE_IDX                                                        2\n#define regCURSOR0_2_DMDATA_CNTL                                                                        0x083c\n#define regCURSOR0_2_DMDATA_CNTL_BASE_IDX                                                               2\n#define regCURSOR0_2_DMDATA_QOS_CNTL                                                                    0x083d\n#define regCURSOR0_2_DMDATA_QOS_CNTL_BASE_IDX                                                           2\n#define regCURSOR0_2_DMDATA_STATUS                                                                      0x083e\n#define regCURSOR0_2_DMDATA_STATUS_BASE_IDX                                                             2\n#define regCURSOR0_2_DMDATA_SW_CNTL                                                                     0x083f\n#define regCURSOR0_2_DMDATA_SW_CNTL_BASE_IDX                                                            2\n#define regCURSOR0_2_DMDATA_SW_DATA                                                                     0x0840\n#define regCURSOR0_2_DMDATA_SW_DATA_BASE_IDX                                                            2\n\n\n\n\n#define regDC_PERFMON9_PERFCOUNTER_CNTL                                                                 0x0855\n#define regDC_PERFMON9_PERFCOUNTER_CNTL_BASE_IDX                                                        2\n#define regDC_PERFMON9_PERFCOUNTER_CNTL2                                                                0x0856\n#define regDC_PERFMON9_PERFCOUNTER_CNTL2_BASE_IDX                                                       2\n#define regDC_PERFMON9_PERFCOUNTER_STATE                                                                0x0857\n#define regDC_PERFMON9_PERFCOUNTER_STATE_BASE_IDX                                                       2\n#define regDC_PERFMON9_PERFMON_CNTL                                                                     0x0858\n#define regDC_PERFMON9_PERFMON_CNTL_BASE_IDX                                                            2\n#define regDC_PERFMON9_PERFMON_CNTL2                                                                    0x0859\n#define regDC_PERFMON9_PERFMON_CNTL2_BASE_IDX                                                           2\n#define regDC_PERFMON9_PERFMON_CVALUE_INT_MISC                                                          0x085a\n#define regDC_PERFMON9_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                 2\n#define regDC_PERFMON9_PERFMON_CVALUE_LOW                                                               0x085b\n#define regDC_PERFMON9_PERFMON_CVALUE_LOW_BASE_IDX                                                      2\n#define regDC_PERFMON9_PERFMON_HI                                                                       0x085c\n#define regDC_PERFMON9_PERFMON_HI_BASE_IDX                                                              2\n#define regDC_PERFMON9_PERFMON_LOW                                                                      0x085d\n#define regDC_PERFMON9_PERFMON_LOW_BASE_IDX                                                             2\n\n\n\n\n#define regHUBP3_DCSURF_SURFACE_CONFIG                                                                  0x0879\n#define regHUBP3_DCSURF_SURFACE_CONFIG_BASE_IDX                                                         2\n#define regHUBP3_DCSURF_ADDR_CONFIG                                                                     0x087a\n#define regHUBP3_DCSURF_ADDR_CONFIG_BASE_IDX                                                            2\n#define regHUBP3_DCSURF_TILING_CONFIG                                                                   0x087b\n#define regHUBP3_DCSURF_TILING_CONFIG_BASE_IDX                                                          2\n#define regHUBP3_DCSURF_PRI_VIEWPORT_START                                                              0x087d\n#define regHUBP3_DCSURF_PRI_VIEWPORT_START_BASE_IDX                                                     2\n#define regHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION                                                          0x087e\n#define regHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define regHUBP3_DCSURF_PRI_VIEWPORT_START_C                                                            0x087f\n#define regHUBP3_DCSURF_PRI_VIEWPORT_START_C_BASE_IDX                                                   2\n#define regHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_C                                                        0x0880\n#define regHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define regHUBP3_DCSURF_SEC_VIEWPORT_START                                                              0x0881\n#define regHUBP3_DCSURF_SEC_VIEWPORT_START_BASE_IDX                                                     2\n#define regHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION                                                          0x0882\n#define regHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION_BASE_IDX                                                 2\n#define regHUBP3_DCSURF_SEC_VIEWPORT_START_C                                                            0x0883\n#define regHUBP3_DCSURF_SEC_VIEWPORT_START_C_BASE_IDX                                                   2\n#define regHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION_C                                                        0x0884\n#define regHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION_C_BASE_IDX                                               2\n#define regHUBP3_DCHUBP_REQ_SIZE_CONFIG                                                                 0x0885\n#define regHUBP3_DCHUBP_REQ_SIZE_CONFIG_BASE_IDX                                                        2\n#define regHUBP3_DCHUBP_REQ_SIZE_CONFIG_C                                                               0x0886\n#define regHUBP3_DCHUBP_REQ_SIZE_CONFIG_C_BASE_IDX                                                      2\n#define regHUBP3_DCHUBP_CNTL                                                                            0x0887\n#define regHUBP3_DCHUBP_CNTL_BASE_IDX                                                                   2\n#define regHUBP3_HUBP_CLK_CNTL                                                                          0x0888\n#define regHUBP3_HUBP_CLK_CNTL_BASE_IDX                                                                 2\n#define regHUBP3_DCHUBP_VMPG_CONFIG                                                                     0x0889\n#define regHUBP3_DCHUBP_VMPG_CONFIG_BASE_IDX                                                            2\n#define regHUBP3_HUBPREQ_DEBUG_DB                                                                       0x088a\n#define regHUBP3_HUBPREQ_DEBUG_DB_BASE_IDX                                                              2\n#define regHUBP3_HUBPREQ_DEBUG                                                                          0x088b\n#define regHUBP3_HUBPREQ_DEBUG_BASE_IDX                                                                 2\n#define regHUBP3_HUBP_MEASURE_WIN_CTRL_DCFCLK                                                           0x088f\n#define regHUBP3_HUBP_MEASURE_WIN_CTRL_DCFCLK_BASE_IDX                                                  2\n#define regHUBP3_HUBP_MEASURE_WIN_CTRL_DPPCLK                                                           0x0890\n#define regHUBP3_HUBP_MEASURE_WIN_CTRL_DPPCLK_BASE_IDX                                                  2\n\n\n\n\n#define regHUBPREQ3_DCSURF_SURFACE_PITCH                                                                0x089b\n#define regHUBPREQ3_DCSURF_SURFACE_PITCH_BASE_IDX                                                       2\n#define regHUBPREQ3_DCSURF_SURFACE_PITCH_C                                                              0x089c\n#define regHUBPREQ3_DCSURF_SURFACE_PITCH_C_BASE_IDX                                                     2\n#define regHUBPREQ3_VMID_SETTINGS_0                                                                     0x089d\n#define regHUBPREQ3_VMID_SETTINGS_0_BASE_IDX                                                            2\n#define regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS                                                      0x089e\n#define regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_BASE_IDX                                             2\n#define regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH                                                 0x089f\n#define regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                        2\n#define regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_C                                                    0x08a0\n#define regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_C_BASE_IDX                                           2\n#define regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C                                               0x08a1\n#define regHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                      2\n#define regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS                                                    0x08a2\n#define regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_BASE_IDX                                           2\n#define regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH                                               0x08a3\n#define regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_BASE_IDX                                      2\n#define regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_C                                                  0x08a4\n#define regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_C_BASE_IDX                                         2\n#define regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C                                             0x08a5\n#define regHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                    2\n#define regHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS                                                 0x08a6\n#define regHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_BASE_IDX                                        2\n#define regHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH                                            0x08a7\n#define regHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                   2\n#define regHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C                                               0x08a8\n#define regHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C_BASE_IDX                                      2\n#define regHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C                                          0x08a9\n#define regHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                                 2\n#define regHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS                                               0x08aa\n#define regHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_BASE_IDX                                      2\n#define regHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH                                          0x08ab\n#define regHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_BASE_IDX                                 2\n#define regHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C                                             0x08ac\n#define regHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C_BASE_IDX                                    2\n#define regHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C                                        0x08ad\n#define regHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C_BASE_IDX                               2\n#define regHUBPREQ3_DCSURF_SURFACE_CONTROL                                                              0x08ae\n#define regHUBPREQ3_DCSURF_SURFACE_CONTROL_BASE_IDX                                                     2\n#define regHUBPREQ3_DCSURF_FLIP_CONTROL                                                                 0x08af\n#define regHUBPREQ3_DCSURF_FLIP_CONTROL_BASE_IDX                                                        2\n#define regHUBPREQ3_DCSURF_FLIP_CONTROL2                                                                0x08b0\n#define regHUBPREQ3_DCSURF_FLIP_CONTROL2_BASE_IDX                                                       2\n#define regHUBPREQ3_DCSURF_SURFACE_FLIP_INTERRUPT                                                       0x08b4\n#define regHUBPREQ3_DCSURF_SURFACE_FLIP_INTERRUPT_BASE_IDX                                              2\n#define regHUBPREQ3_DCSURF_SURFACE_INUSE                                                                0x08b5\n#define regHUBPREQ3_DCSURF_SURFACE_INUSE_BASE_IDX                                                       2\n#define regHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH                                                           0x08b6\n#define regHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH_BASE_IDX                                                  2\n#define regHUBPREQ3_DCSURF_SURFACE_INUSE_C                                                              0x08b7\n#define regHUBPREQ3_DCSURF_SURFACE_INUSE_C_BASE_IDX                                                     2\n#define regHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH_C                                                         0x08b8\n#define regHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH_C_BASE_IDX                                                2\n#define regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE                                                       0x08b9\n#define regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_BASE_IDX                                              2\n#define regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH                                                  0x08ba\n#define regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_BASE_IDX                                         2\n#define regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_C                                                     0x08bb\n#define regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_C_BASE_IDX                                            2\n#define regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C                                                0x08bc\n#define regHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C_BASE_IDX                                       2\n#define regHUBPREQ3_DCN_EXPANSION_MODE                                                                  0x08bd\n#define regHUBPREQ3_DCN_EXPANSION_MODE_BASE_IDX                                                         2\n#define regHUBPREQ3_DCN_TTU_QOS_WM                                                                      0x08be\n#define regHUBPREQ3_DCN_TTU_QOS_WM_BASE_IDX                                                             2\n#define regHUBPREQ3_DCN_GLOBAL_TTU_CNTL                                                                 0x08bf\n#define regHUBPREQ3_DCN_GLOBAL_TTU_CNTL_BASE_IDX                                                        2\n#define regHUBPREQ3_DCN_SURF0_TTU_CNTL0                                                                 0x08c0\n#define regHUBPREQ3_DCN_SURF0_TTU_CNTL0_BASE_IDX                                                        2\n#define regHUBPREQ3_DCN_SURF0_TTU_CNTL1                                                                 0x08c1\n#define regHUBPREQ3_DCN_SURF0_TTU_CNTL1_BASE_IDX                                                        2\n#define regHUBPREQ3_DCN_SURF1_TTU_CNTL0                                                                 0x08c2\n#define regHUBPREQ3_DCN_SURF1_TTU_CNTL0_BASE_IDX                                                        2\n#define regHUBPREQ3_DCN_SURF1_TTU_CNTL1                                                                 0x08c3\n#define regHUBPREQ3_DCN_SURF1_TTU_CNTL1_BASE_IDX                                                        2\n#define regHUBPREQ3_DCN_CUR0_TTU_CNTL0                                                                  0x08c4\n#define regHUBPREQ3_DCN_CUR0_TTU_CNTL0_BASE_IDX                                                         2\n#define regHUBPREQ3_DCN_CUR0_TTU_CNTL1                                                                  0x08c5\n#define regHUBPREQ3_DCN_CUR0_TTU_CNTL1_BASE_IDX                                                         2\n#define regHUBPREQ3_DCN_CUR1_TTU_CNTL0                                                                  0x08c6\n#define regHUBPREQ3_DCN_CUR1_TTU_CNTL0_BASE_IDX                                                         2\n#define regHUBPREQ3_DCN_CUR1_TTU_CNTL1                                                                  0x08c7\n#define regHUBPREQ3_DCN_CUR1_TTU_CNTL1_BASE_IDX                                                         2\n#define regHUBPREQ3_DCN_DMDATA_VM_CNTL                                                                  0x08c8\n#define regHUBPREQ3_DCN_DMDATA_VM_CNTL_BASE_IDX                                                         2\n#define regHUBPREQ3_DCN_VM_SYSTEM_APERTURE_LOW_ADDR                                                     0x08c9\n#define regHUBPREQ3_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX                                            2\n#define regHUBPREQ3_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR                                                    0x08ca\n#define regHUBPREQ3_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX                                           2\n#define regHUBPREQ3_DCN_VM_MX_L1_TLB_CNTL                                                               0x08d7\n#define regHUBPREQ3_DCN_VM_MX_L1_TLB_CNTL_BASE_IDX                                                      2\n#define regHUBPREQ3_BLANK_OFFSET_0                                                                      0x08d8\n#define regHUBPREQ3_BLANK_OFFSET_0_BASE_IDX                                                             2\n#define regHUBPREQ3_BLANK_OFFSET_1                                                                      0x08d9\n#define regHUBPREQ3_BLANK_OFFSET_1_BASE_IDX                                                             2\n#define regHUBPREQ3_DST_DIMENSIONS                                                                      0x08da\n#define regHUBPREQ3_DST_DIMENSIONS_BASE_IDX                                                             2\n#define regHUBPREQ3_DST_AFTER_SCALER                                                                    0x08db\n#define regHUBPREQ3_DST_AFTER_SCALER_BASE_IDX                                                           2\n#define regHUBPREQ3_PREFETCH_SETTINGS                                                                   0x08dc\n#define regHUBPREQ3_PREFETCH_SETTINGS_BASE_IDX                                                          2\n#define regHUBPREQ3_PREFETCH_SETTINGS_C                                                                 0x08dd\n#define regHUBPREQ3_PREFETCH_SETTINGS_C_BASE_IDX                                                        2\n#define regHUBPREQ3_VBLANK_PARAMETERS_0                                                                 0x08de\n#define regHUBPREQ3_VBLANK_PARAMETERS_0_BASE_IDX                                                        2\n#define regHUBPREQ3_VBLANK_PARAMETERS_1                                                                 0x08df\n#define regHUBPREQ3_VBLANK_PARAMETERS_1_BASE_IDX                                                        2\n#define regHUBPREQ3_VBLANK_PARAMETERS_2                                                                 0x08e0\n#define regHUBPREQ3_VBLANK_PARAMETERS_2_BASE_IDX                                                        2\n#define regHUBPREQ3_VBLANK_PARAMETERS_3                                                                 0x08e1\n#define regHUBPREQ3_VBLANK_PARAMETERS_3_BASE_IDX                                                        2\n#define regHUBPREQ3_VBLANK_PARAMETERS_4                                                                 0x08e2\n#define regHUBPREQ3_VBLANK_PARAMETERS_4_BASE_IDX                                                        2\n#define regHUBPREQ3_FLIP_PARAMETERS_0                                                                   0x08e3\n#define regHUBPREQ3_FLIP_PARAMETERS_0_BASE_IDX                                                          2\n#define regHUBPREQ3_FLIP_PARAMETERS_1                                                                   0x08e4\n#define regHUBPREQ3_FLIP_PARAMETERS_1_BASE_IDX                                                          2\n#define regHUBPREQ3_FLIP_PARAMETERS_2                                                                   0x08e5\n#define regHUBPREQ3_FLIP_PARAMETERS_2_BASE_IDX                                                          2\n#define regHUBPREQ3_NOM_PARAMETERS_0                                                                    0x08e6\n#define regHUBPREQ3_NOM_PARAMETERS_0_BASE_IDX                                                           2\n#define regHUBPREQ3_NOM_PARAMETERS_1                                                                    0x08e7\n#define regHUBPREQ3_NOM_PARAMETERS_1_BASE_IDX                                                           2\n#define regHUBPREQ3_NOM_PARAMETERS_2                                                                    0x08e8\n#define regHUBPREQ3_NOM_PARAMETERS_2_BASE_IDX                                                           2\n#define regHUBPREQ3_NOM_PARAMETERS_3                                                                    0x08e9\n#define regHUBPREQ3_NOM_PARAMETERS_3_BASE_IDX                                                           2\n#define regHUBPREQ3_NOM_PARAMETERS_4                                                                    0x08ea\n#define regHUBPREQ3_NOM_PARAMETERS_4_BASE_IDX                                                           2\n#define regHUBPREQ3_NOM_PARAMETERS_5                                                                    0x08eb\n#define regHUBPREQ3_NOM_PARAMETERS_5_BASE_IDX                                                           2\n#define regHUBPREQ3_NOM_PARAMETERS_6                                                                    0x08ec\n#define regHUBPREQ3_NOM_PARAMETERS_6_BASE_IDX                                                           2\n#define regHUBPREQ3_NOM_PARAMETERS_7                                                                    0x08ed\n#define regHUBPREQ3_NOM_PARAMETERS_7_BASE_IDX                                                           2\n#define regHUBPREQ3_PER_LINE_DELIVERY_PRE                                                               0x08ee\n#define regHUBPREQ3_PER_LINE_DELIVERY_PRE_BASE_IDX                                                      2\n#define regHUBPREQ3_PER_LINE_DELIVERY                                                                   0x08ef\n#define regHUBPREQ3_PER_LINE_DELIVERY_BASE_IDX                                                          2\n#define regHUBPREQ3_CURSOR_SETTINGS                                                                     0x08f0\n#define regHUBPREQ3_CURSOR_SETTINGS_BASE_IDX                                                            2\n#define regHUBPREQ3_REF_FREQ_TO_PIX_FREQ                                                                0x08f1\n#define regHUBPREQ3_REF_FREQ_TO_PIX_FREQ_BASE_IDX                                                       2\n#define regHUBPREQ3_DST_Y_DELTA_DRQ_LIMIT                                                               0x08f2\n#define regHUBPREQ3_DST_Y_DELTA_DRQ_LIMIT_BASE_IDX                                                      2\n#define regHUBPREQ3_HUBPREQ_MEM_PWR_CTRL                                                                0x08f3\n#define regHUBPREQ3_HUBPREQ_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define regHUBPREQ3_HUBPREQ_MEM_PWR_STATUS                                                              0x08f4\n#define regHUBPREQ3_HUBPREQ_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define regHUBPREQ3_VBLANK_PARAMETERS_5                                                                 0x08f7\n#define regHUBPREQ3_VBLANK_PARAMETERS_5_BASE_IDX                                                        2\n#define regHUBPREQ3_VBLANK_PARAMETERS_6                                                                 0x08f8\n#define regHUBPREQ3_VBLANK_PARAMETERS_6_BASE_IDX                                                        2\n#define regHUBPREQ3_FLIP_PARAMETERS_3                                                                   0x08f9\n#define regHUBPREQ3_FLIP_PARAMETERS_3_BASE_IDX                                                          2\n#define regHUBPREQ3_FLIP_PARAMETERS_4                                                                   0x08fa\n#define regHUBPREQ3_FLIP_PARAMETERS_4_BASE_IDX                                                          2\n#define regHUBPREQ3_FLIP_PARAMETERS_5                                                                   0x08fb\n#define regHUBPREQ3_FLIP_PARAMETERS_5_BASE_IDX                                                          2\n#define regHUBPREQ3_FLIP_PARAMETERS_6                                                                   0x08fc\n#define regHUBPREQ3_FLIP_PARAMETERS_6_BASE_IDX                                                          2\n\n\n\n\n#define regHUBPRET3_HUBPRET_CONTROL                                                                     0x0900\n#define regHUBPRET3_HUBPRET_CONTROL_BASE_IDX                                                            2\n#define regHUBPRET3_HUBPRET_MEM_PWR_CTRL                                                                0x0901\n#define regHUBPRET3_HUBPRET_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define regHUBPRET3_HUBPRET_MEM_PWR_STATUS                                                              0x0902\n#define regHUBPRET3_HUBPRET_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define regHUBPRET3_HUBPRET_READ_LINE_CTRL0                                                             0x0903\n#define regHUBPRET3_HUBPRET_READ_LINE_CTRL0_BASE_IDX                                                    2\n#define regHUBPRET3_HUBPRET_READ_LINE_CTRL1                                                             0x0904\n#define regHUBPRET3_HUBPRET_READ_LINE_CTRL1_BASE_IDX                                                    2\n#define regHUBPRET3_HUBPRET_READ_LINE0                                                                  0x0905\n#define regHUBPRET3_HUBPRET_READ_LINE0_BASE_IDX                                                         2\n#define regHUBPRET3_HUBPRET_READ_LINE1                                                                  0x0906\n#define regHUBPRET3_HUBPRET_READ_LINE1_BASE_IDX                                                         2\n#define regHUBPRET3_HUBPRET_INTERRUPT                                                                   0x0907\n#define regHUBPRET3_HUBPRET_INTERRUPT_BASE_IDX                                                          2\n#define regHUBPRET3_HUBPRET_READ_LINE_VALUE                                                             0x0908\n#define regHUBPRET3_HUBPRET_READ_LINE_VALUE_BASE_IDX                                                    2\n#define regHUBPRET3_HUBPRET_READ_LINE_STATUS                                                            0x0909\n#define regHUBPRET3_HUBPRET_READ_LINE_STATUS_BASE_IDX                                                   2\n\n\n\n\n#define regCURSOR0_3_CURSOR_CONTROL                                                                     0x090c\n#define regCURSOR0_3_CURSOR_CONTROL_BASE_IDX                                                            2\n#define regCURSOR0_3_CURSOR_SURFACE_ADDRESS                                                             0x090d\n#define regCURSOR0_3_CURSOR_SURFACE_ADDRESS_BASE_IDX                                                    2\n#define regCURSOR0_3_CURSOR_SURFACE_ADDRESS_HIGH                                                        0x090e\n#define regCURSOR0_3_CURSOR_SURFACE_ADDRESS_HIGH_BASE_IDX                                               2\n#define regCURSOR0_3_CURSOR_SIZE                                                                        0x090f\n#define regCURSOR0_3_CURSOR_SIZE_BASE_IDX                                                               2\n#define regCURSOR0_3_CURSOR_POSITION                                                                    0x0910\n#define regCURSOR0_3_CURSOR_POSITION_BASE_IDX                                                           2\n#define regCURSOR0_3_CURSOR_HOT_SPOT                                                                    0x0911\n#define regCURSOR0_3_CURSOR_HOT_SPOT_BASE_IDX                                                           2\n#define regCURSOR0_3_CURSOR_STEREO_CONTROL                                                              0x0912\n#define regCURSOR0_3_CURSOR_STEREO_CONTROL_BASE_IDX                                                     2\n#define regCURSOR0_3_CURSOR_DST_OFFSET                                                                  0x0913\n#define regCURSOR0_3_CURSOR_DST_OFFSET_BASE_IDX                                                         2\n#define regCURSOR0_3_CURSOR_MEM_PWR_CTRL                                                                0x0914\n#define regCURSOR0_3_CURSOR_MEM_PWR_CTRL_BASE_IDX                                                       2\n#define regCURSOR0_3_CURSOR_MEM_PWR_STATUS                                                              0x0915\n#define regCURSOR0_3_CURSOR_MEM_PWR_STATUS_BASE_IDX                                                     2\n#define regCURSOR0_3_DMDATA_ADDRESS_HIGH                                                                0x0916\n#define regCURSOR0_3_DMDATA_ADDRESS_HIGH_BASE_IDX                                                       2\n#define regCURSOR0_3_DMDATA_ADDRESS_LOW                                                                 0x0917\n#define regCURSOR0_3_DMDATA_ADDRESS_LOW_BASE_IDX                                                        2\n#define regCURSOR0_3_DMDATA_CNTL                                                                        0x0918\n#define regCURSOR0_3_DMDATA_CNTL_BASE_IDX                                                               2\n#define regCURSOR0_3_DMDATA_QOS_CNTL                                                                    0x0919\n#define regCURSOR0_3_DMDATA_QOS_CNTL_BASE_IDX                                                           2\n#define regCURSOR0_3_DMDATA_STATUS                                                                      0x091a\n#define regCURSOR0_3_DMDATA_STATUS_BASE_IDX                                                             2\n#define regCURSOR0_3_DMDATA_SW_CNTL                                                                     0x091b\n#define regCURSOR0_3_DMDATA_SW_CNTL_BASE_IDX                                                            2\n#define regCURSOR0_3_DMDATA_SW_DATA                                                                     0x091c\n#define regCURSOR0_3_DMDATA_SW_DATA_BASE_IDX                                                            2\n\n\n\n\n#define regDC_PERFMON10_PERFCOUNTER_CNTL                                                                0x0931\n#define regDC_PERFMON10_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define regDC_PERFMON10_PERFCOUNTER_CNTL2                                                               0x0932\n#define regDC_PERFMON10_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define regDC_PERFMON10_PERFCOUNTER_STATE                                                               0x0933\n#define regDC_PERFMON10_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define regDC_PERFMON10_PERFMON_CNTL                                                                    0x0934\n#define regDC_PERFMON10_PERFMON_CNTL_BASE_IDX                                                           2\n#define regDC_PERFMON10_PERFMON_CNTL2                                                                   0x0935\n#define regDC_PERFMON10_PERFMON_CNTL2_BASE_IDX                                                          2\n#define regDC_PERFMON10_PERFMON_CVALUE_INT_MISC                                                         0x0936\n#define regDC_PERFMON10_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define regDC_PERFMON10_PERFMON_CVALUE_LOW                                                              0x0937\n#define regDC_PERFMON10_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define regDC_PERFMON10_PERFMON_HI                                                                      0x0938\n#define regDC_PERFMON10_PERFMON_HI_BASE_IDX                                                             2\n#define regDC_PERFMON10_PERFMON_LOW                                                                     0x0939\n#define regDC_PERFMON10_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define regCNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT                                                          0x0ccf\n#define regCNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX                                                 2\n#define regCNVC_CFG0_FORMAT_CONTROL                                                                     0x0cd0\n#define regCNVC_CFG0_FORMAT_CONTROL_BASE_IDX                                                            2\n#define regCNVC_CFG0_FCNV_FP_BIAS_R                                                                     0x0cd1\n#define regCNVC_CFG0_FCNV_FP_BIAS_R_BASE_IDX                                                            2\n#define regCNVC_CFG0_FCNV_FP_BIAS_G                                                                     0x0cd2\n#define regCNVC_CFG0_FCNV_FP_BIAS_G_BASE_IDX                                                            2\n#define regCNVC_CFG0_FCNV_FP_BIAS_B                                                                     0x0cd3\n#define regCNVC_CFG0_FCNV_FP_BIAS_B_BASE_IDX                                                            2\n#define regCNVC_CFG0_FCNV_FP_SCALE_R                                                                    0x0cd4\n#define regCNVC_CFG0_FCNV_FP_SCALE_R_BASE_IDX                                                           2\n#define regCNVC_CFG0_FCNV_FP_SCALE_G                                                                    0x0cd5\n#define regCNVC_CFG0_FCNV_FP_SCALE_G_BASE_IDX                                                           2\n#define regCNVC_CFG0_FCNV_FP_SCALE_B                                                                    0x0cd6\n#define regCNVC_CFG0_FCNV_FP_SCALE_B_BASE_IDX                                                           2\n#define regCNVC_CFG0_COLOR_KEYER_CONTROL                                                                0x0cd7\n#define regCNVC_CFG0_COLOR_KEYER_CONTROL_BASE_IDX                                                       2\n#define regCNVC_CFG0_COLOR_KEYER_ALPHA                                                                  0x0cd8\n#define regCNVC_CFG0_COLOR_KEYER_ALPHA_BASE_IDX                                                         2\n#define regCNVC_CFG0_COLOR_KEYER_RED                                                                    0x0cd9\n#define regCNVC_CFG0_COLOR_KEYER_RED_BASE_IDX                                                           2\n#define regCNVC_CFG0_COLOR_KEYER_GREEN                                                                  0x0cda\n#define regCNVC_CFG0_COLOR_KEYER_GREEN_BASE_IDX                                                         2\n#define regCNVC_CFG0_COLOR_KEYER_BLUE                                                                   0x0cdb\n#define regCNVC_CFG0_COLOR_KEYER_BLUE_BASE_IDX                                                          2\n#define regCNVC_CFG0_ALPHA_2BIT_LUT                                                                     0x0cdd\n#define regCNVC_CFG0_ALPHA_2BIT_LUT_BASE_IDX                                                            2\n#define regCNVC_CFG0_PRE_DEALPHA                                                                        0x0cde\n#define regCNVC_CFG0_PRE_DEALPHA_BASE_IDX                                                               2\n#define regCNVC_CFG0_PRE_CSC_MODE                                                                       0x0cdf\n#define regCNVC_CFG0_PRE_CSC_MODE_BASE_IDX                                                              2\n#define regCNVC_CFG0_PRE_CSC_C11_C12                                                                    0x0ce0\n#define regCNVC_CFG0_PRE_CSC_C11_C12_BASE_IDX                                                           2\n#define regCNVC_CFG0_PRE_CSC_C13_C14                                                                    0x0ce1\n#define regCNVC_CFG0_PRE_CSC_C13_C14_BASE_IDX                                                           2\n#define regCNVC_CFG0_PRE_CSC_C21_C22                                                                    0x0ce2\n#define regCNVC_CFG0_PRE_CSC_C21_C22_BASE_IDX                                                           2\n#define regCNVC_CFG0_PRE_CSC_C23_C24                                                                    0x0ce3\n#define regCNVC_CFG0_PRE_CSC_C23_C24_BASE_IDX                                                           2\n#define regCNVC_CFG0_PRE_CSC_C31_C32                                                                    0x0ce4\n#define regCNVC_CFG0_PRE_CSC_C31_C32_BASE_IDX                                                           2\n#define regCNVC_CFG0_PRE_CSC_C33_C34                                                                    0x0ce5\n#define regCNVC_CFG0_PRE_CSC_C33_C34_BASE_IDX                                                           2\n#define regCNVC_CFG0_PRE_CSC_B_C11_C12                                                                  0x0ce6\n#define regCNVC_CFG0_PRE_CSC_B_C11_C12_BASE_IDX                                                         2\n#define regCNVC_CFG0_PRE_CSC_B_C13_C14                                                                  0x0ce7\n#define regCNVC_CFG0_PRE_CSC_B_C13_C14_BASE_IDX                                                         2\n#define regCNVC_CFG0_PRE_CSC_B_C21_C22                                                                  0x0ce8\n#define regCNVC_CFG0_PRE_CSC_B_C21_C22_BASE_IDX                                                         2\n#define regCNVC_CFG0_PRE_CSC_B_C23_C24                                                                  0x0ce9\n#define regCNVC_CFG0_PRE_CSC_B_C23_C24_BASE_IDX                                                         2\n#define regCNVC_CFG0_PRE_CSC_B_C31_C32                                                                  0x0cea\n#define regCNVC_CFG0_PRE_CSC_B_C31_C32_BASE_IDX                                                         2\n#define regCNVC_CFG0_PRE_CSC_B_C33_C34                                                                  0x0ceb\n#define regCNVC_CFG0_PRE_CSC_B_C33_C34_BASE_IDX                                                         2\n#define regCNVC_CFG0_CNVC_COEF_FORMAT                                                                   0x0cec\n#define regCNVC_CFG0_CNVC_COEF_FORMAT_BASE_IDX                                                          2\n#define regCNVC_CFG0_PRE_DEGAM                                                                          0x0ced\n#define regCNVC_CFG0_PRE_DEGAM_BASE_IDX                                                                 2\n#define regCNVC_CFG0_PRE_REALPHA                                                                        0x0cee\n#define regCNVC_CFG0_PRE_REALPHA_BASE_IDX                                                               2\n\n\n\n\n#define regCNVC_CUR0_CURSOR0_CONTROL                                                                    0x0cf1\n#define regCNVC_CUR0_CURSOR0_CONTROL_BASE_IDX                                                           2\n#define regCNVC_CUR0_CURSOR0_COLOR0                                                                     0x0cf2\n#define regCNVC_CUR0_CURSOR0_COLOR0_BASE_IDX                                                            2\n#define regCNVC_CUR0_CURSOR0_COLOR1                                                                     0x0cf3\n#define regCNVC_CUR0_CURSOR0_COLOR1_BASE_IDX                                                            2\n#define regCNVC_CUR0_CURSOR0_FP_SCALE_BIAS                                                              0x0cf4\n#define regCNVC_CUR0_CURSOR0_FP_SCALE_BIAS_BASE_IDX                                                     2\n\n\n\n\n#define regDSCL0_SCL_COEF_RAM_TAP_SELECT                                                                0x0cf9\n#define regDSCL0_SCL_COEF_RAM_TAP_SELECT_BASE_IDX                                                       2\n#define regDSCL0_SCL_COEF_RAM_TAP_DATA                                                                  0x0cfa\n#define regDSCL0_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                         2\n#define regDSCL0_SCL_MODE                                                                               0x0cfb\n#define regDSCL0_SCL_MODE_BASE_IDX                                                                      2\n#define regDSCL0_SCL_TAP_CONTROL                                                                        0x0cfc\n#define regDSCL0_SCL_TAP_CONTROL_BASE_IDX                                                               2\n#define regDSCL0_DSCL_CONTROL                                                                           0x0cfd\n#define regDSCL0_DSCL_CONTROL_BASE_IDX                                                                  2\n#define regDSCL0_DSCL_2TAP_CONTROL                                                                      0x0cfe\n#define regDSCL0_DSCL_2TAP_CONTROL_BASE_IDX                                                             2\n#define regDSCL0_SCL_MANUAL_REPLICATE_CONTROL                                                           0x0cff\n#define regDSCL0_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                  2\n#define regDSCL0_SCL_HORZ_FILTER_SCALE_RATIO                                                            0x0d00\n#define regDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define regDSCL0_SCL_HORZ_FILTER_INIT                                                                   0x0d01\n#define regDSCL0_SCL_HORZ_FILTER_INIT_BASE_IDX                                                          2\n#define regDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C                                                          0x0d02\n#define regDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define regDSCL0_SCL_HORZ_FILTER_INIT_C                                                                 0x0d03\n#define regDSCL0_SCL_HORZ_FILTER_INIT_C_BASE_IDX                                                        2\n#define regDSCL0_SCL_VERT_FILTER_SCALE_RATIO                                                            0x0d04\n#define regDSCL0_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define regDSCL0_SCL_VERT_FILTER_INIT                                                                   0x0d05\n#define regDSCL0_SCL_VERT_FILTER_INIT_BASE_IDX                                                          2\n#define regDSCL0_SCL_VERT_FILTER_INIT_BOT                                                               0x0d06\n#define regDSCL0_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                      2\n#define regDSCL0_SCL_VERT_FILTER_SCALE_RATIO_C                                                          0x0d07\n#define regDSCL0_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define regDSCL0_SCL_VERT_FILTER_INIT_C                                                                 0x0d08\n#define regDSCL0_SCL_VERT_FILTER_INIT_C_BASE_IDX                                                        2\n#define regDSCL0_SCL_VERT_FILTER_INIT_BOT_C                                                             0x0d09\n#define regDSCL0_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                    2\n#define regDSCL0_SCL_BLACK_COLOR                                                                        0x0d0a\n#define regDSCL0_SCL_BLACK_COLOR_BASE_IDX                                                               2\n#define regDSCL0_DSCL_UPDATE                                                                            0x0d0b\n#define regDSCL0_DSCL_UPDATE_BASE_IDX                                                                   2\n#define regDSCL0_DSCL_AUTOCAL                                                                           0x0d0c\n#define regDSCL0_DSCL_AUTOCAL_BASE_IDX                                                                  2\n#define regDSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT                                                           0x0d0d\n#define regDSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2\n#define regDSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM                                                           0x0d0e\n#define regDSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2\n#define regDSCL0_OTG_H_BLANK                                                                            0x0d0f\n#define regDSCL0_OTG_H_BLANK_BASE_IDX                                                                   2\n#define regDSCL0_OTG_V_BLANK                                                                            0x0d10\n#define regDSCL0_OTG_V_BLANK_BASE_IDX                                                                   2\n#define regDSCL0_RECOUT_START                                                                           0x0d11\n#define regDSCL0_RECOUT_START_BASE_IDX                                                                  2\n#define regDSCL0_RECOUT_SIZE                                                                            0x0d12\n#define regDSCL0_RECOUT_SIZE_BASE_IDX                                                                   2\n#define regDSCL0_MPC_SIZE                                                                               0x0d13\n#define regDSCL0_MPC_SIZE_BASE_IDX                                                                      2\n#define regDSCL0_LB_DATA_FORMAT                                                                         0x0d14\n#define regDSCL0_LB_DATA_FORMAT_BASE_IDX                                                                2\n#define regDSCL0_LB_MEMORY_CTRL                                                                         0x0d15\n#define regDSCL0_LB_MEMORY_CTRL_BASE_IDX                                                                2\n#define regDSCL0_LB_V_COUNTER                                                                           0x0d16\n#define regDSCL0_LB_V_COUNTER_BASE_IDX                                                                  2\n#define regDSCL0_DSCL_MEM_PWR_CTRL                                                                      0x0d17\n#define regDSCL0_DSCL_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define regDSCL0_DSCL_MEM_PWR_STATUS                                                                    0x0d18\n#define regDSCL0_DSCL_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define regDSCL0_OBUF_CONTROL                                                                           0x0d19\n#define regDSCL0_OBUF_CONTROL_BASE_IDX                                                                  2\n#define regDSCL0_OBUF_MEM_PWR_CTRL                                                                      0x0d1a\n#define regDSCL0_OBUF_MEM_PWR_CTRL_BASE_IDX                                                             2\n\n\n\n\n#define regCM0_CM_CONTROL                                                                               0x0d20\n#define regCM0_CM_CONTROL_BASE_IDX                                                                      2\n#define regCM0_CM_POST_CSC_CONTROL                                                                      0x0d21\n#define regCM0_CM_POST_CSC_CONTROL_BASE_IDX                                                             2\n#define regCM0_CM_POST_CSC_C11_C12                                                                      0x0d22\n#define regCM0_CM_POST_CSC_C11_C12_BASE_IDX                                                             2\n#define regCM0_CM_POST_CSC_C13_C14                                                                      0x0d23\n#define regCM0_CM_POST_CSC_C13_C14_BASE_IDX                                                             2\n#define regCM0_CM_POST_CSC_C21_C22                                                                      0x0d24\n#define regCM0_CM_POST_CSC_C21_C22_BASE_IDX                                                             2\n#define regCM0_CM_POST_CSC_C23_C24                                                                      0x0d25\n#define regCM0_CM_POST_CSC_C23_C24_BASE_IDX                                                             2\n#define regCM0_CM_POST_CSC_C31_C32                                                                      0x0d26\n#define regCM0_CM_POST_CSC_C31_C32_BASE_IDX                                                             2\n#define regCM0_CM_POST_CSC_C33_C34                                                                      0x0d27\n#define regCM0_CM_POST_CSC_C33_C34_BASE_IDX                                                             2\n#define regCM0_CM_POST_CSC_B_C11_C12                                                                    0x0d28\n#define regCM0_CM_POST_CSC_B_C11_C12_BASE_IDX                                                           2\n#define regCM0_CM_POST_CSC_B_C13_C14                                                                    0x0d29\n#define regCM0_CM_POST_CSC_B_C13_C14_BASE_IDX                                                           2\n#define regCM0_CM_POST_CSC_B_C21_C22                                                                    0x0d2a\n#define regCM0_CM_POST_CSC_B_C21_C22_BASE_IDX                                                           2\n#define regCM0_CM_POST_CSC_B_C23_C24                                                                    0x0d2b\n#define regCM0_CM_POST_CSC_B_C23_C24_BASE_IDX                                                           2\n#define regCM0_CM_POST_CSC_B_C31_C32                                                                    0x0d2c\n#define regCM0_CM_POST_CSC_B_C31_C32_BASE_IDX                                                           2\n#define regCM0_CM_POST_CSC_B_C33_C34                                                                    0x0d2d\n#define regCM0_CM_POST_CSC_B_C33_C34_BASE_IDX                                                           2\n#define regCM0_CM_GAMUT_REMAP_CONTROL                                                                   0x0d2e\n#define regCM0_CM_GAMUT_REMAP_CONTROL_BASE_IDX                                                          2\n#define regCM0_CM_GAMUT_REMAP_C11_C12                                                                   0x0d2f\n#define regCM0_CM_GAMUT_REMAP_C11_C12_BASE_IDX                                                          2\n#define regCM0_CM_GAMUT_REMAP_C13_C14                                                                   0x0d30\n#define regCM0_CM_GAMUT_REMAP_C13_C14_BASE_IDX                                                          2\n#define regCM0_CM_GAMUT_REMAP_C21_C22                                                                   0x0d31\n#define regCM0_CM_GAMUT_REMAP_C21_C22_BASE_IDX                                                          2\n#define regCM0_CM_GAMUT_REMAP_C23_C24                                                                   0x0d32\n#define regCM0_CM_GAMUT_REMAP_C23_C24_BASE_IDX                                                          2\n#define regCM0_CM_GAMUT_REMAP_C31_C32                                                                   0x0d33\n#define regCM0_CM_GAMUT_REMAP_C31_C32_BASE_IDX                                                          2\n#define regCM0_CM_GAMUT_REMAP_C33_C34                                                                   0x0d34\n#define regCM0_CM_GAMUT_REMAP_C33_C34_BASE_IDX                                                          2\n#define regCM0_CM_GAMUT_REMAP_B_C11_C12                                                                 0x0d35\n#define regCM0_CM_GAMUT_REMAP_B_C11_C12_BASE_IDX                                                        2\n#define regCM0_CM_GAMUT_REMAP_B_C13_C14                                                                 0x0d36\n#define regCM0_CM_GAMUT_REMAP_B_C13_C14_BASE_IDX                                                        2\n#define regCM0_CM_GAMUT_REMAP_B_C21_C22                                                                 0x0d37\n#define regCM0_CM_GAMUT_REMAP_B_C21_C22_BASE_IDX                                                        2\n#define regCM0_CM_GAMUT_REMAP_B_C23_C24                                                                 0x0d38\n#define regCM0_CM_GAMUT_REMAP_B_C23_C24_BASE_IDX                                                        2\n#define regCM0_CM_GAMUT_REMAP_B_C31_C32                                                                 0x0d39\n#define regCM0_CM_GAMUT_REMAP_B_C31_C32_BASE_IDX                                                        2\n#define regCM0_CM_GAMUT_REMAP_B_C33_C34                                                                 0x0d3a\n#define regCM0_CM_GAMUT_REMAP_B_C33_C34_BASE_IDX                                                        2\n#define regCM0_CM_BIAS_CR_R                                                                             0x0d3b\n#define regCM0_CM_BIAS_CR_R_BASE_IDX                                                                    2\n#define regCM0_CM_BIAS_Y_G_CB_B                                                                         0x0d3c\n#define regCM0_CM_BIAS_Y_G_CB_B_BASE_IDX                                                                2\n#define regCM0_CM_GAMCOR_CONTROL                                                                        0x0d3d\n#define regCM0_CM_GAMCOR_CONTROL_BASE_IDX                                                               2\n#define regCM0_CM_GAMCOR_LUT_INDEX                                                                      0x0d3e\n#define regCM0_CM_GAMCOR_LUT_INDEX_BASE_IDX                                                             2\n#define regCM0_CM_GAMCOR_LUT_DATA                                                                       0x0d3f\n#define regCM0_CM_GAMCOR_LUT_DATA_BASE_IDX                                                              2\n#define regCM0_CM_GAMCOR_LUT_CONTROL                                                                    0x0d40\n#define regCM0_CM_GAMCOR_LUT_CONTROL_BASE_IDX                                                           2\n#define regCM0_CM_GAMCOR_RAMA_START_CNTL_B                                                              0x0d41\n#define regCM0_CM_GAMCOR_RAMA_START_CNTL_B_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMA_START_CNTL_G                                                              0x0d42\n#define regCM0_CM_GAMCOR_RAMA_START_CNTL_G_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMA_START_CNTL_R                                                              0x0d43\n#define regCM0_CM_GAMCOR_RAMA_START_CNTL_R_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B                                                        0x0d44\n#define regCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                               2\n#define regCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G                                                        0x0d45\n#define regCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                               2\n#define regCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R                                                        0x0d46\n#define regCM0_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                               2\n#define regCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_B                                                         0x0d47\n#define regCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_B_BASE_IDX                                                2\n#define regCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_G                                                         0x0d48\n#define regCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_G_BASE_IDX                                                2\n#define regCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_R                                                         0x0d49\n#define regCM0_CM_GAMCOR_RAMA_START_BASE_CNTL_R_BASE_IDX                                                2\n#define regCM0_CM_GAMCOR_RAMA_END_CNTL1_B                                                               0x0d4a\n#define regCM0_CM_GAMCOR_RAMA_END_CNTL1_B_BASE_IDX                                                      2\n#define regCM0_CM_GAMCOR_RAMA_END_CNTL2_B                                                               0x0d4b\n#define regCM0_CM_GAMCOR_RAMA_END_CNTL2_B_BASE_IDX                                                      2\n#define regCM0_CM_GAMCOR_RAMA_END_CNTL1_G                                                               0x0d4c\n#define regCM0_CM_GAMCOR_RAMA_END_CNTL1_G_BASE_IDX                                                      2\n#define regCM0_CM_GAMCOR_RAMA_END_CNTL2_G                                                               0x0d4d\n#define regCM0_CM_GAMCOR_RAMA_END_CNTL2_G_BASE_IDX                                                      2\n#define regCM0_CM_GAMCOR_RAMA_END_CNTL1_R                                                               0x0d4e\n#define regCM0_CM_GAMCOR_RAMA_END_CNTL1_R_BASE_IDX                                                      2\n#define regCM0_CM_GAMCOR_RAMA_END_CNTL2_R                                                               0x0d4f\n#define regCM0_CM_GAMCOR_RAMA_END_CNTL2_R_BASE_IDX                                                      2\n#define regCM0_CM_GAMCOR_RAMA_OFFSET_B                                                                  0x0d50\n#define regCM0_CM_GAMCOR_RAMA_OFFSET_B_BASE_IDX                                                         2\n#define regCM0_CM_GAMCOR_RAMA_OFFSET_G                                                                  0x0d51\n#define regCM0_CM_GAMCOR_RAMA_OFFSET_G_BASE_IDX                                                         2\n#define regCM0_CM_GAMCOR_RAMA_OFFSET_R                                                                  0x0d52\n#define regCM0_CM_GAMCOR_RAMA_OFFSET_R_BASE_IDX                                                         2\n#define regCM0_CM_GAMCOR_RAMA_REGION_0_1                                                                0x0d53\n#define regCM0_CM_GAMCOR_RAMA_REGION_0_1_BASE_IDX                                                       2\n#define regCM0_CM_GAMCOR_RAMA_REGION_2_3                                                                0x0d54\n#define regCM0_CM_GAMCOR_RAMA_REGION_2_3_BASE_IDX                                                       2\n#define regCM0_CM_GAMCOR_RAMA_REGION_4_5                                                                0x0d55\n#define regCM0_CM_GAMCOR_RAMA_REGION_4_5_BASE_IDX                                                       2\n#define regCM0_CM_GAMCOR_RAMA_REGION_6_7                                                                0x0d56\n#define regCM0_CM_GAMCOR_RAMA_REGION_6_7_BASE_IDX                                                       2\n#define regCM0_CM_GAMCOR_RAMA_REGION_8_9                                                                0x0d57\n#define regCM0_CM_GAMCOR_RAMA_REGION_8_9_BASE_IDX                                                       2\n#define regCM0_CM_GAMCOR_RAMA_REGION_10_11                                                              0x0d58\n#define regCM0_CM_GAMCOR_RAMA_REGION_10_11_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMA_REGION_12_13                                                              0x0d59\n#define regCM0_CM_GAMCOR_RAMA_REGION_12_13_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMA_REGION_14_15                                                              0x0d5a\n#define regCM0_CM_GAMCOR_RAMA_REGION_14_15_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMA_REGION_16_17                                                              0x0d5b\n#define regCM0_CM_GAMCOR_RAMA_REGION_16_17_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMA_REGION_18_19                                                              0x0d5c\n#define regCM0_CM_GAMCOR_RAMA_REGION_18_19_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMA_REGION_20_21                                                              0x0d5d\n#define regCM0_CM_GAMCOR_RAMA_REGION_20_21_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMA_REGION_22_23                                                              0x0d5e\n#define regCM0_CM_GAMCOR_RAMA_REGION_22_23_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMA_REGION_24_25                                                              0x0d5f\n#define regCM0_CM_GAMCOR_RAMA_REGION_24_25_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMA_REGION_26_27                                                              0x0d60\n#define regCM0_CM_GAMCOR_RAMA_REGION_26_27_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMA_REGION_28_29                                                              0x0d61\n#define regCM0_CM_GAMCOR_RAMA_REGION_28_29_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMA_REGION_30_31                                                              0x0d62\n#define regCM0_CM_GAMCOR_RAMA_REGION_30_31_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMA_REGION_32_33                                                              0x0d63\n#define regCM0_CM_GAMCOR_RAMA_REGION_32_33_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMB_START_CNTL_B                                                              0x0d64\n#define regCM0_CM_GAMCOR_RAMB_START_CNTL_B_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMB_START_CNTL_G                                                              0x0d65\n#define regCM0_CM_GAMCOR_RAMB_START_CNTL_G_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMB_START_CNTL_R                                                              0x0d66\n#define regCM0_CM_GAMCOR_RAMB_START_CNTL_R_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B                                                        0x0d67\n#define regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                               2\n#define regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G                                                        0x0d68\n#define regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                               2\n#define regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R                                                        0x0d69\n#define regCM0_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                               2\n#define regCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_B                                                         0x0d6a\n#define regCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_B_BASE_IDX                                                2\n#define regCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_G                                                         0x0d6b\n#define regCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_G_BASE_IDX                                                2\n#define regCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_R                                                         0x0d6c\n#define regCM0_CM_GAMCOR_RAMB_START_BASE_CNTL_R_BASE_IDX                                                2\n#define regCM0_CM_GAMCOR_RAMB_END_CNTL1_B                                                               0x0d6d\n#define regCM0_CM_GAMCOR_RAMB_END_CNTL1_B_BASE_IDX                                                      2\n#define regCM0_CM_GAMCOR_RAMB_END_CNTL2_B                                                               0x0d6e\n#define regCM0_CM_GAMCOR_RAMB_END_CNTL2_B_BASE_IDX                                                      2\n#define regCM0_CM_GAMCOR_RAMB_END_CNTL1_G                                                               0x0d6f\n#define regCM0_CM_GAMCOR_RAMB_END_CNTL1_G_BASE_IDX                                                      2\n#define regCM0_CM_GAMCOR_RAMB_END_CNTL2_G                                                               0x0d70\n#define regCM0_CM_GAMCOR_RAMB_END_CNTL2_G_BASE_IDX                                                      2\n#define regCM0_CM_GAMCOR_RAMB_END_CNTL1_R                                                               0x0d71\n#define regCM0_CM_GAMCOR_RAMB_END_CNTL1_R_BASE_IDX                                                      2\n#define regCM0_CM_GAMCOR_RAMB_END_CNTL2_R                                                               0x0d72\n#define regCM0_CM_GAMCOR_RAMB_END_CNTL2_R_BASE_IDX                                                      2\n#define regCM0_CM_GAMCOR_RAMB_OFFSET_B                                                                  0x0d73\n#define regCM0_CM_GAMCOR_RAMB_OFFSET_B_BASE_IDX                                                         2\n#define regCM0_CM_GAMCOR_RAMB_OFFSET_G                                                                  0x0d74\n#define regCM0_CM_GAMCOR_RAMB_OFFSET_G_BASE_IDX                                                         2\n#define regCM0_CM_GAMCOR_RAMB_OFFSET_R                                                                  0x0d75\n#define regCM0_CM_GAMCOR_RAMB_OFFSET_R_BASE_IDX                                                         2\n#define regCM0_CM_GAMCOR_RAMB_REGION_0_1                                                                0x0d76\n#define regCM0_CM_GAMCOR_RAMB_REGION_0_1_BASE_IDX                                                       2\n#define regCM0_CM_GAMCOR_RAMB_REGION_2_3                                                                0x0d77\n#define regCM0_CM_GAMCOR_RAMB_REGION_2_3_BASE_IDX                                                       2\n#define regCM0_CM_GAMCOR_RAMB_REGION_4_5                                                                0x0d78\n#define regCM0_CM_GAMCOR_RAMB_REGION_4_5_BASE_IDX                                                       2\n#define regCM0_CM_GAMCOR_RAMB_REGION_6_7                                                                0x0d79\n#define regCM0_CM_GAMCOR_RAMB_REGION_6_7_BASE_IDX                                                       2\n#define regCM0_CM_GAMCOR_RAMB_REGION_8_9                                                                0x0d7a\n#define regCM0_CM_GAMCOR_RAMB_REGION_8_9_BASE_IDX                                                       2\n#define regCM0_CM_GAMCOR_RAMB_REGION_10_11                                                              0x0d7b\n#define regCM0_CM_GAMCOR_RAMB_REGION_10_11_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMB_REGION_12_13                                                              0x0d7c\n#define regCM0_CM_GAMCOR_RAMB_REGION_12_13_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMB_REGION_14_15                                                              0x0d7d\n#define regCM0_CM_GAMCOR_RAMB_REGION_14_15_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMB_REGION_16_17                                                              0x0d7e\n#define regCM0_CM_GAMCOR_RAMB_REGION_16_17_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMB_REGION_18_19                                                              0x0d7f\n#define regCM0_CM_GAMCOR_RAMB_REGION_18_19_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMB_REGION_20_21                                                              0x0d80\n#define regCM0_CM_GAMCOR_RAMB_REGION_20_21_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMB_REGION_22_23                                                              0x0d81\n#define regCM0_CM_GAMCOR_RAMB_REGION_22_23_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMB_REGION_24_25                                                              0x0d82\n#define regCM0_CM_GAMCOR_RAMB_REGION_24_25_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMB_REGION_26_27                                                              0x0d83\n#define regCM0_CM_GAMCOR_RAMB_REGION_26_27_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMB_REGION_28_29                                                              0x0d84\n#define regCM0_CM_GAMCOR_RAMB_REGION_28_29_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMB_REGION_30_31                                                              0x0d85\n#define regCM0_CM_GAMCOR_RAMB_REGION_30_31_BASE_IDX                                                     2\n#define regCM0_CM_GAMCOR_RAMB_REGION_32_33                                                              0x0d86\n#define regCM0_CM_GAMCOR_RAMB_REGION_32_33_BASE_IDX                                                     2\n#define regCM0_CM_BLNDGAM_CONTROL                                                                       0x0d87\n#define regCM0_CM_BLNDGAM_CONTROL_BASE_IDX                                                              2\n#define regCM0_CM_BLNDGAM_LUT_INDEX                                                                     0x0d88\n#define regCM0_CM_BLNDGAM_LUT_INDEX_BASE_IDX                                                            2\n#define regCM0_CM_BLNDGAM_LUT_DATA                                                                      0x0d89\n#define regCM0_CM_BLNDGAM_LUT_DATA_BASE_IDX                                                             2\n#define regCM0_CM_BLNDGAM_LUT_CONTROL                                                                   0x0d8a\n#define regCM0_CM_BLNDGAM_LUT_CONTROL_BASE_IDX                                                          2\n#define regCM0_CM_BLNDGAM_RAMA_START_CNTL_B                                                             0x0d8b\n#define regCM0_CM_BLNDGAM_RAMA_START_CNTL_B_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMA_START_CNTL_G                                                             0x0d8c\n#define regCM0_CM_BLNDGAM_RAMA_START_CNTL_G_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMA_START_CNTL_R                                                             0x0d8d\n#define regCM0_CM_BLNDGAM_RAMA_START_CNTL_R_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_B                                                       0x0d8e\n#define regCM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                              2\n#define regCM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_G                                                       0x0d8f\n#define regCM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                              2\n#define regCM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R                                                       0x0d90\n#define regCM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                              2\n#define regCM0_CM_BLNDGAM_RAMA_START_BASE_CNTL_B                                                        0x0d91\n#define regCM0_CM_BLNDGAM_RAMA_START_BASE_CNTL_B_BASE_IDX                                               2\n#define regCM0_CM_BLNDGAM_RAMA_START_BASE_CNTL_G                                                        0x0d92\n#define regCM0_CM_BLNDGAM_RAMA_START_BASE_CNTL_G_BASE_IDX                                               2\n#define regCM0_CM_BLNDGAM_RAMA_START_BASE_CNTL_R                                                        0x0d93\n#define regCM0_CM_BLNDGAM_RAMA_START_BASE_CNTL_R_BASE_IDX                                               2\n#define regCM0_CM_BLNDGAM_RAMA_END_CNTL1_B                                                              0x0d94\n#define regCM0_CM_BLNDGAM_RAMA_END_CNTL1_B_BASE_IDX                                                     2\n#define regCM0_CM_BLNDGAM_RAMA_END_CNTL2_B                                                              0x0d95\n#define regCM0_CM_BLNDGAM_RAMA_END_CNTL2_B_BASE_IDX                                                     2\n#define regCM0_CM_BLNDGAM_RAMA_END_CNTL1_G                                                              0x0d96\n#define regCM0_CM_BLNDGAM_RAMA_END_CNTL1_G_BASE_IDX                                                     2\n#define regCM0_CM_BLNDGAM_RAMA_END_CNTL2_G                                                              0x0d97\n#define regCM0_CM_BLNDGAM_RAMA_END_CNTL2_G_BASE_IDX                                                     2\n#define regCM0_CM_BLNDGAM_RAMA_END_CNTL1_R                                                              0x0d98\n#define regCM0_CM_BLNDGAM_RAMA_END_CNTL1_R_BASE_IDX                                                     2\n#define regCM0_CM_BLNDGAM_RAMA_END_CNTL2_R                                                              0x0d99\n#define regCM0_CM_BLNDGAM_RAMA_END_CNTL2_R_BASE_IDX                                                     2\n#define regCM0_CM_BLNDGAM_RAMA_OFFSET_B                                                                 0x0d9a\n#define regCM0_CM_BLNDGAM_RAMA_OFFSET_B_BASE_IDX                                                        2\n#define regCM0_CM_BLNDGAM_RAMA_OFFSET_G                                                                 0x0d9b\n#define regCM0_CM_BLNDGAM_RAMA_OFFSET_G_BASE_IDX                                                        2\n#define regCM0_CM_BLNDGAM_RAMA_OFFSET_R                                                                 0x0d9c\n#define regCM0_CM_BLNDGAM_RAMA_OFFSET_R_BASE_IDX                                                        2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_0_1                                                               0x0d9d\n#define regCM0_CM_BLNDGAM_RAMA_REGION_0_1_BASE_IDX                                                      2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_2_3                                                               0x0d9e\n#define regCM0_CM_BLNDGAM_RAMA_REGION_2_3_BASE_IDX                                                      2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_4_5                                                               0x0d9f\n#define regCM0_CM_BLNDGAM_RAMA_REGION_4_5_BASE_IDX                                                      2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_6_7                                                               0x0da0\n#define regCM0_CM_BLNDGAM_RAMA_REGION_6_7_BASE_IDX                                                      2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_8_9                                                               0x0da1\n#define regCM0_CM_BLNDGAM_RAMA_REGION_8_9_BASE_IDX                                                      2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_10_11                                                             0x0da2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_10_11_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_12_13                                                             0x0da3\n#define regCM0_CM_BLNDGAM_RAMA_REGION_12_13_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_14_15                                                             0x0da4\n#define regCM0_CM_BLNDGAM_RAMA_REGION_14_15_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_16_17                                                             0x0da5\n#define regCM0_CM_BLNDGAM_RAMA_REGION_16_17_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_18_19                                                             0x0da6\n#define regCM0_CM_BLNDGAM_RAMA_REGION_18_19_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_20_21                                                             0x0da7\n#define regCM0_CM_BLNDGAM_RAMA_REGION_20_21_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_22_23                                                             0x0da8\n#define regCM0_CM_BLNDGAM_RAMA_REGION_22_23_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_24_25                                                             0x0da9\n#define regCM0_CM_BLNDGAM_RAMA_REGION_24_25_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_26_27                                                             0x0daa\n#define regCM0_CM_BLNDGAM_RAMA_REGION_26_27_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_28_29                                                             0x0dab\n#define regCM0_CM_BLNDGAM_RAMA_REGION_28_29_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_30_31                                                             0x0dac\n#define regCM0_CM_BLNDGAM_RAMA_REGION_30_31_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMA_REGION_32_33                                                             0x0dad\n#define regCM0_CM_BLNDGAM_RAMA_REGION_32_33_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMB_START_CNTL_B                                                             0x0dae\n#define regCM0_CM_BLNDGAM_RAMB_START_CNTL_B_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMB_START_CNTL_G                                                             0x0daf\n#define regCM0_CM_BLNDGAM_RAMB_START_CNTL_G_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMB_START_CNTL_R                                                             0x0db0\n#define regCM0_CM_BLNDGAM_RAMB_START_CNTL_R_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_B                                                       0x0db1\n#define regCM0_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                              2\n#define regCM0_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_G                                                       0x0db2\n#define regCM0_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                              2\n#define regCM0_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_R                                                       0x0db3\n#define regCM0_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                              2\n#define regCM0_CM_BLNDGAM_RAMB_START_BASE_CNTL_B                                                        0x0db4\n#define regCM0_CM_BLNDGAM_RAMB_START_BASE_CNTL_B_BASE_IDX                                               2\n#define regCM0_CM_BLNDGAM_RAMB_START_BASE_CNTL_G                                                        0x0db5\n#define regCM0_CM_BLNDGAM_RAMB_START_BASE_CNTL_G_BASE_IDX                                               2\n#define regCM0_CM_BLNDGAM_RAMB_START_BASE_CNTL_R                                                        0x0db6\n#define regCM0_CM_BLNDGAM_RAMB_START_BASE_CNTL_R_BASE_IDX                                               2\n#define regCM0_CM_BLNDGAM_RAMB_END_CNTL1_B                                                              0x0db7\n#define regCM0_CM_BLNDGAM_RAMB_END_CNTL1_B_BASE_IDX                                                     2\n#define regCM0_CM_BLNDGAM_RAMB_END_CNTL2_B                                                              0x0db8\n#define regCM0_CM_BLNDGAM_RAMB_END_CNTL2_B_BASE_IDX                                                     2\n#define regCM0_CM_BLNDGAM_RAMB_END_CNTL1_G                                                              0x0db9\n#define regCM0_CM_BLNDGAM_RAMB_END_CNTL1_G_BASE_IDX                                                     2\n#define regCM0_CM_BLNDGAM_RAMB_END_CNTL2_G                                                              0x0dba\n#define regCM0_CM_BLNDGAM_RAMB_END_CNTL2_G_BASE_IDX                                                     2\n#define regCM0_CM_BLNDGAM_RAMB_END_CNTL1_R                                                              0x0dbb\n#define regCM0_CM_BLNDGAM_RAMB_END_CNTL1_R_BASE_IDX                                                     2\n#define regCM0_CM_BLNDGAM_RAMB_END_CNTL2_R                                                              0x0dbc\n#define regCM0_CM_BLNDGAM_RAMB_END_CNTL2_R_BASE_IDX                                                     2\n#define regCM0_CM_BLNDGAM_RAMB_OFFSET_B                                                                 0x0dbd\n#define regCM0_CM_BLNDGAM_RAMB_OFFSET_B_BASE_IDX                                                        2\n#define regCM0_CM_BLNDGAM_RAMB_OFFSET_G                                                                 0x0dbe\n#define regCM0_CM_BLNDGAM_RAMB_OFFSET_G_BASE_IDX                                                        2\n#define regCM0_CM_BLNDGAM_RAMB_OFFSET_R                                                                 0x0dbf\n#define regCM0_CM_BLNDGAM_RAMB_OFFSET_R_BASE_IDX                                                        2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_0_1                                                               0x0dc0\n#define regCM0_CM_BLNDGAM_RAMB_REGION_0_1_BASE_IDX                                                      2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_2_3                                                               0x0dc1\n#define regCM0_CM_BLNDGAM_RAMB_REGION_2_3_BASE_IDX                                                      2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_4_5                                                               0x0dc2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_4_5_BASE_IDX                                                      2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_6_7                                                               0x0dc3\n#define regCM0_CM_BLNDGAM_RAMB_REGION_6_7_BASE_IDX                                                      2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_8_9                                                               0x0dc4\n#define regCM0_CM_BLNDGAM_RAMB_REGION_8_9_BASE_IDX                                                      2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_10_11                                                             0x0dc5\n#define regCM0_CM_BLNDGAM_RAMB_REGION_10_11_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_12_13                                                             0x0dc6\n#define regCM0_CM_BLNDGAM_RAMB_REGION_12_13_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_14_15                                                             0x0dc7\n#define regCM0_CM_BLNDGAM_RAMB_REGION_14_15_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_16_17                                                             0x0dc8\n#define regCM0_CM_BLNDGAM_RAMB_REGION_16_17_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_18_19                                                             0x0dc9\n#define regCM0_CM_BLNDGAM_RAMB_REGION_18_19_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_20_21                                                             0x0dca\n#define regCM0_CM_BLNDGAM_RAMB_REGION_20_21_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_22_23                                                             0x0dcb\n#define regCM0_CM_BLNDGAM_RAMB_REGION_22_23_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_24_25                                                             0x0dcc\n#define regCM0_CM_BLNDGAM_RAMB_REGION_24_25_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_26_27                                                             0x0dcd\n#define regCM0_CM_BLNDGAM_RAMB_REGION_26_27_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_28_29                                                             0x0dce\n#define regCM0_CM_BLNDGAM_RAMB_REGION_28_29_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_30_31                                                             0x0dcf\n#define regCM0_CM_BLNDGAM_RAMB_REGION_30_31_BASE_IDX                                                    2\n#define regCM0_CM_BLNDGAM_RAMB_REGION_32_33                                                             0x0dd0\n#define regCM0_CM_BLNDGAM_RAMB_REGION_32_33_BASE_IDX                                                    2\n#define regCM0_CM_HDR_MULT_COEF                                                                         0x0dd1\n#define regCM0_CM_HDR_MULT_COEF_BASE_IDX                                                                2\n#define regCM0_CM_MEM_PWR_CTRL                                                                          0x0dd2\n#define regCM0_CM_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define regCM0_CM_MEM_PWR_STATUS                                                                        0x0dd3\n#define regCM0_CM_MEM_PWR_STATUS_BASE_IDX                                                               2\n#define regCM0_CM_DEALPHA                                                                               0x0dd5\n#define regCM0_CM_DEALPHA_BASE_IDX                                                                      2\n#define regCM0_CM_COEF_FORMAT                                                                           0x0dd6\n#define regCM0_CM_COEF_FORMAT_BASE_IDX                                                                  2\n#define regCM0_CM_SHAPER_CONTROL                                                                        0x0dd7\n#define regCM0_CM_SHAPER_CONTROL_BASE_IDX                                                               2\n#define regCM0_CM_SHAPER_OFFSET_R                                                                       0x0dd8\n#define regCM0_CM_SHAPER_OFFSET_R_BASE_IDX                                                              2\n#define regCM0_CM_SHAPER_OFFSET_G                                                                       0x0dd9\n#define regCM0_CM_SHAPER_OFFSET_G_BASE_IDX                                                              2\n#define regCM0_CM_SHAPER_OFFSET_B                                                                       0x0dda\n#define regCM0_CM_SHAPER_OFFSET_B_BASE_IDX                                                              2\n#define regCM0_CM_SHAPER_SCALE_R                                                                        0x0ddb\n#define regCM0_CM_SHAPER_SCALE_R_BASE_IDX                                                               2\n#define regCM0_CM_SHAPER_SCALE_G_B                                                                      0x0ddc\n#define regCM0_CM_SHAPER_SCALE_G_B_BASE_IDX                                                             2\n#define regCM0_CM_SHAPER_LUT_INDEX                                                                      0x0ddd\n#define regCM0_CM_SHAPER_LUT_INDEX_BASE_IDX                                                             2\n#define regCM0_CM_SHAPER_LUT_DATA                                                                       0x0dde\n#define regCM0_CM_SHAPER_LUT_DATA_BASE_IDX                                                              2\n#define regCM0_CM_SHAPER_LUT_WRITE_EN_MASK                                                              0x0ddf\n#define regCM0_CM_SHAPER_LUT_WRITE_EN_MASK_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMA_START_CNTL_B                                                              0x0de0\n#define regCM0_CM_SHAPER_RAMA_START_CNTL_B_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMA_START_CNTL_G                                                              0x0de1\n#define regCM0_CM_SHAPER_RAMA_START_CNTL_G_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMA_START_CNTL_R                                                              0x0de2\n#define regCM0_CM_SHAPER_RAMA_START_CNTL_R_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMA_END_CNTL_B                                                                0x0de3\n#define regCM0_CM_SHAPER_RAMA_END_CNTL_B_BASE_IDX                                                       2\n#define regCM0_CM_SHAPER_RAMA_END_CNTL_G                                                                0x0de4\n#define regCM0_CM_SHAPER_RAMA_END_CNTL_G_BASE_IDX                                                       2\n#define regCM0_CM_SHAPER_RAMA_END_CNTL_R                                                                0x0de5\n#define regCM0_CM_SHAPER_RAMA_END_CNTL_R_BASE_IDX                                                       2\n#define regCM0_CM_SHAPER_RAMA_REGION_0_1                                                                0x0de6\n#define regCM0_CM_SHAPER_RAMA_REGION_0_1_BASE_IDX                                                       2\n#define regCM0_CM_SHAPER_RAMA_REGION_2_3                                                                0x0de7\n#define regCM0_CM_SHAPER_RAMA_REGION_2_3_BASE_IDX                                                       2\n#define regCM0_CM_SHAPER_RAMA_REGION_4_5                                                                0x0de8\n#define regCM0_CM_SHAPER_RAMA_REGION_4_5_BASE_IDX                                                       2\n#define regCM0_CM_SHAPER_RAMA_REGION_6_7                                                                0x0de9\n#define regCM0_CM_SHAPER_RAMA_REGION_6_7_BASE_IDX                                                       2\n#define regCM0_CM_SHAPER_RAMA_REGION_8_9                                                                0x0dea\n#define regCM0_CM_SHAPER_RAMA_REGION_8_9_BASE_IDX                                                       2\n#define regCM0_CM_SHAPER_RAMA_REGION_10_11                                                              0x0deb\n#define regCM0_CM_SHAPER_RAMA_REGION_10_11_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMA_REGION_12_13                                                              0x0dec\n#define regCM0_CM_SHAPER_RAMA_REGION_12_13_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMA_REGION_14_15                                                              0x0ded\n#define regCM0_CM_SHAPER_RAMA_REGION_14_15_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMA_REGION_16_17                                                              0x0dee\n#define regCM0_CM_SHAPER_RAMA_REGION_16_17_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMA_REGION_18_19                                                              0x0def\n#define regCM0_CM_SHAPER_RAMA_REGION_18_19_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMA_REGION_20_21                                                              0x0df0\n#define regCM0_CM_SHAPER_RAMA_REGION_20_21_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMA_REGION_22_23                                                              0x0df1\n#define regCM0_CM_SHAPER_RAMA_REGION_22_23_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMA_REGION_24_25                                                              0x0df2\n#define regCM0_CM_SHAPER_RAMA_REGION_24_25_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMA_REGION_26_27                                                              0x0df3\n#define regCM0_CM_SHAPER_RAMA_REGION_26_27_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMA_REGION_28_29                                                              0x0df4\n#define regCM0_CM_SHAPER_RAMA_REGION_28_29_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMA_REGION_30_31                                                              0x0df5\n#define regCM0_CM_SHAPER_RAMA_REGION_30_31_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMA_REGION_32_33                                                              0x0df6\n#define regCM0_CM_SHAPER_RAMA_REGION_32_33_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMB_START_CNTL_B                                                              0x0df7\n#define regCM0_CM_SHAPER_RAMB_START_CNTL_B_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMB_START_CNTL_G                                                              0x0df8\n#define regCM0_CM_SHAPER_RAMB_START_CNTL_G_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMB_START_CNTL_R                                                              0x0df9\n#define regCM0_CM_SHAPER_RAMB_START_CNTL_R_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMB_END_CNTL_B                                                                0x0dfa\n#define regCM0_CM_SHAPER_RAMB_END_CNTL_B_BASE_IDX                                                       2\n#define regCM0_CM_SHAPER_RAMB_END_CNTL_G                                                                0x0dfb\n#define regCM0_CM_SHAPER_RAMB_END_CNTL_G_BASE_IDX                                                       2\n#define regCM0_CM_SHAPER_RAMB_END_CNTL_R                                                                0x0dfc\n#define regCM0_CM_SHAPER_RAMB_END_CNTL_R_BASE_IDX                                                       2\n#define regCM0_CM_SHAPER_RAMB_REGION_0_1                                                                0x0dfd\n#define regCM0_CM_SHAPER_RAMB_REGION_0_1_BASE_IDX                                                       2\n#define regCM0_CM_SHAPER_RAMB_REGION_2_3                                                                0x0dfe\n#define regCM0_CM_SHAPER_RAMB_REGION_2_3_BASE_IDX                                                       2\n#define regCM0_CM_SHAPER_RAMB_REGION_4_5                                                                0x0dff\n#define regCM0_CM_SHAPER_RAMB_REGION_4_5_BASE_IDX                                                       2\n#define regCM0_CM_SHAPER_RAMB_REGION_6_7                                                                0x0e00\n#define regCM0_CM_SHAPER_RAMB_REGION_6_7_BASE_IDX                                                       2\n#define regCM0_CM_SHAPER_RAMB_REGION_8_9                                                                0x0e01\n#define regCM0_CM_SHAPER_RAMB_REGION_8_9_BASE_IDX                                                       2\n#define regCM0_CM_SHAPER_RAMB_REGION_10_11                                                              0x0e02\n#define regCM0_CM_SHAPER_RAMB_REGION_10_11_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMB_REGION_12_13                                                              0x0e03\n#define regCM0_CM_SHAPER_RAMB_REGION_12_13_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMB_REGION_14_15                                                              0x0e04\n#define regCM0_CM_SHAPER_RAMB_REGION_14_15_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMB_REGION_16_17                                                              0x0e05\n#define regCM0_CM_SHAPER_RAMB_REGION_16_17_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMB_REGION_18_19                                                              0x0e06\n#define regCM0_CM_SHAPER_RAMB_REGION_18_19_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMB_REGION_20_21                                                              0x0e07\n#define regCM0_CM_SHAPER_RAMB_REGION_20_21_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMB_REGION_22_23                                                              0x0e08\n#define regCM0_CM_SHAPER_RAMB_REGION_22_23_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMB_REGION_24_25                                                              0x0e09\n#define regCM0_CM_SHAPER_RAMB_REGION_24_25_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMB_REGION_26_27                                                              0x0e0a\n#define regCM0_CM_SHAPER_RAMB_REGION_26_27_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMB_REGION_28_29                                                              0x0e0b\n#define regCM0_CM_SHAPER_RAMB_REGION_28_29_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMB_REGION_30_31                                                              0x0e0c\n#define regCM0_CM_SHAPER_RAMB_REGION_30_31_BASE_IDX                                                     2\n#define regCM0_CM_SHAPER_RAMB_REGION_32_33                                                              0x0e0d\n#define regCM0_CM_SHAPER_RAMB_REGION_32_33_BASE_IDX                                                     2\n#define regCM0_CM_MEM_PWR_CTRL2                                                                         0x0e0e\n#define regCM0_CM_MEM_PWR_CTRL2_BASE_IDX                                                                2\n#define regCM0_CM_MEM_PWR_STATUS2                                                                       0x0e0f\n#define regCM0_CM_MEM_PWR_STATUS2_BASE_IDX                                                              2\n#define regCM0_CM_3DLUT_MODE                                                                            0x0e10\n#define regCM0_CM_3DLUT_MODE_BASE_IDX                                                                   2\n#define regCM0_CM_3DLUT_INDEX                                                                           0x0e11\n#define regCM0_CM_3DLUT_INDEX_BASE_IDX                                                                  2\n#define regCM0_CM_3DLUT_DATA                                                                            0x0e12\n#define regCM0_CM_3DLUT_DATA_BASE_IDX                                                                   2\n#define regCM0_CM_3DLUT_DATA_30BIT                                                                      0x0e13\n#define regCM0_CM_3DLUT_DATA_30BIT_BASE_IDX                                                             2\n#define regCM0_CM_3DLUT_READ_WRITE_CONTROL                                                              0x0e14\n#define regCM0_CM_3DLUT_READ_WRITE_CONTROL_BASE_IDX                                                     2\n#define regCM0_CM_3DLUT_OUT_NORM_FACTOR                                                                 0x0e15\n#define regCM0_CM_3DLUT_OUT_NORM_FACTOR_BASE_IDX                                                        2\n#define regCM0_CM_3DLUT_OUT_OFFSET_R                                                                    0x0e16\n#define regCM0_CM_3DLUT_OUT_OFFSET_R_BASE_IDX                                                           2\n#define regCM0_CM_3DLUT_OUT_OFFSET_G                                                                    0x0e17\n#define regCM0_CM_3DLUT_OUT_OFFSET_G_BASE_IDX                                                           2\n#define regCM0_CM_3DLUT_OUT_OFFSET_B                                                                    0x0e18\n#define regCM0_CM_3DLUT_OUT_OFFSET_B_BASE_IDX                                                           2\n#define regCM0_CM_TEST_DEBUG_INDEX                                                                      0x0e19\n#define regCM0_CM_TEST_DEBUG_INDEX_BASE_IDX                                                             2\n#define regCM0_CM_TEST_DEBUG_DATA                                                                       0x0e1a\n#define regCM0_CM_TEST_DEBUG_DATA_BASE_IDX                                                              2\n\n\n\n\n#define regDPP_TOP0_DPP_CONTROL                                                                         0x0cc5\n#define regDPP_TOP0_DPP_CONTROL_BASE_IDX                                                                2\n#define regDPP_TOP0_DPP_SOFT_RESET                                                                      0x0cc6\n#define regDPP_TOP0_DPP_SOFT_RESET_BASE_IDX                                                             2\n#define regDPP_TOP0_DPP_CRC_VAL_R_G                                                                     0x0cc7\n#define regDPP_TOP0_DPP_CRC_VAL_R_G_BASE_IDX                                                            2\n#define regDPP_TOP0_DPP_CRC_VAL_B_A                                                                     0x0cc8\n#define regDPP_TOP0_DPP_CRC_VAL_B_A_BASE_IDX                                                            2\n#define regDPP_TOP0_DPP_CRC_CTRL                                                                        0x0cc9\n#define regDPP_TOP0_DPP_CRC_CTRL_BASE_IDX                                                               2\n#define regDPP_TOP0_HOST_READ_CONTROL                                                                   0x0cca\n#define regDPP_TOP0_HOST_READ_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define regDC_PERFMON11_PERFCOUNTER_CNTL                                                                0x0e24\n#define regDC_PERFMON11_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define regDC_PERFMON11_PERFCOUNTER_CNTL2                                                               0x0e25\n#define regDC_PERFMON11_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define regDC_PERFMON11_PERFCOUNTER_STATE                                                               0x0e26\n#define regDC_PERFMON11_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define regDC_PERFMON11_PERFMON_CNTL                                                                    0x0e27\n#define regDC_PERFMON11_PERFMON_CNTL_BASE_IDX                                                           2\n#define regDC_PERFMON11_PERFMON_CNTL2                                                                   0x0e28\n#define regDC_PERFMON11_PERFMON_CNTL2_BASE_IDX                                                          2\n#define regDC_PERFMON11_PERFMON_CVALUE_INT_MISC                                                         0x0e29\n#define regDC_PERFMON11_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define regDC_PERFMON11_PERFMON_CVALUE_LOW                                                              0x0e2a\n#define regDC_PERFMON11_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define regDC_PERFMON11_PERFMON_HI                                                                      0x0e2b\n#define regDC_PERFMON11_PERFMON_HI_BASE_IDX                                                             2\n#define regDC_PERFMON11_PERFMON_LOW                                                                     0x0e2c\n#define regDC_PERFMON11_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define regCNVC_CFG1_CNVC_SURFACE_PIXEL_FORMAT                                                          0x0e3a\n#define regCNVC_CFG1_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX                                                 2\n#define regCNVC_CFG1_FORMAT_CONTROL                                                                     0x0e3b\n#define regCNVC_CFG1_FORMAT_CONTROL_BASE_IDX                                                            2\n#define regCNVC_CFG1_FCNV_FP_BIAS_R                                                                     0x0e3c\n#define regCNVC_CFG1_FCNV_FP_BIAS_R_BASE_IDX                                                            2\n#define regCNVC_CFG1_FCNV_FP_BIAS_G                                                                     0x0e3d\n#define regCNVC_CFG1_FCNV_FP_BIAS_G_BASE_IDX                                                            2\n#define regCNVC_CFG1_FCNV_FP_BIAS_B                                                                     0x0e3e\n#define regCNVC_CFG1_FCNV_FP_BIAS_B_BASE_IDX                                                            2\n#define regCNVC_CFG1_FCNV_FP_SCALE_R                                                                    0x0e3f\n#define regCNVC_CFG1_FCNV_FP_SCALE_R_BASE_IDX                                                           2\n#define regCNVC_CFG1_FCNV_FP_SCALE_G                                                                    0x0e40\n#define regCNVC_CFG1_FCNV_FP_SCALE_G_BASE_IDX                                                           2\n#define regCNVC_CFG1_FCNV_FP_SCALE_B                                                                    0x0e41\n#define regCNVC_CFG1_FCNV_FP_SCALE_B_BASE_IDX                                                           2\n#define regCNVC_CFG1_COLOR_KEYER_CONTROL                                                                0x0e42\n#define regCNVC_CFG1_COLOR_KEYER_CONTROL_BASE_IDX                                                       2\n#define regCNVC_CFG1_COLOR_KEYER_ALPHA                                                                  0x0e43\n#define regCNVC_CFG1_COLOR_KEYER_ALPHA_BASE_IDX                                                         2\n#define regCNVC_CFG1_COLOR_KEYER_RED                                                                    0x0e44\n#define regCNVC_CFG1_COLOR_KEYER_RED_BASE_IDX                                                           2\n#define regCNVC_CFG1_COLOR_KEYER_GREEN                                                                  0x0e45\n#define regCNVC_CFG1_COLOR_KEYER_GREEN_BASE_IDX                                                         2\n#define regCNVC_CFG1_COLOR_KEYER_BLUE                                                                   0x0e46\n#define regCNVC_CFG1_COLOR_KEYER_BLUE_BASE_IDX                                                          2\n#define regCNVC_CFG1_ALPHA_2BIT_LUT                                                                     0x0e48\n#define regCNVC_CFG1_ALPHA_2BIT_LUT_BASE_IDX                                                            2\n#define regCNVC_CFG1_PRE_DEALPHA                                                                        0x0e49\n#define regCNVC_CFG1_PRE_DEALPHA_BASE_IDX                                                               2\n#define regCNVC_CFG1_PRE_CSC_MODE                                                                       0x0e4a\n#define regCNVC_CFG1_PRE_CSC_MODE_BASE_IDX                                                              2\n#define regCNVC_CFG1_PRE_CSC_C11_C12                                                                    0x0e4b\n#define regCNVC_CFG1_PRE_CSC_C11_C12_BASE_IDX                                                           2\n#define regCNVC_CFG1_PRE_CSC_C13_C14                                                                    0x0e4c\n#define regCNVC_CFG1_PRE_CSC_C13_C14_BASE_IDX                                                           2\n#define regCNVC_CFG1_PRE_CSC_C21_C22                                                                    0x0e4d\n#define regCNVC_CFG1_PRE_CSC_C21_C22_BASE_IDX                                                           2\n#define regCNVC_CFG1_PRE_CSC_C23_C24                                                                    0x0e4e\n#define regCNVC_CFG1_PRE_CSC_C23_C24_BASE_IDX                                                           2\n#define regCNVC_CFG1_PRE_CSC_C31_C32                                                                    0x0e4f\n#define regCNVC_CFG1_PRE_CSC_C31_C32_BASE_IDX                                                           2\n#define regCNVC_CFG1_PRE_CSC_C33_C34                                                                    0x0e50\n#define regCNVC_CFG1_PRE_CSC_C33_C34_BASE_IDX                                                           2\n#define regCNVC_CFG1_PRE_CSC_B_C11_C12                                                                  0x0e51\n#define regCNVC_CFG1_PRE_CSC_B_C11_C12_BASE_IDX                                                         2\n#define regCNVC_CFG1_PRE_CSC_B_C13_C14                                                                  0x0e52\n#define regCNVC_CFG1_PRE_CSC_B_C13_C14_BASE_IDX                                                         2\n#define regCNVC_CFG1_PRE_CSC_B_C21_C22                                                                  0x0e53\n#define regCNVC_CFG1_PRE_CSC_B_C21_C22_BASE_IDX                                                         2\n#define regCNVC_CFG1_PRE_CSC_B_C23_C24                                                                  0x0e54\n#define regCNVC_CFG1_PRE_CSC_B_C23_C24_BASE_IDX                                                         2\n#define regCNVC_CFG1_PRE_CSC_B_C31_C32                                                                  0x0e55\n#define regCNVC_CFG1_PRE_CSC_B_C31_C32_BASE_IDX                                                         2\n#define regCNVC_CFG1_PRE_CSC_B_C33_C34                                                                  0x0e56\n#define regCNVC_CFG1_PRE_CSC_B_C33_C34_BASE_IDX                                                         2\n#define regCNVC_CFG1_CNVC_COEF_FORMAT                                                                   0x0e57\n#define regCNVC_CFG1_CNVC_COEF_FORMAT_BASE_IDX                                                          2\n#define regCNVC_CFG1_PRE_DEGAM                                                                          0x0e58\n#define regCNVC_CFG1_PRE_DEGAM_BASE_IDX                                                                 2\n#define regCNVC_CFG1_PRE_REALPHA                                                                        0x0e59\n#define regCNVC_CFG1_PRE_REALPHA_BASE_IDX                                                               2\n\n\n\n\n#define regCNVC_CUR1_CURSOR0_CONTROL                                                                    0x0e5c\n#define regCNVC_CUR1_CURSOR0_CONTROL_BASE_IDX                                                           2\n#define regCNVC_CUR1_CURSOR0_COLOR0                                                                     0x0e5d\n#define regCNVC_CUR1_CURSOR0_COLOR0_BASE_IDX                                                            2\n#define regCNVC_CUR1_CURSOR0_COLOR1                                                                     0x0e5e\n#define regCNVC_CUR1_CURSOR0_COLOR1_BASE_IDX                                                            2\n#define regCNVC_CUR1_CURSOR0_FP_SCALE_BIAS                                                              0x0e5f\n#define regCNVC_CUR1_CURSOR0_FP_SCALE_BIAS_BASE_IDX                                                     2\n\n\n\n\n#define regDSCL1_SCL_COEF_RAM_TAP_SELECT                                                                0x0e64\n#define regDSCL1_SCL_COEF_RAM_TAP_SELECT_BASE_IDX                                                       2\n#define regDSCL1_SCL_COEF_RAM_TAP_DATA                                                                  0x0e65\n#define regDSCL1_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                         2\n#define regDSCL1_SCL_MODE                                                                               0x0e66\n#define regDSCL1_SCL_MODE_BASE_IDX                                                                      2\n#define regDSCL1_SCL_TAP_CONTROL                                                                        0x0e67\n#define regDSCL1_SCL_TAP_CONTROL_BASE_IDX                                                               2\n#define regDSCL1_DSCL_CONTROL                                                                           0x0e68\n#define regDSCL1_DSCL_CONTROL_BASE_IDX                                                                  2\n#define regDSCL1_DSCL_2TAP_CONTROL                                                                      0x0e69\n#define regDSCL1_DSCL_2TAP_CONTROL_BASE_IDX                                                             2\n#define regDSCL1_SCL_MANUAL_REPLICATE_CONTROL                                                           0x0e6a\n#define regDSCL1_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                  2\n#define regDSCL1_SCL_HORZ_FILTER_SCALE_RATIO                                                            0x0e6b\n#define regDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define regDSCL1_SCL_HORZ_FILTER_INIT                                                                   0x0e6c\n#define regDSCL1_SCL_HORZ_FILTER_INIT_BASE_IDX                                                          2\n#define regDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_C                                                          0x0e6d\n#define regDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define regDSCL1_SCL_HORZ_FILTER_INIT_C                                                                 0x0e6e\n#define regDSCL1_SCL_HORZ_FILTER_INIT_C_BASE_IDX                                                        2\n#define regDSCL1_SCL_VERT_FILTER_SCALE_RATIO                                                            0x0e6f\n#define regDSCL1_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define regDSCL1_SCL_VERT_FILTER_INIT                                                                   0x0e70\n#define regDSCL1_SCL_VERT_FILTER_INIT_BASE_IDX                                                          2\n#define regDSCL1_SCL_VERT_FILTER_INIT_BOT                                                               0x0e71\n#define regDSCL1_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                      2\n#define regDSCL1_SCL_VERT_FILTER_SCALE_RATIO_C                                                          0x0e72\n#define regDSCL1_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define regDSCL1_SCL_VERT_FILTER_INIT_C                                                                 0x0e73\n#define regDSCL1_SCL_VERT_FILTER_INIT_C_BASE_IDX                                                        2\n#define regDSCL1_SCL_VERT_FILTER_INIT_BOT_C                                                             0x0e74\n#define regDSCL1_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                    2\n#define regDSCL1_SCL_BLACK_COLOR                                                                        0x0e75\n#define regDSCL1_SCL_BLACK_COLOR_BASE_IDX                                                               2\n#define regDSCL1_DSCL_UPDATE                                                                            0x0e76\n#define regDSCL1_DSCL_UPDATE_BASE_IDX                                                                   2\n#define regDSCL1_DSCL_AUTOCAL                                                                           0x0e77\n#define regDSCL1_DSCL_AUTOCAL_BASE_IDX                                                                  2\n#define regDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT                                                           0x0e78\n#define regDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2\n#define regDSCL1_DSCL_EXT_OVERSCAN_TOP_BOTTOM                                                           0x0e79\n#define regDSCL1_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2\n#define regDSCL1_OTG_H_BLANK                                                                            0x0e7a\n#define regDSCL1_OTG_H_BLANK_BASE_IDX                                                                   2\n#define regDSCL1_OTG_V_BLANK                                                                            0x0e7b\n#define regDSCL1_OTG_V_BLANK_BASE_IDX                                                                   2\n#define regDSCL1_RECOUT_START                                                                           0x0e7c\n#define regDSCL1_RECOUT_START_BASE_IDX                                                                  2\n#define regDSCL1_RECOUT_SIZE                                                                            0x0e7d\n#define regDSCL1_RECOUT_SIZE_BASE_IDX                                                                   2\n#define regDSCL1_MPC_SIZE                                                                               0x0e7e\n#define regDSCL1_MPC_SIZE_BASE_IDX                                                                      2\n#define regDSCL1_LB_DATA_FORMAT                                                                         0x0e7f\n#define regDSCL1_LB_DATA_FORMAT_BASE_IDX                                                                2\n#define regDSCL1_LB_MEMORY_CTRL                                                                         0x0e80\n#define regDSCL1_LB_MEMORY_CTRL_BASE_IDX                                                                2\n#define regDSCL1_LB_V_COUNTER                                                                           0x0e81\n#define regDSCL1_LB_V_COUNTER_BASE_IDX                                                                  2\n#define regDSCL1_DSCL_MEM_PWR_CTRL                                                                      0x0e82\n#define regDSCL1_DSCL_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define regDSCL1_DSCL_MEM_PWR_STATUS                                                                    0x0e83\n#define regDSCL1_DSCL_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define regDSCL1_OBUF_CONTROL                                                                           0x0e84\n#define regDSCL1_OBUF_CONTROL_BASE_IDX                                                                  2\n#define regDSCL1_OBUF_MEM_PWR_CTRL                                                                      0x0e85\n#define regDSCL1_OBUF_MEM_PWR_CTRL_BASE_IDX                                                             2\n\n\n\n\n#define regCM1_CM_CONTROL                                                                               0x0e8b\n#define regCM1_CM_CONTROL_BASE_IDX                                                                      2\n#define regCM1_CM_POST_CSC_CONTROL                                                                      0x0e8c\n#define regCM1_CM_POST_CSC_CONTROL_BASE_IDX                                                             2\n#define regCM1_CM_POST_CSC_C11_C12                                                                      0x0e8d\n#define regCM1_CM_POST_CSC_C11_C12_BASE_IDX                                                             2\n#define regCM1_CM_POST_CSC_C13_C14                                                                      0x0e8e\n#define regCM1_CM_POST_CSC_C13_C14_BASE_IDX                                                             2\n#define regCM1_CM_POST_CSC_C21_C22                                                                      0x0e8f\n#define regCM1_CM_POST_CSC_C21_C22_BASE_IDX                                                             2\n#define regCM1_CM_POST_CSC_C23_C24                                                                      0x0e90\n#define regCM1_CM_POST_CSC_C23_C24_BASE_IDX                                                             2\n#define regCM1_CM_POST_CSC_C31_C32                                                                      0x0e91\n#define regCM1_CM_POST_CSC_C31_C32_BASE_IDX                                                             2\n#define regCM1_CM_POST_CSC_C33_C34                                                                      0x0e92\n#define regCM1_CM_POST_CSC_C33_C34_BASE_IDX                                                             2\n#define regCM1_CM_POST_CSC_B_C11_C12                                                                    0x0e93\n#define regCM1_CM_POST_CSC_B_C11_C12_BASE_IDX                                                           2\n#define regCM1_CM_POST_CSC_B_C13_C14                                                                    0x0e94\n#define regCM1_CM_POST_CSC_B_C13_C14_BASE_IDX                                                           2\n#define regCM1_CM_POST_CSC_B_C21_C22                                                                    0x0e95\n#define regCM1_CM_POST_CSC_B_C21_C22_BASE_IDX                                                           2\n#define regCM1_CM_POST_CSC_B_C23_C24                                                                    0x0e96\n#define regCM1_CM_POST_CSC_B_C23_C24_BASE_IDX                                                           2\n#define regCM1_CM_POST_CSC_B_C31_C32                                                                    0x0e97\n#define regCM1_CM_POST_CSC_B_C31_C32_BASE_IDX                                                           2\n#define regCM1_CM_POST_CSC_B_C33_C34                                                                    0x0e98\n#define regCM1_CM_POST_CSC_B_C33_C34_BASE_IDX                                                           2\n#define regCM1_CM_GAMUT_REMAP_CONTROL                                                                   0x0e99\n#define regCM1_CM_GAMUT_REMAP_CONTROL_BASE_IDX                                                          2\n#define regCM1_CM_GAMUT_REMAP_C11_C12                                                                   0x0e9a\n#define regCM1_CM_GAMUT_REMAP_C11_C12_BASE_IDX                                                          2\n#define regCM1_CM_GAMUT_REMAP_C13_C14                                                                   0x0e9b\n#define regCM1_CM_GAMUT_REMAP_C13_C14_BASE_IDX                                                          2\n#define regCM1_CM_GAMUT_REMAP_C21_C22                                                                   0x0e9c\n#define regCM1_CM_GAMUT_REMAP_C21_C22_BASE_IDX                                                          2\n#define regCM1_CM_GAMUT_REMAP_C23_C24                                                                   0x0e9d\n#define regCM1_CM_GAMUT_REMAP_C23_C24_BASE_IDX                                                          2\n#define regCM1_CM_GAMUT_REMAP_C31_C32                                                                   0x0e9e\n#define regCM1_CM_GAMUT_REMAP_C31_C32_BASE_IDX                                                          2\n#define regCM1_CM_GAMUT_REMAP_C33_C34                                                                   0x0e9f\n#define regCM1_CM_GAMUT_REMAP_C33_C34_BASE_IDX                                                          2\n#define regCM1_CM_GAMUT_REMAP_B_C11_C12                                                                 0x0ea0\n#define regCM1_CM_GAMUT_REMAP_B_C11_C12_BASE_IDX                                                        2\n#define regCM1_CM_GAMUT_REMAP_B_C13_C14                                                                 0x0ea1\n#define regCM1_CM_GAMUT_REMAP_B_C13_C14_BASE_IDX                                                        2\n#define regCM1_CM_GAMUT_REMAP_B_C21_C22                                                                 0x0ea2\n#define regCM1_CM_GAMUT_REMAP_B_C21_C22_BASE_IDX                                                        2\n#define regCM1_CM_GAMUT_REMAP_B_C23_C24                                                                 0x0ea3\n#define regCM1_CM_GAMUT_REMAP_B_C23_C24_BASE_IDX                                                        2\n#define regCM1_CM_GAMUT_REMAP_B_C31_C32                                                                 0x0ea4\n#define regCM1_CM_GAMUT_REMAP_B_C31_C32_BASE_IDX                                                        2\n#define regCM1_CM_GAMUT_REMAP_B_C33_C34                                                                 0x0ea5\n#define regCM1_CM_GAMUT_REMAP_B_C33_C34_BASE_IDX                                                        2\n#define regCM1_CM_BIAS_CR_R                                                                             0x0ea6\n#define regCM1_CM_BIAS_CR_R_BASE_IDX                                                                    2\n#define regCM1_CM_BIAS_Y_G_CB_B                                                                         0x0ea7\n#define regCM1_CM_BIAS_Y_G_CB_B_BASE_IDX                                                                2\n#define regCM1_CM_GAMCOR_CONTROL                                                                        0x0ea8\n#define regCM1_CM_GAMCOR_CONTROL_BASE_IDX                                                               2\n#define regCM1_CM_GAMCOR_LUT_INDEX                                                                      0x0ea9\n#define regCM1_CM_GAMCOR_LUT_INDEX_BASE_IDX                                                             2\n#define regCM1_CM_GAMCOR_LUT_DATA                                                                       0x0eaa\n#define regCM1_CM_GAMCOR_LUT_DATA_BASE_IDX                                                              2\n#define regCM1_CM_GAMCOR_LUT_CONTROL                                                                    0x0eab\n#define regCM1_CM_GAMCOR_LUT_CONTROL_BASE_IDX                                                           2\n#define regCM1_CM_GAMCOR_RAMA_START_CNTL_B                                                              0x0eac\n#define regCM1_CM_GAMCOR_RAMA_START_CNTL_B_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMA_START_CNTL_G                                                              0x0ead\n#define regCM1_CM_GAMCOR_RAMA_START_CNTL_G_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMA_START_CNTL_R                                                              0x0eae\n#define regCM1_CM_GAMCOR_RAMA_START_CNTL_R_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B                                                        0x0eaf\n#define regCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                               2\n#define regCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G                                                        0x0eb0\n#define regCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                               2\n#define regCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R                                                        0x0eb1\n#define regCM1_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                               2\n#define regCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_B                                                         0x0eb2\n#define regCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_B_BASE_IDX                                                2\n#define regCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_G                                                         0x0eb3\n#define regCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_G_BASE_IDX                                                2\n#define regCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_R                                                         0x0eb4\n#define regCM1_CM_GAMCOR_RAMA_START_BASE_CNTL_R_BASE_IDX                                                2\n#define regCM1_CM_GAMCOR_RAMA_END_CNTL1_B                                                               0x0eb5\n#define regCM1_CM_GAMCOR_RAMA_END_CNTL1_B_BASE_IDX                                                      2\n#define regCM1_CM_GAMCOR_RAMA_END_CNTL2_B                                                               0x0eb6\n#define regCM1_CM_GAMCOR_RAMA_END_CNTL2_B_BASE_IDX                                                      2\n#define regCM1_CM_GAMCOR_RAMA_END_CNTL1_G                                                               0x0eb7\n#define regCM1_CM_GAMCOR_RAMA_END_CNTL1_G_BASE_IDX                                                      2\n#define regCM1_CM_GAMCOR_RAMA_END_CNTL2_G                                                               0x0eb8\n#define regCM1_CM_GAMCOR_RAMA_END_CNTL2_G_BASE_IDX                                                      2\n#define regCM1_CM_GAMCOR_RAMA_END_CNTL1_R                                                               0x0eb9\n#define regCM1_CM_GAMCOR_RAMA_END_CNTL1_R_BASE_IDX                                                      2\n#define regCM1_CM_GAMCOR_RAMA_END_CNTL2_R                                                               0x0eba\n#define regCM1_CM_GAMCOR_RAMA_END_CNTL2_R_BASE_IDX                                                      2\n#define regCM1_CM_GAMCOR_RAMA_OFFSET_B                                                                  0x0ebb\n#define regCM1_CM_GAMCOR_RAMA_OFFSET_B_BASE_IDX                                                         2\n#define regCM1_CM_GAMCOR_RAMA_OFFSET_G                                                                  0x0ebc\n#define regCM1_CM_GAMCOR_RAMA_OFFSET_G_BASE_IDX                                                         2\n#define regCM1_CM_GAMCOR_RAMA_OFFSET_R                                                                  0x0ebd\n#define regCM1_CM_GAMCOR_RAMA_OFFSET_R_BASE_IDX                                                         2\n#define regCM1_CM_GAMCOR_RAMA_REGION_0_1                                                                0x0ebe\n#define regCM1_CM_GAMCOR_RAMA_REGION_0_1_BASE_IDX                                                       2\n#define regCM1_CM_GAMCOR_RAMA_REGION_2_3                                                                0x0ebf\n#define regCM1_CM_GAMCOR_RAMA_REGION_2_3_BASE_IDX                                                       2\n#define regCM1_CM_GAMCOR_RAMA_REGION_4_5                                                                0x0ec0\n#define regCM1_CM_GAMCOR_RAMA_REGION_4_5_BASE_IDX                                                       2\n#define regCM1_CM_GAMCOR_RAMA_REGION_6_7                                                                0x0ec1\n#define regCM1_CM_GAMCOR_RAMA_REGION_6_7_BASE_IDX                                                       2\n#define regCM1_CM_GAMCOR_RAMA_REGION_8_9                                                                0x0ec2\n#define regCM1_CM_GAMCOR_RAMA_REGION_8_9_BASE_IDX                                                       2\n#define regCM1_CM_GAMCOR_RAMA_REGION_10_11                                                              0x0ec3\n#define regCM1_CM_GAMCOR_RAMA_REGION_10_11_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMA_REGION_12_13                                                              0x0ec4\n#define regCM1_CM_GAMCOR_RAMA_REGION_12_13_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMA_REGION_14_15                                                              0x0ec5\n#define regCM1_CM_GAMCOR_RAMA_REGION_14_15_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMA_REGION_16_17                                                              0x0ec6\n#define regCM1_CM_GAMCOR_RAMA_REGION_16_17_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMA_REGION_18_19                                                              0x0ec7\n#define regCM1_CM_GAMCOR_RAMA_REGION_18_19_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMA_REGION_20_21                                                              0x0ec8\n#define regCM1_CM_GAMCOR_RAMA_REGION_20_21_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMA_REGION_22_23                                                              0x0ec9\n#define regCM1_CM_GAMCOR_RAMA_REGION_22_23_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMA_REGION_24_25                                                              0x0eca\n#define regCM1_CM_GAMCOR_RAMA_REGION_24_25_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMA_REGION_26_27                                                              0x0ecb\n#define regCM1_CM_GAMCOR_RAMA_REGION_26_27_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMA_REGION_28_29                                                              0x0ecc\n#define regCM1_CM_GAMCOR_RAMA_REGION_28_29_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMA_REGION_30_31                                                              0x0ecd\n#define regCM1_CM_GAMCOR_RAMA_REGION_30_31_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMA_REGION_32_33                                                              0x0ece\n#define regCM1_CM_GAMCOR_RAMA_REGION_32_33_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMB_START_CNTL_B                                                              0x0ecf\n#define regCM1_CM_GAMCOR_RAMB_START_CNTL_B_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMB_START_CNTL_G                                                              0x0ed0\n#define regCM1_CM_GAMCOR_RAMB_START_CNTL_G_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMB_START_CNTL_R                                                              0x0ed1\n#define regCM1_CM_GAMCOR_RAMB_START_CNTL_R_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B                                                        0x0ed2\n#define regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                               2\n#define regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G                                                        0x0ed3\n#define regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                               2\n#define regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R                                                        0x0ed4\n#define regCM1_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                               2\n#define regCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_B                                                         0x0ed5\n#define regCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_B_BASE_IDX                                                2\n#define regCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_G                                                         0x0ed6\n#define regCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_G_BASE_IDX                                                2\n#define regCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_R                                                         0x0ed7\n#define regCM1_CM_GAMCOR_RAMB_START_BASE_CNTL_R_BASE_IDX                                                2\n#define regCM1_CM_GAMCOR_RAMB_END_CNTL1_B                                                               0x0ed8\n#define regCM1_CM_GAMCOR_RAMB_END_CNTL1_B_BASE_IDX                                                      2\n#define regCM1_CM_GAMCOR_RAMB_END_CNTL2_B                                                               0x0ed9\n#define regCM1_CM_GAMCOR_RAMB_END_CNTL2_B_BASE_IDX                                                      2\n#define regCM1_CM_GAMCOR_RAMB_END_CNTL1_G                                                               0x0eda\n#define regCM1_CM_GAMCOR_RAMB_END_CNTL1_G_BASE_IDX                                                      2\n#define regCM1_CM_GAMCOR_RAMB_END_CNTL2_G                                                               0x0edb\n#define regCM1_CM_GAMCOR_RAMB_END_CNTL2_G_BASE_IDX                                                      2\n#define regCM1_CM_GAMCOR_RAMB_END_CNTL1_R                                                               0x0edc\n#define regCM1_CM_GAMCOR_RAMB_END_CNTL1_R_BASE_IDX                                                      2\n#define regCM1_CM_GAMCOR_RAMB_END_CNTL2_R                                                               0x0edd\n#define regCM1_CM_GAMCOR_RAMB_END_CNTL2_R_BASE_IDX                                                      2\n#define regCM1_CM_GAMCOR_RAMB_OFFSET_B                                                                  0x0ede\n#define regCM1_CM_GAMCOR_RAMB_OFFSET_B_BASE_IDX                                                         2\n#define regCM1_CM_GAMCOR_RAMB_OFFSET_G                                                                  0x0edf\n#define regCM1_CM_GAMCOR_RAMB_OFFSET_G_BASE_IDX                                                         2\n#define regCM1_CM_GAMCOR_RAMB_OFFSET_R                                                                  0x0ee0\n#define regCM1_CM_GAMCOR_RAMB_OFFSET_R_BASE_IDX                                                         2\n#define regCM1_CM_GAMCOR_RAMB_REGION_0_1                                                                0x0ee1\n#define regCM1_CM_GAMCOR_RAMB_REGION_0_1_BASE_IDX                                                       2\n#define regCM1_CM_GAMCOR_RAMB_REGION_2_3                                                                0x0ee2\n#define regCM1_CM_GAMCOR_RAMB_REGION_2_3_BASE_IDX                                                       2\n#define regCM1_CM_GAMCOR_RAMB_REGION_4_5                                                                0x0ee3\n#define regCM1_CM_GAMCOR_RAMB_REGION_4_5_BASE_IDX                                                       2\n#define regCM1_CM_GAMCOR_RAMB_REGION_6_7                                                                0x0ee4\n#define regCM1_CM_GAMCOR_RAMB_REGION_6_7_BASE_IDX                                                       2\n#define regCM1_CM_GAMCOR_RAMB_REGION_8_9                                                                0x0ee5\n#define regCM1_CM_GAMCOR_RAMB_REGION_8_9_BASE_IDX                                                       2\n#define regCM1_CM_GAMCOR_RAMB_REGION_10_11                                                              0x0ee6\n#define regCM1_CM_GAMCOR_RAMB_REGION_10_11_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMB_REGION_12_13                                                              0x0ee7\n#define regCM1_CM_GAMCOR_RAMB_REGION_12_13_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMB_REGION_14_15                                                              0x0ee8\n#define regCM1_CM_GAMCOR_RAMB_REGION_14_15_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMB_REGION_16_17                                                              0x0ee9\n#define regCM1_CM_GAMCOR_RAMB_REGION_16_17_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMB_REGION_18_19                                                              0x0eea\n#define regCM1_CM_GAMCOR_RAMB_REGION_18_19_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMB_REGION_20_21                                                              0x0eeb\n#define regCM1_CM_GAMCOR_RAMB_REGION_20_21_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMB_REGION_22_23                                                              0x0eec\n#define regCM1_CM_GAMCOR_RAMB_REGION_22_23_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMB_REGION_24_25                                                              0x0eed\n#define regCM1_CM_GAMCOR_RAMB_REGION_24_25_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMB_REGION_26_27                                                              0x0eee\n#define regCM1_CM_GAMCOR_RAMB_REGION_26_27_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMB_REGION_28_29                                                              0x0eef\n#define regCM1_CM_GAMCOR_RAMB_REGION_28_29_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMB_REGION_30_31                                                              0x0ef0\n#define regCM1_CM_GAMCOR_RAMB_REGION_30_31_BASE_IDX                                                     2\n#define regCM1_CM_GAMCOR_RAMB_REGION_32_33                                                              0x0ef1\n#define regCM1_CM_GAMCOR_RAMB_REGION_32_33_BASE_IDX                                                     2\n#define regCM1_CM_BLNDGAM_CONTROL                                                                       0x0ef2\n#define regCM1_CM_BLNDGAM_CONTROL_BASE_IDX                                                              2\n#define regCM1_CM_BLNDGAM_LUT_INDEX                                                                     0x0ef3\n#define regCM1_CM_BLNDGAM_LUT_INDEX_BASE_IDX                                                            2\n#define regCM1_CM_BLNDGAM_LUT_DATA                                                                      0x0ef4\n#define regCM1_CM_BLNDGAM_LUT_DATA_BASE_IDX                                                             2\n#define regCM1_CM_BLNDGAM_LUT_CONTROL                                                                   0x0ef5\n#define regCM1_CM_BLNDGAM_LUT_CONTROL_BASE_IDX                                                          2\n#define regCM1_CM_BLNDGAM_RAMA_START_CNTL_B                                                             0x0ef6\n#define regCM1_CM_BLNDGAM_RAMA_START_CNTL_B_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMA_START_CNTL_G                                                             0x0ef7\n#define regCM1_CM_BLNDGAM_RAMA_START_CNTL_G_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMA_START_CNTL_R                                                             0x0ef8\n#define regCM1_CM_BLNDGAM_RAMA_START_CNTL_R_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_B                                                       0x0ef9\n#define regCM1_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                              2\n#define regCM1_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_G                                                       0x0efa\n#define regCM1_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                              2\n#define regCM1_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R                                                       0x0efb\n#define regCM1_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                              2\n#define regCM1_CM_BLNDGAM_RAMA_START_BASE_CNTL_B                                                        0x0efc\n#define regCM1_CM_BLNDGAM_RAMA_START_BASE_CNTL_B_BASE_IDX                                               2\n#define regCM1_CM_BLNDGAM_RAMA_START_BASE_CNTL_G                                                        0x0efd\n#define regCM1_CM_BLNDGAM_RAMA_START_BASE_CNTL_G_BASE_IDX                                               2\n#define regCM1_CM_BLNDGAM_RAMA_START_BASE_CNTL_R                                                        0x0efe\n#define regCM1_CM_BLNDGAM_RAMA_START_BASE_CNTL_R_BASE_IDX                                               2\n#define regCM1_CM_BLNDGAM_RAMA_END_CNTL1_B                                                              0x0eff\n#define regCM1_CM_BLNDGAM_RAMA_END_CNTL1_B_BASE_IDX                                                     2\n#define regCM1_CM_BLNDGAM_RAMA_END_CNTL2_B                                                              0x0f00\n#define regCM1_CM_BLNDGAM_RAMA_END_CNTL2_B_BASE_IDX                                                     2\n#define regCM1_CM_BLNDGAM_RAMA_END_CNTL1_G                                                              0x0f01\n#define regCM1_CM_BLNDGAM_RAMA_END_CNTL1_G_BASE_IDX                                                     2\n#define regCM1_CM_BLNDGAM_RAMA_END_CNTL2_G                                                              0x0f02\n#define regCM1_CM_BLNDGAM_RAMA_END_CNTL2_G_BASE_IDX                                                     2\n#define regCM1_CM_BLNDGAM_RAMA_END_CNTL1_R                                                              0x0f03\n#define regCM1_CM_BLNDGAM_RAMA_END_CNTL1_R_BASE_IDX                                                     2\n#define regCM1_CM_BLNDGAM_RAMA_END_CNTL2_R                                                              0x0f04\n#define regCM1_CM_BLNDGAM_RAMA_END_CNTL2_R_BASE_IDX                                                     2\n#define regCM1_CM_BLNDGAM_RAMA_OFFSET_B                                                                 0x0f05\n#define regCM1_CM_BLNDGAM_RAMA_OFFSET_B_BASE_IDX                                                        2\n#define regCM1_CM_BLNDGAM_RAMA_OFFSET_G                                                                 0x0f06\n#define regCM1_CM_BLNDGAM_RAMA_OFFSET_G_BASE_IDX                                                        2\n#define regCM1_CM_BLNDGAM_RAMA_OFFSET_R                                                                 0x0f07\n#define regCM1_CM_BLNDGAM_RAMA_OFFSET_R_BASE_IDX                                                        2\n#define regCM1_CM_BLNDGAM_RAMA_REGION_0_1                                                               0x0f08\n#define regCM1_CM_BLNDGAM_RAMA_REGION_0_1_BASE_IDX                                                      2\n#define regCM1_CM_BLNDGAM_RAMA_REGION_2_3                                                               0x0f09\n#define regCM1_CM_BLNDGAM_RAMA_REGION_2_3_BASE_IDX                                                      2\n#define regCM1_CM_BLNDGAM_RAMA_REGION_4_5                                                               0x0f0a\n#define regCM1_CM_BLNDGAM_RAMA_REGION_4_5_BASE_IDX                                                      2\n#define regCM1_CM_BLNDGAM_RAMA_REGION_6_7                                                               0x0f0b\n#define regCM1_CM_BLNDGAM_RAMA_REGION_6_7_BASE_IDX                                                      2\n#define regCM1_CM_BLNDGAM_RAMA_REGION_8_9                                                               0x0f0c\n#define regCM1_CM_BLNDGAM_RAMA_REGION_8_9_BASE_IDX                                                      2\n#define regCM1_CM_BLNDGAM_RAMA_REGION_10_11                                                             0x0f0d\n#define regCM1_CM_BLNDGAM_RAMA_REGION_10_11_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMA_REGION_12_13                                                             0x0f0e\n#define regCM1_CM_BLNDGAM_RAMA_REGION_12_13_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMA_REGION_14_15                                                             0x0f0f\n#define regCM1_CM_BLNDGAM_RAMA_REGION_14_15_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMA_REGION_16_17                                                             0x0f10\n#define regCM1_CM_BLNDGAM_RAMA_REGION_16_17_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMA_REGION_18_19                                                             0x0f11\n#define regCM1_CM_BLNDGAM_RAMA_REGION_18_19_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMA_REGION_20_21                                                             0x0f12\n#define regCM1_CM_BLNDGAM_RAMA_REGION_20_21_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMA_REGION_22_23                                                             0x0f13\n#define regCM1_CM_BLNDGAM_RAMA_REGION_22_23_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMA_REGION_24_25                                                             0x0f14\n#define regCM1_CM_BLNDGAM_RAMA_REGION_24_25_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMA_REGION_26_27                                                             0x0f15\n#define regCM1_CM_BLNDGAM_RAMA_REGION_26_27_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMA_REGION_28_29                                                             0x0f16\n#define regCM1_CM_BLNDGAM_RAMA_REGION_28_29_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMA_REGION_30_31                                                             0x0f17\n#define regCM1_CM_BLNDGAM_RAMA_REGION_30_31_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMA_REGION_32_33                                                             0x0f18\n#define regCM1_CM_BLNDGAM_RAMA_REGION_32_33_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMB_START_CNTL_B                                                             0x0f19\n#define regCM1_CM_BLNDGAM_RAMB_START_CNTL_B_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMB_START_CNTL_G                                                             0x0f1a\n#define regCM1_CM_BLNDGAM_RAMB_START_CNTL_G_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMB_START_CNTL_R                                                             0x0f1b\n#define regCM1_CM_BLNDGAM_RAMB_START_CNTL_R_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_B                                                       0x0f1c\n#define regCM1_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                              2\n#define regCM1_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_G                                                       0x0f1d\n#define regCM1_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                              2\n#define regCM1_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_R                                                       0x0f1e\n#define regCM1_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                              2\n#define regCM1_CM_BLNDGAM_RAMB_START_BASE_CNTL_B                                                        0x0f1f\n#define regCM1_CM_BLNDGAM_RAMB_START_BASE_CNTL_B_BASE_IDX                                               2\n#define regCM1_CM_BLNDGAM_RAMB_START_BASE_CNTL_G                                                        0x0f20\n#define regCM1_CM_BLNDGAM_RAMB_START_BASE_CNTL_G_BASE_IDX                                               2\n#define regCM1_CM_BLNDGAM_RAMB_START_BASE_CNTL_R                                                        0x0f21\n#define regCM1_CM_BLNDGAM_RAMB_START_BASE_CNTL_R_BASE_IDX                                               2\n#define regCM1_CM_BLNDGAM_RAMB_END_CNTL1_B                                                              0x0f22\n#define regCM1_CM_BLNDGAM_RAMB_END_CNTL1_B_BASE_IDX                                                     2\n#define regCM1_CM_BLNDGAM_RAMB_END_CNTL2_B                                                              0x0f23\n#define regCM1_CM_BLNDGAM_RAMB_END_CNTL2_B_BASE_IDX                                                     2\n#define regCM1_CM_BLNDGAM_RAMB_END_CNTL1_G                                                              0x0f24\n#define regCM1_CM_BLNDGAM_RAMB_END_CNTL1_G_BASE_IDX                                                     2\n#define regCM1_CM_BLNDGAM_RAMB_END_CNTL2_G                                                              0x0f25\n#define regCM1_CM_BLNDGAM_RAMB_END_CNTL2_G_BASE_IDX                                                     2\n#define regCM1_CM_BLNDGAM_RAMB_END_CNTL1_R                                                              0x0f26\n#define regCM1_CM_BLNDGAM_RAMB_END_CNTL1_R_BASE_IDX                                                     2\n#define regCM1_CM_BLNDGAM_RAMB_END_CNTL2_R                                                              0x0f27\n#define regCM1_CM_BLNDGAM_RAMB_END_CNTL2_R_BASE_IDX                                                     2\n#define regCM1_CM_BLNDGAM_RAMB_OFFSET_B                                                                 0x0f28\n#define regCM1_CM_BLNDGAM_RAMB_OFFSET_B_BASE_IDX                                                        2\n#define regCM1_CM_BLNDGAM_RAMB_OFFSET_G                                                                 0x0f29\n#define regCM1_CM_BLNDGAM_RAMB_OFFSET_G_BASE_IDX                                                        2\n#define regCM1_CM_BLNDGAM_RAMB_OFFSET_R                                                                 0x0f2a\n#define regCM1_CM_BLNDGAM_RAMB_OFFSET_R_BASE_IDX                                                        2\n#define regCM1_CM_BLNDGAM_RAMB_REGION_0_1                                                               0x0f2b\n#define regCM1_CM_BLNDGAM_RAMB_REGION_0_1_BASE_IDX                                                      2\n#define regCM1_CM_BLNDGAM_RAMB_REGION_2_3                                                               0x0f2c\n#define regCM1_CM_BLNDGAM_RAMB_REGION_2_3_BASE_IDX                                                      2\n#define regCM1_CM_BLNDGAM_RAMB_REGION_4_5                                                               0x0f2d\n#define regCM1_CM_BLNDGAM_RAMB_REGION_4_5_BASE_IDX                                                      2\n#define regCM1_CM_BLNDGAM_RAMB_REGION_6_7                                                               0x0f2e\n#define regCM1_CM_BLNDGAM_RAMB_REGION_6_7_BASE_IDX                                                      2\n#define regCM1_CM_BLNDGAM_RAMB_REGION_8_9                                                               0x0f2f\n#define regCM1_CM_BLNDGAM_RAMB_REGION_8_9_BASE_IDX                                                      2\n#define regCM1_CM_BLNDGAM_RAMB_REGION_10_11                                                             0x0f30\n#define regCM1_CM_BLNDGAM_RAMB_REGION_10_11_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMB_REGION_12_13                                                             0x0f31\n#define regCM1_CM_BLNDGAM_RAMB_REGION_12_13_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMB_REGION_14_15                                                             0x0f32\n#define regCM1_CM_BLNDGAM_RAMB_REGION_14_15_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMB_REGION_16_17                                                             0x0f33\n#define regCM1_CM_BLNDGAM_RAMB_REGION_16_17_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMB_REGION_18_19                                                             0x0f34\n#define regCM1_CM_BLNDGAM_RAMB_REGION_18_19_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMB_REGION_20_21                                                             0x0f35\n#define regCM1_CM_BLNDGAM_RAMB_REGION_20_21_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMB_REGION_22_23                                                             0x0f36\n#define regCM1_CM_BLNDGAM_RAMB_REGION_22_23_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMB_REGION_24_25                                                             0x0f37\n#define regCM1_CM_BLNDGAM_RAMB_REGION_24_25_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMB_REGION_26_27                                                             0x0f38\n#define regCM1_CM_BLNDGAM_RAMB_REGION_26_27_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMB_REGION_28_29                                                             0x0f39\n#define regCM1_CM_BLNDGAM_RAMB_REGION_28_29_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMB_REGION_30_31                                                             0x0f3a\n#define regCM1_CM_BLNDGAM_RAMB_REGION_30_31_BASE_IDX                                                    2\n#define regCM1_CM_BLNDGAM_RAMB_REGION_32_33                                                             0x0f3b\n#define regCM1_CM_BLNDGAM_RAMB_REGION_32_33_BASE_IDX                                                    2\n#define regCM1_CM_HDR_MULT_COEF                                                                         0x0f3c\n#define regCM1_CM_HDR_MULT_COEF_BASE_IDX                                                                2\n#define regCM1_CM_MEM_PWR_CTRL                                                                          0x0f3d\n#define regCM1_CM_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define regCM1_CM_MEM_PWR_STATUS                                                                        0x0f3e\n#define regCM1_CM_MEM_PWR_STATUS_BASE_IDX                                                               2\n#define regCM1_CM_DEALPHA                                                                               0x0f40\n#define regCM1_CM_DEALPHA_BASE_IDX                                                                      2\n#define regCM1_CM_COEF_FORMAT                                                                           0x0f41\n#define regCM1_CM_COEF_FORMAT_BASE_IDX                                                                  2\n#define regCM1_CM_SHAPER_CONTROL                                                                        0x0f42\n#define regCM1_CM_SHAPER_CONTROL_BASE_IDX                                                               2\n#define regCM1_CM_SHAPER_OFFSET_R                                                                       0x0f43\n#define regCM1_CM_SHAPER_OFFSET_R_BASE_IDX                                                              2\n#define regCM1_CM_SHAPER_OFFSET_G                                                                       0x0f44\n#define regCM1_CM_SHAPER_OFFSET_G_BASE_IDX                                                              2\n#define regCM1_CM_SHAPER_OFFSET_B                                                                       0x0f45\n#define regCM1_CM_SHAPER_OFFSET_B_BASE_IDX                                                              2\n#define regCM1_CM_SHAPER_SCALE_R                                                                        0x0f46\n#define regCM1_CM_SHAPER_SCALE_R_BASE_IDX                                                               2\n#define regCM1_CM_SHAPER_SCALE_G_B                                                                      0x0f47\n#define regCM1_CM_SHAPER_SCALE_G_B_BASE_IDX                                                             2\n#define regCM1_CM_SHAPER_LUT_INDEX                                                                      0x0f48\n#define regCM1_CM_SHAPER_LUT_INDEX_BASE_IDX                                                             2\n#define regCM1_CM_SHAPER_LUT_DATA                                                                       0x0f49\n#define regCM1_CM_SHAPER_LUT_DATA_BASE_IDX                                                              2\n#define regCM1_CM_SHAPER_LUT_WRITE_EN_MASK                                                              0x0f4a\n#define regCM1_CM_SHAPER_LUT_WRITE_EN_MASK_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMA_START_CNTL_B                                                              0x0f4b\n#define regCM1_CM_SHAPER_RAMA_START_CNTL_B_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMA_START_CNTL_G                                                              0x0f4c\n#define regCM1_CM_SHAPER_RAMA_START_CNTL_G_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMA_START_CNTL_R                                                              0x0f4d\n#define regCM1_CM_SHAPER_RAMA_START_CNTL_R_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMA_END_CNTL_B                                                                0x0f4e\n#define regCM1_CM_SHAPER_RAMA_END_CNTL_B_BASE_IDX                                                       2\n#define regCM1_CM_SHAPER_RAMA_END_CNTL_G                                                                0x0f4f\n#define regCM1_CM_SHAPER_RAMA_END_CNTL_G_BASE_IDX                                                       2\n#define regCM1_CM_SHAPER_RAMA_END_CNTL_R                                                                0x0f50\n#define regCM1_CM_SHAPER_RAMA_END_CNTL_R_BASE_IDX                                                       2\n#define regCM1_CM_SHAPER_RAMA_REGION_0_1                                                                0x0f51\n#define regCM1_CM_SHAPER_RAMA_REGION_0_1_BASE_IDX                                                       2\n#define regCM1_CM_SHAPER_RAMA_REGION_2_3                                                                0x0f52\n#define regCM1_CM_SHAPER_RAMA_REGION_2_3_BASE_IDX                                                       2\n#define regCM1_CM_SHAPER_RAMA_REGION_4_5                                                                0x0f53\n#define regCM1_CM_SHAPER_RAMA_REGION_4_5_BASE_IDX                                                       2\n#define regCM1_CM_SHAPER_RAMA_REGION_6_7                                                                0x0f54\n#define regCM1_CM_SHAPER_RAMA_REGION_6_7_BASE_IDX                                                       2\n#define regCM1_CM_SHAPER_RAMA_REGION_8_9                                                                0x0f55\n#define regCM1_CM_SHAPER_RAMA_REGION_8_9_BASE_IDX                                                       2\n#define regCM1_CM_SHAPER_RAMA_REGION_10_11                                                              0x0f56\n#define regCM1_CM_SHAPER_RAMA_REGION_10_11_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMA_REGION_12_13                                                              0x0f57\n#define regCM1_CM_SHAPER_RAMA_REGION_12_13_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMA_REGION_14_15                                                              0x0f58\n#define regCM1_CM_SHAPER_RAMA_REGION_14_15_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMA_REGION_16_17                                                              0x0f59\n#define regCM1_CM_SHAPER_RAMA_REGION_16_17_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMA_REGION_18_19                                                              0x0f5a\n#define regCM1_CM_SHAPER_RAMA_REGION_18_19_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMA_REGION_20_21                                                              0x0f5b\n#define regCM1_CM_SHAPER_RAMA_REGION_20_21_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMA_REGION_22_23                                                              0x0f5c\n#define regCM1_CM_SHAPER_RAMA_REGION_22_23_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMA_REGION_24_25                                                              0x0f5d\n#define regCM1_CM_SHAPER_RAMA_REGION_24_25_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMA_REGION_26_27                                                              0x0f5e\n#define regCM1_CM_SHAPER_RAMA_REGION_26_27_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMA_REGION_28_29                                                              0x0f5f\n#define regCM1_CM_SHAPER_RAMA_REGION_28_29_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMA_REGION_30_31                                                              0x0f60\n#define regCM1_CM_SHAPER_RAMA_REGION_30_31_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMA_REGION_32_33                                                              0x0f61\n#define regCM1_CM_SHAPER_RAMA_REGION_32_33_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMB_START_CNTL_B                                                              0x0f62\n#define regCM1_CM_SHAPER_RAMB_START_CNTL_B_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMB_START_CNTL_G                                                              0x0f63\n#define regCM1_CM_SHAPER_RAMB_START_CNTL_G_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMB_START_CNTL_R                                                              0x0f64\n#define regCM1_CM_SHAPER_RAMB_START_CNTL_R_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMB_END_CNTL_B                                                                0x0f65\n#define regCM1_CM_SHAPER_RAMB_END_CNTL_B_BASE_IDX                                                       2\n#define regCM1_CM_SHAPER_RAMB_END_CNTL_G                                                                0x0f66\n#define regCM1_CM_SHAPER_RAMB_END_CNTL_G_BASE_IDX                                                       2\n#define regCM1_CM_SHAPER_RAMB_END_CNTL_R                                                                0x0f67\n#define regCM1_CM_SHAPER_RAMB_END_CNTL_R_BASE_IDX                                                       2\n#define regCM1_CM_SHAPER_RAMB_REGION_0_1                                                                0x0f68\n#define regCM1_CM_SHAPER_RAMB_REGION_0_1_BASE_IDX                                                       2\n#define regCM1_CM_SHAPER_RAMB_REGION_2_3                                                                0x0f69\n#define regCM1_CM_SHAPER_RAMB_REGION_2_3_BASE_IDX                                                       2\n#define regCM1_CM_SHAPER_RAMB_REGION_4_5                                                                0x0f6a\n#define regCM1_CM_SHAPER_RAMB_REGION_4_5_BASE_IDX                                                       2\n#define regCM1_CM_SHAPER_RAMB_REGION_6_7                                                                0x0f6b\n#define regCM1_CM_SHAPER_RAMB_REGION_6_7_BASE_IDX                                                       2\n#define regCM1_CM_SHAPER_RAMB_REGION_8_9                                                                0x0f6c\n#define regCM1_CM_SHAPER_RAMB_REGION_8_9_BASE_IDX                                                       2\n#define regCM1_CM_SHAPER_RAMB_REGION_10_11                                                              0x0f6d\n#define regCM1_CM_SHAPER_RAMB_REGION_10_11_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMB_REGION_12_13                                                              0x0f6e\n#define regCM1_CM_SHAPER_RAMB_REGION_12_13_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMB_REGION_14_15                                                              0x0f6f\n#define regCM1_CM_SHAPER_RAMB_REGION_14_15_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMB_REGION_16_17                                                              0x0f70\n#define regCM1_CM_SHAPER_RAMB_REGION_16_17_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMB_REGION_18_19                                                              0x0f71\n#define regCM1_CM_SHAPER_RAMB_REGION_18_19_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMB_REGION_20_21                                                              0x0f72\n#define regCM1_CM_SHAPER_RAMB_REGION_20_21_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMB_REGION_22_23                                                              0x0f73\n#define regCM1_CM_SHAPER_RAMB_REGION_22_23_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMB_REGION_24_25                                                              0x0f74\n#define regCM1_CM_SHAPER_RAMB_REGION_24_25_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMB_REGION_26_27                                                              0x0f75\n#define regCM1_CM_SHAPER_RAMB_REGION_26_27_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMB_REGION_28_29                                                              0x0f76\n#define regCM1_CM_SHAPER_RAMB_REGION_28_29_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMB_REGION_30_31                                                              0x0f77\n#define regCM1_CM_SHAPER_RAMB_REGION_30_31_BASE_IDX                                                     2\n#define regCM1_CM_SHAPER_RAMB_REGION_32_33                                                              0x0f78\n#define regCM1_CM_SHAPER_RAMB_REGION_32_33_BASE_IDX                                                     2\n#define regCM1_CM_MEM_PWR_CTRL2                                                                         0x0f79\n#define regCM1_CM_MEM_PWR_CTRL2_BASE_IDX                                                                2\n#define regCM1_CM_MEM_PWR_STATUS2                                                                       0x0f7a\n#define regCM1_CM_MEM_PWR_STATUS2_BASE_IDX                                                              2\n#define regCM1_CM_3DLUT_MODE                                                                            0x0f7b\n#define regCM1_CM_3DLUT_MODE_BASE_IDX                                                                   2\n#define regCM1_CM_3DLUT_INDEX                                                                           0x0f7c\n#define regCM1_CM_3DLUT_INDEX_BASE_IDX                                                                  2\n#define regCM1_CM_3DLUT_DATA                                                                            0x0f7d\n#define regCM1_CM_3DLUT_DATA_BASE_IDX                                                                   2\n#define regCM1_CM_3DLUT_DATA_30BIT                                                                      0x0f7e\n#define regCM1_CM_3DLUT_DATA_30BIT_BASE_IDX                                                             2\n#define regCM1_CM_3DLUT_READ_WRITE_CONTROL                                                              0x0f7f\n#define regCM1_CM_3DLUT_READ_WRITE_CONTROL_BASE_IDX                                                     2\n#define regCM1_CM_3DLUT_OUT_NORM_FACTOR                                                                 0x0f80\n#define regCM1_CM_3DLUT_OUT_NORM_FACTOR_BASE_IDX                                                        2\n#define regCM1_CM_3DLUT_OUT_OFFSET_R                                                                    0x0f81\n#define regCM1_CM_3DLUT_OUT_OFFSET_R_BASE_IDX                                                           2\n#define regCM1_CM_3DLUT_OUT_OFFSET_G                                                                    0x0f82\n#define regCM1_CM_3DLUT_OUT_OFFSET_G_BASE_IDX                                                           2\n#define regCM1_CM_3DLUT_OUT_OFFSET_B                                                                    0x0f83\n#define regCM1_CM_3DLUT_OUT_OFFSET_B_BASE_IDX                                                           2\n#define regCM1_CM_TEST_DEBUG_INDEX                                                                      0x0f84\n#define regCM1_CM_TEST_DEBUG_INDEX_BASE_IDX                                                             2\n#define regCM1_CM_TEST_DEBUG_DATA                                                                       0x0f85\n#define regCM1_CM_TEST_DEBUG_DATA_BASE_IDX                                                              2\n\n\n\n\n#define regDPP_TOP1_DPP_CONTROL                                                                         0x0e30\n#define regDPP_TOP1_DPP_CONTROL_BASE_IDX                                                                2\n#define regDPP_TOP1_DPP_SOFT_RESET                                                                      0x0e31\n#define regDPP_TOP1_DPP_SOFT_RESET_BASE_IDX                                                             2\n#define regDPP_TOP1_DPP_CRC_VAL_R_G                                                                     0x0e32\n#define regDPP_TOP1_DPP_CRC_VAL_R_G_BASE_IDX                                                            2\n#define regDPP_TOP1_DPP_CRC_VAL_B_A                                                                     0x0e33\n#define regDPP_TOP1_DPP_CRC_VAL_B_A_BASE_IDX                                                            2\n#define regDPP_TOP1_DPP_CRC_CTRL                                                                        0x0e34\n#define regDPP_TOP1_DPP_CRC_CTRL_BASE_IDX                                                               2\n#define regDPP_TOP1_HOST_READ_CONTROL                                                                   0x0e35\n#define regDPP_TOP1_HOST_READ_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define regDC_PERFMON12_PERFCOUNTER_CNTL                                                                0x0f8f\n#define regDC_PERFMON12_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define regDC_PERFMON12_PERFCOUNTER_CNTL2                                                               0x0f90\n#define regDC_PERFMON12_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define regDC_PERFMON12_PERFCOUNTER_STATE                                                               0x0f91\n#define regDC_PERFMON12_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define regDC_PERFMON12_PERFMON_CNTL                                                                    0x0f92\n#define regDC_PERFMON12_PERFMON_CNTL_BASE_IDX                                                           2\n#define regDC_PERFMON12_PERFMON_CNTL2                                                                   0x0f93\n#define regDC_PERFMON12_PERFMON_CNTL2_BASE_IDX                                                          2\n#define regDC_PERFMON12_PERFMON_CVALUE_INT_MISC                                                         0x0f94\n#define regDC_PERFMON12_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define regDC_PERFMON12_PERFMON_CVALUE_LOW                                                              0x0f95\n#define regDC_PERFMON12_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define regDC_PERFMON12_PERFMON_HI                                                                      0x0f96\n#define regDC_PERFMON12_PERFMON_HI_BASE_IDX                                                             2\n#define regDC_PERFMON12_PERFMON_LOW                                                                     0x0f97\n#define regDC_PERFMON12_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define regCNVC_CFG2_CNVC_SURFACE_PIXEL_FORMAT                                                          0x0fa5\n#define regCNVC_CFG2_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX                                                 2\n#define regCNVC_CFG2_FORMAT_CONTROL                                                                     0x0fa6\n#define regCNVC_CFG2_FORMAT_CONTROL_BASE_IDX                                                            2\n#define regCNVC_CFG2_FCNV_FP_BIAS_R                                                                     0x0fa7\n#define regCNVC_CFG2_FCNV_FP_BIAS_R_BASE_IDX                                                            2\n#define regCNVC_CFG2_FCNV_FP_BIAS_G                                                                     0x0fa8\n#define regCNVC_CFG2_FCNV_FP_BIAS_G_BASE_IDX                                                            2\n#define regCNVC_CFG2_FCNV_FP_BIAS_B                                                                     0x0fa9\n#define regCNVC_CFG2_FCNV_FP_BIAS_B_BASE_IDX                                                            2\n#define regCNVC_CFG2_FCNV_FP_SCALE_R                                                                    0x0faa\n#define regCNVC_CFG2_FCNV_FP_SCALE_R_BASE_IDX                                                           2\n#define regCNVC_CFG2_FCNV_FP_SCALE_G                                                                    0x0fab\n#define regCNVC_CFG2_FCNV_FP_SCALE_G_BASE_IDX                                                           2\n#define regCNVC_CFG2_FCNV_FP_SCALE_B                                                                    0x0fac\n#define regCNVC_CFG2_FCNV_FP_SCALE_B_BASE_IDX                                                           2\n#define regCNVC_CFG2_COLOR_KEYER_CONTROL                                                                0x0fad\n#define regCNVC_CFG2_COLOR_KEYER_CONTROL_BASE_IDX                                                       2\n#define regCNVC_CFG2_COLOR_KEYER_ALPHA                                                                  0x0fae\n#define regCNVC_CFG2_COLOR_KEYER_ALPHA_BASE_IDX                                                         2\n#define regCNVC_CFG2_COLOR_KEYER_RED                                                                    0x0faf\n#define regCNVC_CFG2_COLOR_KEYER_RED_BASE_IDX                                                           2\n#define regCNVC_CFG2_COLOR_KEYER_GREEN                                                                  0x0fb0\n#define regCNVC_CFG2_COLOR_KEYER_GREEN_BASE_IDX                                                         2\n#define regCNVC_CFG2_COLOR_KEYER_BLUE                                                                   0x0fb1\n#define regCNVC_CFG2_COLOR_KEYER_BLUE_BASE_IDX                                                          2\n#define regCNVC_CFG2_ALPHA_2BIT_LUT                                                                     0x0fb3\n#define regCNVC_CFG2_ALPHA_2BIT_LUT_BASE_IDX                                                            2\n#define regCNVC_CFG2_PRE_DEALPHA                                                                        0x0fb4\n#define regCNVC_CFG2_PRE_DEALPHA_BASE_IDX                                                               2\n#define regCNVC_CFG2_PRE_CSC_MODE                                                                       0x0fb5\n#define regCNVC_CFG2_PRE_CSC_MODE_BASE_IDX                                                              2\n#define regCNVC_CFG2_PRE_CSC_C11_C12                                                                    0x0fb6\n#define regCNVC_CFG2_PRE_CSC_C11_C12_BASE_IDX                                                           2\n#define regCNVC_CFG2_PRE_CSC_C13_C14                                                                    0x0fb7\n#define regCNVC_CFG2_PRE_CSC_C13_C14_BASE_IDX                                                           2\n#define regCNVC_CFG2_PRE_CSC_C21_C22                                                                    0x0fb8\n#define regCNVC_CFG2_PRE_CSC_C21_C22_BASE_IDX                                                           2\n#define regCNVC_CFG2_PRE_CSC_C23_C24                                                                    0x0fb9\n#define regCNVC_CFG2_PRE_CSC_C23_C24_BASE_IDX                                                           2\n#define regCNVC_CFG2_PRE_CSC_C31_C32                                                                    0x0fba\n#define regCNVC_CFG2_PRE_CSC_C31_C32_BASE_IDX                                                           2\n#define regCNVC_CFG2_PRE_CSC_C33_C34                                                                    0x0fbb\n#define regCNVC_CFG2_PRE_CSC_C33_C34_BASE_IDX                                                           2\n#define regCNVC_CFG2_PRE_CSC_B_C11_C12                                                                  0x0fbc\n#define regCNVC_CFG2_PRE_CSC_B_C11_C12_BASE_IDX                                                         2\n#define regCNVC_CFG2_PRE_CSC_B_C13_C14                                                                  0x0fbd\n#define regCNVC_CFG2_PRE_CSC_B_C13_C14_BASE_IDX                                                         2\n#define regCNVC_CFG2_PRE_CSC_B_C21_C22                                                                  0x0fbe\n#define regCNVC_CFG2_PRE_CSC_B_C21_C22_BASE_IDX                                                         2\n#define regCNVC_CFG2_PRE_CSC_B_C23_C24                                                                  0x0fbf\n#define regCNVC_CFG2_PRE_CSC_B_C23_C24_BASE_IDX                                                         2\n#define regCNVC_CFG2_PRE_CSC_B_C31_C32                                                                  0x0fc0\n#define regCNVC_CFG2_PRE_CSC_B_C31_C32_BASE_IDX                                                         2\n#define regCNVC_CFG2_PRE_CSC_B_C33_C34                                                                  0x0fc1\n#define regCNVC_CFG2_PRE_CSC_B_C33_C34_BASE_IDX                                                         2\n#define regCNVC_CFG2_CNVC_COEF_FORMAT                                                                   0x0fc2\n#define regCNVC_CFG2_CNVC_COEF_FORMAT_BASE_IDX                                                          2\n#define regCNVC_CFG2_PRE_DEGAM                                                                          0x0fc3\n#define regCNVC_CFG2_PRE_DEGAM_BASE_IDX                                                                 2\n#define regCNVC_CFG2_PRE_REALPHA                                                                        0x0fc4\n#define regCNVC_CFG2_PRE_REALPHA_BASE_IDX                                                               2\n\n\n\n\n#define regCNVC_CUR2_CURSOR0_CONTROL                                                                    0x0fc7\n#define regCNVC_CUR2_CURSOR0_CONTROL_BASE_IDX                                                           2\n#define regCNVC_CUR2_CURSOR0_COLOR0                                                                     0x0fc8\n#define regCNVC_CUR2_CURSOR0_COLOR0_BASE_IDX                                                            2\n#define regCNVC_CUR2_CURSOR0_COLOR1                                                                     0x0fc9\n#define regCNVC_CUR2_CURSOR0_COLOR1_BASE_IDX                                                            2\n#define regCNVC_CUR2_CURSOR0_FP_SCALE_BIAS                                                              0x0fca\n#define regCNVC_CUR2_CURSOR0_FP_SCALE_BIAS_BASE_IDX                                                     2\n\n\n\n\n#define regDSCL2_SCL_COEF_RAM_TAP_SELECT                                                                0x0fcf\n#define regDSCL2_SCL_COEF_RAM_TAP_SELECT_BASE_IDX                                                       2\n#define regDSCL2_SCL_COEF_RAM_TAP_DATA                                                                  0x0fd0\n#define regDSCL2_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                         2\n#define regDSCL2_SCL_MODE                                                                               0x0fd1\n#define regDSCL2_SCL_MODE_BASE_IDX                                                                      2\n#define regDSCL2_SCL_TAP_CONTROL                                                                        0x0fd2\n#define regDSCL2_SCL_TAP_CONTROL_BASE_IDX                                                               2\n#define regDSCL2_DSCL_CONTROL                                                                           0x0fd3\n#define regDSCL2_DSCL_CONTROL_BASE_IDX                                                                  2\n#define regDSCL2_DSCL_2TAP_CONTROL                                                                      0x0fd4\n#define regDSCL2_DSCL_2TAP_CONTROL_BASE_IDX                                                             2\n#define regDSCL2_SCL_MANUAL_REPLICATE_CONTROL                                                           0x0fd5\n#define regDSCL2_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                  2\n#define regDSCL2_SCL_HORZ_FILTER_SCALE_RATIO                                                            0x0fd6\n#define regDSCL2_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define regDSCL2_SCL_HORZ_FILTER_INIT                                                                   0x0fd7\n#define regDSCL2_SCL_HORZ_FILTER_INIT_BASE_IDX                                                          2\n#define regDSCL2_SCL_HORZ_FILTER_SCALE_RATIO_C                                                          0x0fd8\n#define regDSCL2_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define regDSCL2_SCL_HORZ_FILTER_INIT_C                                                                 0x0fd9\n#define regDSCL2_SCL_HORZ_FILTER_INIT_C_BASE_IDX                                                        2\n#define regDSCL2_SCL_VERT_FILTER_SCALE_RATIO                                                            0x0fda\n#define regDSCL2_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define regDSCL2_SCL_VERT_FILTER_INIT                                                                   0x0fdb\n#define regDSCL2_SCL_VERT_FILTER_INIT_BASE_IDX                                                          2\n#define regDSCL2_SCL_VERT_FILTER_INIT_BOT                                                               0x0fdc\n#define regDSCL2_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                      2\n#define regDSCL2_SCL_VERT_FILTER_SCALE_RATIO_C                                                          0x0fdd\n#define regDSCL2_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define regDSCL2_SCL_VERT_FILTER_INIT_C                                                                 0x0fde\n#define regDSCL2_SCL_VERT_FILTER_INIT_C_BASE_IDX                                                        2\n#define regDSCL2_SCL_VERT_FILTER_INIT_BOT_C                                                             0x0fdf\n#define regDSCL2_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                    2\n#define regDSCL2_SCL_BLACK_COLOR                                                                        0x0fe0\n#define regDSCL2_SCL_BLACK_COLOR_BASE_IDX                                                               2\n#define regDSCL2_DSCL_UPDATE                                                                            0x0fe1\n#define regDSCL2_DSCL_UPDATE_BASE_IDX                                                                   2\n#define regDSCL2_DSCL_AUTOCAL                                                                           0x0fe2\n#define regDSCL2_DSCL_AUTOCAL_BASE_IDX                                                                  2\n#define regDSCL2_DSCL_EXT_OVERSCAN_LEFT_RIGHT                                                           0x0fe3\n#define regDSCL2_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2\n#define regDSCL2_DSCL_EXT_OVERSCAN_TOP_BOTTOM                                                           0x0fe4\n#define regDSCL2_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2\n#define regDSCL2_OTG_H_BLANK                                                                            0x0fe5\n#define regDSCL2_OTG_H_BLANK_BASE_IDX                                                                   2\n#define regDSCL2_OTG_V_BLANK                                                                            0x0fe6\n#define regDSCL2_OTG_V_BLANK_BASE_IDX                                                                   2\n#define regDSCL2_RECOUT_START                                                                           0x0fe7\n#define regDSCL2_RECOUT_START_BASE_IDX                                                                  2\n#define regDSCL2_RECOUT_SIZE                                                                            0x0fe8\n#define regDSCL2_RECOUT_SIZE_BASE_IDX                                                                   2\n#define regDSCL2_MPC_SIZE                                                                               0x0fe9\n#define regDSCL2_MPC_SIZE_BASE_IDX                                                                      2\n#define regDSCL2_LB_DATA_FORMAT                                                                         0x0fea\n#define regDSCL2_LB_DATA_FORMAT_BASE_IDX                                                                2\n#define regDSCL2_LB_MEMORY_CTRL                                                                         0x0feb\n#define regDSCL2_LB_MEMORY_CTRL_BASE_IDX                                                                2\n#define regDSCL2_LB_V_COUNTER                                                                           0x0fec\n#define regDSCL2_LB_V_COUNTER_BASE_IDX                                                                  2\n#define regDSCL2_DSCL_MEM_PWR_CTRL                                                                      0x0fed\n#define regDSCL2_DSCL_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define regDSCL2_DSCL_MEM_PWR_STATUS                                                                    0x0fee\n#define regDSCL2_DSCL_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define regDSCL2_OBUF_CONTROL                                                                           0x0fef\n#define regDSCL2_OBUF_CONTROL_BASE_IDX                                                                  2\n#define regDSCL2_OBUF_MEM_PWR_CTRL                                                                      0x0ff0\n#define regDSCL2_OBUF_MEM_PWR_CTRL_BASE_IDX                                                             2\n\n\n\n\n#define regCM2_CM_CONTROL                                                                               0x0ff6\n#define regCM2_CM_CONTROL_BASE_IDX                                                                      2\n#define regCM2_CM_POST_CSC_CONTROL                                                                      0x0ff7\n#define regCM2_CM_POST_CSC_CONTROL_BASE_IDX                                                             2\n#define regCM2_CM_POST_CSC_C11_C12                                                                      0x0ff8\n#define regCM2_CM_POST_CSC_C11_C12_BASE_IDX                                                             2\n#define regCM2_CM_POST_CSC_C13_C14                                                                      0x0ff9\n#define regCM2_CM_POST_CSC_C13_C14_BASE_IDX                                                             2\n#define regCM2_CM_POST_CSC_C21_C22                                                                      0x0ffa\n#define regCM2_CM_POST_CSC_C21_C22_BASE_IDX                                                             2\n#define regCM2_CM_POST_CSC_C23_C24                                                                      0x0ffb\n#define regCM2_CM_POST_CSC_C23_C24_BASE_IDX                                                             2\n#define regCM2_CM_POST_CSC_C31_C32                                                                      0x0ffc\n#define regCM2_CM_POST_CSC_C31_C32_BASE_IDX                                                             2\n#define regCM2_CM_POST_CSC_C33_C34                                                                      0x0ffd\n#define regCM2_CM_POST_CSC_C33_C34_BASE_IDX                                                             2\n#define regCM2_CM_POST_CSC_B_C11_C12                                                                    0x0ffe\n#define regCM2_CM_POST_CSC_B_C11_C12_BASE_IDX                                                           2\n#define regCM2_CM_POST_CSC_B_C13_C14                                                                    0x0fff\n#define regCM2_CM_POST_CSC_B_C13_C14_BASE_IDX                                                           2\n#define regCM2_CM_POST_CSC_B_C21_C22                                                                    0x1000\n#define regCM2_CM_POST_CSC_B_C21_C22_BASE_IDX                                                           2\n#define regCM2_CM_POST_CSC_B_C23_C24                                                                    0x1001\n#define regCM2_CM_POST_CSC_B_C23_C24_BASE_IDX                                                           2\n#define regCM2_CM_POST_CSC_B_C31_C32                                                                    0x1002\n#define regCM2_CM_POST_CSC_B_C31_C32_BASE_IDX                                                           2\n#define regCM2_CM_POST_CSC_B_C33_C34                                                                    0x1003\n#define regCM2_CM_POST_CSC_B_C33_C34_BASE_IDX                                                           2\n#define regCM2_CM_GAMUT_REMAP_CONTROL                                                                   0x1004\n#define regCM2_CM_GAMUT_REMAP_CONTROL_BASE_IDX                                                          2\n#define regCM2_CM_GAMUT_REMAP_C11_C12                                                                   0x1005\n#define regCM2_CM_GAMUT_REMAP_C11_C12_BASE_IDX                                                          2\n#define regCM2_CM_GAMUT_REMAP_C13_C14                                                                   0x1006\n#define regCM2_CM_GAMUT_REMAP_C13_C14_BASE_IDX                                                          2\n#define regCM2_CM_GAMUT_REMAP_C21_C22                                                                   0x1007\n#define regCM2_CM_GAMUT_REMAP_C21_C22_BASE_IDX                                                          2\n#define regCM2_CM_GAMUT_REMAP_C23_C24                                                                   0x1008\n#define regCM2_CM_GAMUT_REMAP_C23_C24_BASE_IDX                                                          2\n#define regCM2_CM_GAMUT_REMAP_C31_C32                                                                   0x1009\n#define regCM2_CM_GAMUT_REMAP_C31_C32_BASE_IDX                                                          2\n#define regCM2_CM_GAMUT_REMAP_C33_C34                                                                   0x100a\n#define regCM2_CM_GAMUT_REMAP_C33_C34_BASE_IDX                                                          2\n#define regCM2_CM_GAMUT_REMAP_B_C11_C12                                                                 0x100b\n#define regCM2_CM_GAMUT_REMAP_B_C11_C12_BASE_IDX                                                        2\n#define regCM2_CM_GAMUT_REMAP_B_C13_C14                                                                 0x100c\n#define regCM2_CM_GAMUT_REMAP_B_C13_C14_BASE_IDX                                                        2\n#define regCM2_CM_GAMUT_REMAP_B_C21_C22                                                                 0x100d\n#define regCM2_CM_GAMUT_REMAP_B_C21_C22_BASE_IDX                                                        2\n#define regCM2_CM_GAMUT_REMAP_B_C23_C24                                                                 0x100e\n#define regCM2_CM_GAMUT_REMAP_B_C23_C24_BASE_IDX                                                        2\n#define regCM2_CM_GAMUT_REMAP_B_C31_C32                                                                 0x100f\n#define regCM2_CM_GAMUT_REMAP_B_C31_C32_BASE_IDX                                                        2\n#define regCM2_CM_GAMUT_REMAP_B_C33_C34                                                                 0x1010\n#define regCM2_CM_GAMUT_REMAP_B_C33_C34_BASE_IDX                                                        2\n#define regCM2_CM_BIAS_CR_R                                                                             0x1011\n#define regCM2_CM_BIAS_CR_R_BASE_IDX                                                                    2\n#define regCM2_CM_BIAS_Y_G_CB_B                                                                         0x1012\n#define regCM2_CM_BIAS_Y_G_CB_B_BASE_IDX                                                                2\n#define regCM2_CM_GAMCOR_CONTROL                                                                        0x1013\n#define regCM2_CM_GAMCOR_CONTROL_BASE_IDX                                                               2\n#define regCM2_CM_GAMCOR_LUT_INDEX                                                                      0x1014\n#define regCM2_CM_GAMCOR_LUT_INDEX_BASE_IDX                                                             2\n#define regCM2_CM_GAMCOR_LUT_DATA                                                                       0x1015\n#define regCM2_CM_GAMCOR_LUT_DATA_BASE_IDX                                                              2\n#define regCM2_CM_GAMCOR_LUT_CONTROL                                                                    0x1016\n#define regCM2_CM_GAMCOR_LUT_CONTROL_BASE_IDX                                                           2\n#define regCM2_CM_GAMCOR_RAMA_START_CNTL_B                                                              0x1017\n#define regCM2_CM_GAMCOR_RAMA_START_CNTL_B_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMA_START_CNTL_G                                                              0x1018\n#define regCM2_CM_GAMCOR_RAMA_START_CNTL_G_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMA_START_CNTL_R                                                              0x1019\n#define regCM2_CM_GAMCOR_RAMA_START_CNTL_R_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B                                                        0x101a\n#define regCM2_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                               2\n#define regCM2_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G                                                        0x101b\n#define regCM2_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                               2\n#define regCM2_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R                                                        0x101c\n#define regCM2_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                               2\n#define regCM2_CM_GAMCOR_RAMA_START_BASE_CNTL_B                                                         0x101d\n#define regCM2_CM_GAMCOR_RAMA_START_BASE_CNTL_B_BASE_IDX                                                2\n#define regCM2_CM_GAMCOR_RAMA_START_BASE_CNTL_G                                                         0x101e\n#define regCM2_CM_GAMCOR_RAMA_START_BASE_CNTL_G_BASE_IDX                                                2\n#define regCM2_CM_GAMCOR_RAMA_START_BASE_CNTL_R                                                         0x101f\n#define regCM2_CM_GAMCOR_RAMA_START_BASE_CNTL_R_BASE_IDX                                                2\n#define regCM2_CM_GAMCOR_RAMA_END_CNTL1_B                                                               0x1020\n#define regCM2_CM_GAMCOR_RAMA_END_CNTL1_B_BASE_IDX                                                      2\n#define regCM2_CM_GAMCOR_RAMA_END_CNTL2_B                                                               0x1021\n#define regCM2_CM_GAMCOR_RAMA_END_CNTL2_B_BASE_IDX                                                      2\n#define regCM2_CM_GAMCOR_RAMA_END_CNTL1_G                                                               0x1022\n#define regCM2_CM_GAMCOR_RAMA_END_CNTL1_G_BASE_IDX                                                      2\n#define regCM2_CM_GAMCOR_RAMA_END_CNTL2_G                                                               0x1023\n#define regCM2_CM_GAMCOR_RAMA_END_CNTL2_G_BASE_IDX                                                      2\n#define regCM2_CM_GAMCOR_RAMA_END_CNTL1_R                                                               0x1024\n#define regCM2_CM_GAMCOR_RAMA_END_CNTL1_R_BASE_IDX                                                      2\n#define regCM2_CM_GAMCOR_RAMA_END_CNTL2_R                                                               0x1025\n#define regCM2_CM_GAMCOR_RAMA_END_CNTL2_R_BASE_IDX                                                      2\n#define regCM2_CM_GAMCOR_RAMA_OFFSET_B                                                                  0x1026\n#define regCM2_CM_GAMCOR_RAMA_OFFSET_B_BASE_IDX                                                         2\n#define regCM2_CM_GAMCOR_RAMA_OFFSET_G                                                                  0x1027\n#define regCM2_CM_GAMCOR_RAMA_OFFSET_G_BASE_IDX                                                         2\n#define regCM2_CM_GAMCOR_RAMA_OFFSET_R                                                                  0x1028\n#define regCM2_CM_GAMCOR_RAMA_OFFSET_R_BASE_IDX                                                         2\n#define regCM2_CM_GAMCOR_RAMA_REGION_0_1                                                                0x1029\n#define regCM2_CM_GAMCOR_RAMA_REGION_0_1_BASE_IDX                                                       2\n#define regCM2_CM_GAMCOR_RAMA_REGION_2_3                                                                0x102a\n#define regCM2_CM_GAMCOR_RAMA_REGION_2_3_BASE_IDX                                                       2\n#define regCM2_CM_GAMCOR_RAMA_REGION_4_5                                                                0x102b\n#define regCM2_CM_GAMCOR_RAMA_REGION_4_5_BASE_IDX                                                       2\n#define regCM2_CM_GAMCOR_RAMA_REGION_6_7                                                                0x102c\n#define regCM2_CM_GAMCOR_RAMA_REGION_6_7_BASE_IDX                                                       2\n#define regCM2_CM_GAMCOR_RAMA_REGION_8_9                                                                0x102d\n#define regCM2_CM_GAMCOR_RAMA_REGION_8_9_BASE_IDX                                                       2\n#define regCM2_CM_GAMCOR_RAMA_REGION_10_11                                                              0x102e\n#define regCM2_CM_GAMCOR_RAMA_REGION_10_11_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMA_REGION_12_13                                                              0x102f\n#define regCM2_CM_GAMCOR_RAMA_REGION_12_13_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMA_REGION_14_15                                                              0x1030\n#define regCM2_CM_GAMCOR_RAMA_REGION_14_15_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMA_REGION_16_17                                                              0x1031\n#define regCM2_CM_GAMCOR_RAMA_REGION_16_17_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMA_REGION_18_19                                                              0x1032\n#define regCM2_CM_GAMCOR_RAMA_REGION_18_19_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMA_REGION_20_21                                                              0x1033\n#define regCM2_CM_GAMCOR_RAMA_REGION_20_21_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMA_REGION_22_23                                                              0x1034\n#define regCM2_CM_GAMCOR_RAMA_REGION_22_23_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMA_REGION_24_25                                                              0x1035\n#define regCM2_CM_GAMCOR_RAMA_REGION_24_25_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMA_REGION_26_27                                                              0x1036\n#define regCM2_CM_GAMCOR_RAMA_REGION_26_27_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMA_REGION_28_29                                                              0x1037\n#define regCM2_CM_GAMCOR_RAMA_REGION_28_29_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMA_REGION_30_31                                                              0x1038\n#define regCM2_CM_GAMCOR_RAMA_REGION_30_31_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMA_REGION_32_33                                                              0x1039\n#define regCM2_CM_GAMCOR_RAMA_REGION_32_33_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMB_START_CNTL_B                                                              0x103a\n#define regCM2_CM_GAMCOR_RAMB_START_CNTL_B_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMB_START_CNTL_G                                                              0x103b\n#define regCM2_CM_GAMCOR_RAMB_START_CNTL_G_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMB_START_CNTL_R                                                              0x103c\n#define regCM2_CM_GAMCOR_RAMB_START_CNTL_R_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B                                                        0x103d\n#define regCM2_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                               2\n#define regCM2_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G                                                        0x103e\n#define regCM2_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                               2\n#define regCM2_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R                                                        0x103f\n#define regCM2_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                               2\n#define regCM2_CM_GAMCOR_RAMB_START_BASE_CNTL_B                                                         0x1040\n#define regCM2_CM_GAMCOR_RAMB_START_BASE_CNTL_B_BASE_IDX                                                2\n#define regCM2_CM_GAMCOR_RAMB_START_BASE_CNTL_G                                                         0x1041\n#define regCM2_CM_GAMCOR_RAMB_START_BASE_CNTL_G_BASE_IDX                                                2\n#define regCM2_CM_GAMCOR_RAMB_START_BASE_CNTL_R                                                         0x1042\n#define regCM2_CM_GAMCOR_RAMB_START_BASE_CNTL_R_BASE_IDX                                                2\n#define regCM2_CM_GAMCOR_RAMB_END_CNTL1_B                                                               0x1043\n#define regCM2_CM_GAMCOR_RAMB_END_CNTL1_B_BASE_IDX                                                      2\n#define regCM2_CM_GAMCOR_RAMB_END_CNTL2_B                                                               0x1044\n#define regCM2_CM_GAMCOR_RAMB_END_CNTL2_B_BASE_IDX                                                      2\n#define regCM2_CM_GAMCOR_RAMB_END_CNTL1_G                                                               0x1045\n#define regCM2_CM_GAMCOR_RAMB_END_CNTL1_G_BASE_IDX                                                      2\n#define regCM2_CM_GAMCOR_RAMB_END_CNTL2_G                                                               0x1046\n#define regCM2_CM_GAMCOR_RAMB_END_CNTL2_G_BASE_IDX                                                      2\n#define regCM2_CM_GAMCOR_RAMB_END_CNTL1_R                                                               0x1047\n#define regCM2_CM_GAMCOR_RAMB_END_CNTL1_R_BASE_IDX                                                      2\n#define regCM2_CM_GAMCOR_RAMB_END_CNTL2_R                                                               0x1048\n#define regCM2_CM_GAMCOR_RAMB_END_CNTL2_R_BASE_IDX                                                      2\n#define regCM2_CM_GAMCOR_RAMB_OFFSET_B                                                                  0x1049\n#define regCM2_CM_GAMCOR_RAMB_OFFSET_B_BASE_IDX                                                         2\n#define regCM2_CM_GAMCOR_RAMB_OFFSET_G                                                                  0x104a\n#define regCM2_CM_GAMCOR_RAMB_OFFSET_G_BASE_IDX                                                         2\n#define regCM2_CM_GAMCOR_RAMB_OFFSET_R                                                                  0x104b\n#define regCM2_CM_GAMCOR_RAMB_OFFSET_R_BASE_IDX                                                         2\n#define regCM2_CM_GAMCOR_RAMB_REGION_0_1                                                                0x104c\n#define regCM2_CM_GAMCOR_RAMB_REGION_0_1_BASE_IDX                                                       2\n#define regCM2_CM_GAMCOR_RAMB_REGION_2_3                                                                0x104d\n#define regCM2_CM_GAMCOR_RAMB_REGION_2_3_BASE_IDX                                                       2\n#define regCM2_CM_GAMCOR_RAMB_REGION_4_5                                                                0x104e\n#define regCM2_CM_GAMCOR_RAMB_REGION_4_5_BASE_IDX                                                       2\n#define regCM2_CM_GAMCOR_RAMB_REGION_6_7                                                                0x104f\n#define regCM2_CM_GAMCOR_RAMB_REGION_6_7_BASE_IDX                                                       2\n#define regCM2_CM_GAMCOR_RAMB_REGION_8_9                                                                0x1050\n#define regCM2_CM_GAMCOR_RAMB_REGION_8_9_BASE_IDX                                                       2\n#define regCM2_CM_GAMCOR_RAMB_REGION_10_11                                                              0x1051\n#define regCM2_CM_GAMCOR_RAMB_REGION_10_11_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMB_REGION_12_13                                                              0x1052\n#define regCM2_CM_GAMCOR_RAMB_REGION_12_13_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMB_REGION_14_15                                                              0x1053\n#define regCM2_CM_GAMCOR_RAMB_REGION_14_15_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMB_REGION_16_17                                                              0x1054\n#define regCM2_CM_GAMCOR_RAMB_REGION_16_17_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMB_REGION_18_19                                                              0x1055\n#define regCM2_CM_GAMCOR_RAMB_REGION_18_19_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMB_REGION_20_21                                                              0x1056\n#define regCM2_CM_GAMCOR_RAMB_REGION_20_21_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMB_REGION_22_23                                                              0x1057\n#define regCM2_CM_GAMCOR_RAMB_REGION_22_23_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMB_REGION_24_25                                                              0x1058\n#define regCM2_CM_GAMCOR_RAMB_REGION_24_25_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMB_REGION_26_27                                                              0x1059\n#define regCM2_CM_GAMCOR_RAMB_REGION_26_27_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMB_REGION_28_29                                                              0x105a\n#define regCM2_CM_GAMCOR_RAMB_REGION_28_29_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMB_REGION_30_31                                                              0x105b\n#define regCM2_CM_GAMCOR_RAMB_REGION_30_31_BASE_IDX                                                     2\n#define regCM2_CM_GAMCOR_RAMB_REGION_32_33                                                              0x105c\n#define regCM2_CM_GAMCOR_RAMB_REGION_32_33_BASE_IDX                                                     2\n#define regCM2_CM_BLNDGAM_CONTROL                                                                       0x105d\n#define regCM2_CM_BLNDGAM_CONTROL_BASE_IDX                                                              2\n#define regCM2_CM_BLNDGAM_LUT_INDEX                                                                     0x105e\n#define regCM2_CM_BLNDGAM_LUT_INDEX_BASE_IDX                                                            2\n#define regCM2_CM_BLNDGAM_LUT_DATA                                                                      0x105f\n#define regCM2_CM_BLNDGAM_LUT_DATA_BASE_IDX                                                             2\n#define regCM2_CM_BLNDGAM_LUT_CONTROL                                                                   0x1060\n#define regCM2_CM_BLNDGAM_LUT_CONTROL_BASE_IDX                                                          2\n#define regCM2_CM_BLNDGAM_RAMA_START_CNTL_B                                                             0x1061\n#define regCM2_CM_BLNDGAM_RAMA_START_CNTL_B_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMA_START_CNTL_G                                                             0x1062\n#define regCM2_CM_BLNDGAM_RAMA_START_CNTL_G_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMA_START_CNTL_R                                                             0x1063\n#define regCM2_CM_BLNDGAM_RAMA_START_CNTL_R_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_B                                                       0x1064\n#define regCM2_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                              2\n#define regCM2_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_G                                                       0x1065\n#define regCM2_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                              2\n#define regCM2_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R                                                       0x1066\n#define regCM2_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                              2\n#define regCM2_CM_BLNDGAM_RAMA_START_BASE_CNTL_B                                                        0x1067\n#define regCM2_CM_BLNDGAM_RAMA_START_BASE_CNTL_B_BASE_IDX                                               2\n#define regCM2_CM_BLNDGAM_RAMA_START_BASE_CNTL_G                                                        0x1068\n#define regCM2_CM_BLNDGAM_RAMA_START_BASE_CNTL_G_BASE_IDX                                               2\n#define regCM2_CM_BLNDGAM_RAMA_START_BASE_CNTL_R                                                        0x1069\n#define regCM2_CM_BLNDGAM_RAMA_START_BASE_CNTL_R_BASE_IDX                                               2\n#define regCM2_CM_BLNDGAM_RAMA_END_CNTL1_B                                                              0x106a\n#define regCM2_CM_BLNDGAM_RAMA_END_CNTL1_B_BASE_IDX                                                     2\n#define regCM2_CM_BLNDGAM_RAMA_END_CNTL2_B                                                              0x106b\n#define regCM2_CM_BLNDGAM_RAMA_END_CNTL2_B_BASE_IDX                                                     2\n#define regCM2_CM_BLNDGAM_RAMA_END_CNTL1_G                                                              0x106c\n#define regCM2_CM_BLNDGAM_RAMA_END_CNTL1_G_BASE_IDX                                                     2\n#define regCM2_CM_BLNDGAM_RAMA_END_CNTL2_G                                                              0x106d\n#define regCM2_CM_BLNDGAM_RAMA_END_CNTL2_G_BASE_IDX                                                     2\n#define regCM2_CM_BLNDGAM_RAMA_END_CNTL1_R                                                              0x106e\n#define regCM2_CM_BLNDGAM_RAMA_END_CNTL1_R_BASE_IDX                                                     2\n#define regCM2_CM_BLNDGAM_RAMA_END_CNTL2_R                                                              0x106f\n#define regCM2_CM_BLNDGAM_RAMA_END_CNTL2_R_BASE_IDX                                                     2\n#define regCM2_CM_BLNDGAM_RAMA_OFFSET_B                                                                 0x1070\n#define regCM2_CM_BLNDGAM_RAMA_OFFSET_B_BASE_IDX                                                        2\n#define regCM2_CM_BLNDGAM_RAMA_OFFSET_G                                                                 0x1071\n#define regCM2_CM_BLNDGAM_RAMA_OFFSET_G_BASE_IDX                                                        2\n#define regCM2_CM_BLNDGAM_RAMA_OFFSET_R                                                                 0x1072\n#define regCM2_CM_BLNDGAM_RAMA_OFFSET_R_BASE_IDX                                                        2\n#define regCM2_CM_BLNDGAM_RAMA_REGION_0_1                                                               0x1073\n#define regCM2_CM_BLNDGAM_RAMA_REGION_0_1_BASE_IDX                                                      2\n#define regCM2_CM_BLNDGAM_RAMA_REGION_2_3                                                               0x1074\n#define regCM2_CM_BLNDGAM_RAMA_REGION_2_3_BASE_IDX                                                      2\n#define regCM2_CM_BLNDGAM_RAMA_REGION_4_5                                                               0x1075\n#define regCM2_CM_BLNDGAM_RAMA_REGION_4_5_BASE_IDX                                                      2\n#define regCM2_CM_BLNDGAM_RAMA_REGION_6_7                                                               0x1076\n#define regCM2_CM_BLNDGAM_RAMA_REGION_6_7_BASE_IDX                                                      2\n#define regCM2_CM_BLNDGAM_RAMA_REGION_8_9                                                               0x1077\n#define regCM2_CM_BLNDGAM_RAMA_REGION_8_9_BASE_IDX                                                      2\n#define regCM2_CM_BLNDGAM_RAMA_REGION_10_11                                                             0x1078\n#define regCM2_CM_BLNDGAM_RAMA_REGION_10_11_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMA_REGION_12_13                                                             0x1079\n#define regCM2_CM_BLNDGAM_RAMA_REGION_12_13_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMA_REGION_14_15                                                             0x107a\n#define regCM2_CM_BLNDGAM_RAMA_REGION_14_15_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMA_REGION_16_17                                                             0x107b\n#define regCM2_CM_BLNDGAM_RAMA_REGION_16_17_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMA_REGION_18_19                                                             0x107c\n#define regCM2_CM_BLNDGAM_RAMA_REGION_18_19_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMA_REGION_20_21                                                             0x107d\n#define regCM2_CM_BLNDGAM_RAMA_REGION_20_21_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMA_REGION_22_23                                                             0x107e\n#define regCM2_CM_BLNDGAM_RAMA_REGION_22_23_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMA_REGION_24_25                                                             0x107f\n#define regCM2_CM_BLNDGAM_RAMA_REGION_24_25_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMA_REGION_26_27                                                             0x1080\n#define regCM2_CM_BLNDGAM_RAMA_REGION_26_27_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMA_REGION_28_29                                                             0x1081\n#define regCM2_CM_BLNDGAM_RAMA_REGION_28_29_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMA_REGION_30_31                                                             0x1082\n#define regCM2_CM_BLNDGAM_RAMA_REGION_30_31_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMA_REGION_32_33                                                             0x1083\n#define regCM2_CM_BLNDGAM_RAMA_REGION_32_33_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMB_START_CNTL_B                                                             0x1084\n#define regCM2_CM_BLNDGAM_RAMB_START_CNTL_B_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMB_START_CNTL_G                                                             0x1085\n#define regCM2_CM_BLNDGAM_RAMB_START_CNTL_G_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMB_START_CNTL_R                                                             0x1086\n#define regCM2_CM_BLNDGAM_RAMB_START_CNTL_R_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_B                                                       0x1087\n#define regCM2_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                              2\n#define regCM2_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_G                                                       0x1088\n#define regCM2_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                              2\n#define regCM2_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_R                                                       0x1089\n#define regCM2_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                              2\n#define regCM2_CM_BLNDGAM_RAMB_START_BASE_CNTL_B                                                        0x108a\n#define regCM2_CM_BLNDGAM_RAMB_START_BASE_CNTL_B_BASE_IDX                                               2\n#define regCM2_CM_BLNDGAM_RAMB_START_BASE_CNTL_G                                                        0x108b\n#define regCM2_CM_BLNDGAM_RAMB_START_BASE_CNTL_G_BASE_IDX                                               2\n#define regCM2_CM_BLNDGAM_RAMB_START_BASE_CNTL_R                                                        0x108c\n#define regCM2_CM_BLNDGAM_RAMB_START_BASE_CNTL_R_BASE_IDX                                               2\n#define regCM2_CM_BLNDGAM_RAMB_END_CNTL1_B                                                              0x108d\n#define regCM2_CM_BLNDGAM_RAMB_END_CNTL1_B_BASE_IDX                                                     2\n#define regCM2_CM_BLNDGAM_RAMB_END_CNTL2_B                                                              0x108e\n#define regCM2_CM_BLNDGAM_RAMB_END_CNTL2_B_BASE_IDX                                                     2\n#define regCM2_CM_BLNDGAM_RAMB_END_CNTL1_G                                                              0x108f\n#define regCM2_CM_BLNDGAM_RAMB_END_CNTL1_G_BASE_IDX                                                     2\n#define regCM2_CM_BLNDGAM_RAMB_END_CNTL2_G                                                              0x1090\n#define regCM2_CM_BLNDGAM_RAMB_END_CNTL2_G_BASE_IDX                                                     2\n#define regCM2_CM_BLNDGAM_RAMB_END_CNTL1_R                                                              0x1091\n#define regCM2_CM_BLNDGAM_RAMB_END_CNTL1_R_BASE_IDX                                                     2\n#define regCM2_CM_BLNDGAM_RAMB_END_CNTL2_R                                                              0x1092\n#define regCM2_CM_BLNDGAM_RAMB_END_CNTL2_R_BASE_IDX                                                     2\n#define regCM2_CM_BLNDGAM_RAMB_OFFSET_B                                                                 0x1093\n#define regCM2_CM_BLNDGAM_RAMB_OFFSET_B_BASE_IDX                                                        2\n#define regCM2_CM_BLNDGAM_RAMB_OFFSET_G                                                                 0x1094\n#define regCM2_CM_BLNDGAM_RAMB_OFFSET_G_BASE_IDX                                                        2\n#define regCM2_CM_BLNDGAM_RAMB_OFFSET_R                                                                 0x1095\n#define regCM2_CM_BLNDGAM_RAMB_OFFSET_R_BASE_IDX                                                        2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_0_1                                                               0x1096\n#define regCM2_CM_BLNDGAM_RAMB_REGION_0_1_BASE_IDX                                                      2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_2_3                                                               0x1097\n#define regCM2_CM_BLNDGAM_RAMB_REGION_2_3_BASE_IDX                                                      2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_4_5                                                               0x1098\n#define regCM2_CM_BLNDGAM_RAMB_REGION_4_5_BASE_IDX                                                      2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_6_7                                                               0x1099\n#define regCM2_CM_BLNDGAM_RAMB_REGION_6_7_BASE_IDX                                                      2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_8_9                                                               0x109a\n#define regCM2_CM_BLNDGAM_RAMB_REGION_8_9_BASE_IDX                                                      2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_10_11                                                             0x109b\n#define regCM2_CM_BLNDGAM_RAMB_REGION_10_11_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_12_13                                                             0x109c\n#define regCM2_CM_BLNDGAM_RAMB_REGION_12_13_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_14_15                                                             0x109d\n#define regCM2_CM_BLNDGAM_RAMB_REGION_14_15_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_16_17                                                             0x109e\n#define regCM2_CM_BLNDGAM_RAMB_REGION_16_17_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_18_19                                                             0x109f\n#define regCM2_CM_BLNDGAM_RAMB_REGION_18_19_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_20_21                                                             0x10a0\n#define regCM2_CM_BLNDGAM_RAMB_REGION_20_21_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_22_23                                                             0x10a1\n#define regCM2_CM_BLNDGAM_RAMB_REGION_22_23_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_24_25                                                             0x10a2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_24_25_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_26_27                                                             0x10a3\n#define regCM2_CM_BLNDGAM_RAMB_REGION_26_27_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_28_29                                                             0x10a4\n#define regCM2_CM_BLNDGAM_RAMB_REGION_28_29_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_30_31                                                             0x10a5\n#define regCM2_CM_BLNDGAM_RAMB_REGION_30_31_BASE_IDX                                                    2\n#define regCM2_CM_BLNDGAM_RAMB_REGION_32_33                                                             0x10a6\n#define regCM2_CM_BLNDGAM_RAMB_REGION_32_33_BASE_IDX                                                    2\n#define regCM2_CM_HDR_MULT_COEF                                                                         0x10a7\n#define regCM2_CM_HDR_MULT_COEF_BASE_IDX                                                                2\n#define regCM2_CM_MEM_PWR_CTRL                                                                          0x10a8\n#define regCM2_CM_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define regCM2_CM_MEM_PWR_STATUS                                                                        0x10a9\n#define regCM2_CM_MEM_PWR_STATUS_BASE_IDX                                                               2\n#define regCM2_CM_DEALPHA                                                                               0x10ab\n#define regCM2_CM_DEALPHA_BASE_IDX                                                                      2\n#define regCM2_CM_COEF_FORMAT                                                                           0x10ac\n#define regCM2_CM_COEF_FORMAT_BASE_IDX                                                                  2\n#define regCM2_CM_SHAPER_CONTROL                                                                        0x10ad\n#define regCM2_CM_SHAPER_CONTROL_BASE_IDX                                                               2\n#define regCM2_CM_SHAPER_OFFSET_R                                                                       0x10ae\n#define regCM2_CM_SHAPER_OFFSET_R_BASE_IDX                                                              2\n#define regCM2_CM_SHAPER_OFFSET_G                                                                       0x10af\n#define regCM2_CM_SHAPER_OFFSET_G_BASE_IDX                                                              2\n#define regCM2_CM_SHAPER_OFFSET_B                                                                       0x10b0\n#define regCM2_CM_SHAPER_OFFSET_B_BASE_IDX                                                              2\n#define regCM2_CM_SHAPER_SCALE_R                                                                        0x10b1\n#define regCM2_CM_SHAPER_SCALE_R_BASE_IDX                                                               2\n#define regCM2_CM_SHAPER_SCALE_G_B                                                                      0x10b2\n#define regCM2_CM_SHAPER_SCALE_G_B_BASE_IDX                                                             2\n#define regCM2_CM_SHAPER_LUT_INDEX                                                                      0x10b3\n#define regCM2_CM_SHAPER_LUT_INDEX_BASE_IDX                                                             2\n#define regCM2_CM_SHAPER_LUT_DATA                                                                       0x10b4\n#define regCM2_CM_SHAPER_LUT_DATA_BASE_IDX                                                              2\n#define regCM2_CM_SHAPER_LUT_WRITE_EN_MASK                                                              0x10b5\n#define regCM2_CM_SHAPER_LUT_WRITE_EN_MASK_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMA_START_CNTL_B                                                              0x10b6\n#define regCM2_CM_SHAPER_RAMA_START_CNTL_B_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMA_START_CNTL_G                                                              0x10b7\n#define regCM2_CM_SHAPER_RAMA_START_CNTL_G_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMA_START_CNTL_R                                                              0x10b8\n#define regCM2_CM_SHAPER_RAMA_START_CNTL_R_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMA_END_CNTL_B                                                                0x10b9\n#define regCM2_CM_SHAPER_RAMA_END_CNTL_B_BASE_IDX                                                       2\n#define regCM2_CM_SHAPER_RAMA_END_CNTL_G                                                                0x10ba\n#define regCM2_CM_SHAPER_RAMA_END_CNTL_G_BASE_IDX                                                       2\n#define regCM2_CM_SHAPER_RAMA_END_CNTL_R                                                                0x10bb\n#define regCM2_CM_SHAPER_RAMA_END_CNTL_R_BASE_IDX                                                       2\n#define regCM2_CM_SHAPER_RAMA_REGION_0_1                                                                0x10bc\n#define regCM2_CM_SHAPER_RAMA_REGION_0_1_BASE_IDX                                                       2\n#define regCM2_CM_SHAPER_RAMA_REGION_2_3                                                                0x10bd\n#define regCM2_CM_SHAPER_RAMA_REGION_2_3_BASE_IDX                                                       2\n#define regCM2_CM_SHAPER_RAMA_REGION_4_5                                                                0x10be\n#define regCM2_CM_SHAPER_RAMA_REGION_4_5_BASE_IDX                                                       2\n#define regCM2_CM_SHAPER_RAMA_REGION_6_7                                                                0x10bf\n#define regCM2_CM_SHAPER_RAMA_REGION_6_7_BASE_IDX                                                       2\n#define regCM2_CM_SHAPER_RAMA_REGION_8_9                                                                0x10c0\n#define regCM2_CM_SHAPER_RAMA_REGION_8_9_BASE_IDX                                                       2\n#define regCM2_CM_SHAPER_RAMA_REGION_10_11                                                              0x10c1\n#define regCM2_CM_SHAPER_RAMA_REGION_10_11_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMA_REGION_12_13                                                              0x10c2\n#define regCM2_CM_SHAPER_RAMA_REGION_12_13_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMA_REGION_14_15                                                              0x10c3\n#define regCM2_CM_SHAPER_RAMA_REGION_14_15_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMA_REGION_16_17                                                              0x10c4\n#define regCM2_CM_SHAPER_RAMA_REGION_16_17_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMA_REGION_18_19                                                              0x10c5\n#define regCM2_CM_SHAPER_RAMA_REGION_18_19_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMA_REGION_20_21                                                              0x10c6\n#define regCM2_CM_SHAPER_RAMA_REGION_20_21_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMA_REGION_22_23                                                              0x10c7\n#define regCM2_CM_SHAPER_RAMA_REGION_22_23_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMA_REGION_24_25                                                              0x10c8\n#define regCM2_CM_SHAPER_RAMA_REGION_24_25_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMA_REGION_26_27                                                              0x10c9\n#define regCM2_CM_SHAPER_RAMA_REGION_26_27_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMA_REGION_28_29                                                              0x10ca\n#define regCM2_CM_SHAPER_RAMA_REGION_28_29_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMA_REGION_30_31                                                              0x10cb\n#define regCM2_CM_SHAPER_RAMA_REGION_30_31_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMA_REGION_32_33                                                              0x10cc\n#define regCM2_CM_SHAPER_RAMA_REGION_32_33_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMB_START_CNTL_B                                                              0x10cd\n#define regCM2_CM_SHAPER_RAMB_START_CNTL_B_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMB_START_CNTL_G                                                              0x10ce\n#define regCM2_CM_SHAPER_RAMB_START_CNTL_G_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMB_START_CNTL_R                                                              0x10cf\n#define regCM2_CM_SHAPER_RAMB_START_CNTL_R_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMB_END_CNTL_B                                                                0x10d0\n#define regCM2_CM_SHAPER_RAMB_END_CNTL_B_BASE_IDX                                                       2\n#define regCM2_CM_SHAPER_RAMB_END_CNTL_G                                                                0x10d1\n#define regCM2_CM_SHAPER_RAMB_END_CNTL_G_BASE_IDX                                                       2\n#define regCM2_CM_SHAPER_RAMB_END_CNTL_R                                                                0x10d2\n#define regCM2_CM_SHAPER_RAMB_END_CNTL_R_BASE_IDX                                                       2\n#define regCM2_CM_SHAPER_RAMB_REGION_0_1                                                                0x10d3\n#define regCM2_CM_SHAPER_RAMB_REGION_0_1_BASE_IDX                                                       2\n#define regCM2_CM_SHAPER_RAMB_REGION_2_3                                                                0x10d4\n#define regCM2_CM_SHAPER_RAMB_REGION_2_3_BASE_IDX                                                       2\n#define regCM2_CM_SHAPER_RAMB_REGION_4_5                                                                0x10d5\n#define regCM2_CM_SHAPER_RAMB_REGION_4_5_BASE_IDX                                                       2\n#define regCM2_CM_SHAPER_RAMB_REGION_6_7                                                                0x10d6\n#define regCM2_CM_SHAPER_RAMB_REGION_6_7_BASE_IDX                                                       2\n#define regCM2_CM_SHAPER_RAMB_REGION_8_9                                                                0x10d7\n#define regCM2_CM_SHAPER_RAMB_REGION_8_9_BASE_IDX                                                       2\n#define regCM2_CM_SHAPER_RAMB_REGION_10_11                                                              0x10d8\n#define regCM2_CM_SHAPER_RAMB_REGION_10_11_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMB_REGION_12_13                                                              0x10d9\n#define regCM2_CM_SHAPER_RAMB_REGION_12_13_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMB_REGION_14_15                                                              0x10da\n#define regCM2_CM_SHAPER_RAMB_REGION_14_15_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMB_REGION_16_17                                                              0x10db\n#define regCM2_CM_SHAPER_RAMB_REGION_16_17_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMB_REGION_18_19                                                              0x10dc\n#define regCM2_CM_SHAPER_RAMB_REGION_18_19_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMB_REGION_20_21                                                              0x10dd\n#define regCM2_CM_SHAPER_RAMB_REGION_20_21_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMB_REGION_22_23                                                              0x10de\n#define regCM2_CM_SHAPER_RAMB_REGION_22_23_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMB_REGION_24_25                                                              0x10df\n#define regCM2_CM_SHAPER_RAMB_REGION_24_25_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMB_REGION_26_27                                                              0x10e0\n#define regCM2_CM_SHAPER_RAMB_REGION_26_27_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMB_REGION_28_29                                                              0x10e1\n#define regCM2_CM_SHAPER_RAMB_REGION_28_29_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMB_REGION_30_31                                                              0x10e2\n#define regCM2_CM_SHAPER_RAMB_REGION_30_31_BASE_IDX                                                     2\n#define regCM2_CM_SHAPER_RAMB_REGION_32_33                                                              0x10e3\n#define regCM2_CM_SHAPER_RAMB_REGION_32_33_BASE_IDX                                                     2\n#define regCM2_CM_MEM_PWR_CTRL2                                                                         0x10e4\n#define regCM2_CM_MEM_PWR_CTRL2_BASE_IDX                                                                2\n#define regCM2_CM_MEM_PWR_STATUS2                                                                       0x10e5\n#define regCM2_CM_MEM_PWR_STATUS2_BASE_IDX                                                              2\n#define regCM2_CM_3DLUT_MODE                                                                            0x10e6\n#define regCM2_CM_3DLUT_MODE_BASE_IDX                                                                   2\n#define regCM2_CM_3DLUT_INDEX                                                                           0x10e7\n#define regCM2_CM_3DLUT_INDEX_BASE_IDX                                                                  2\n#define regCM2_CM_3DLUT_DATA                                                                            0x10e8\n#define regCM2_CM_3DLUT_DATA_BASE_IDX                                                                   2\n#define regCM2_CM_3DLUT_DATA_30BIT                                                                      0x10e9\n#define regCM2_CM_3DLUT_DATA_30BIT_BASE_IDX                                                             2\n#define regCM2_CM_3DLUT_READ_WRITE_CONTROL                                                              0x10ea\n#define regCM2_CM_3DLUT_READ_WRITE_CONTROL_BASE_IDX                                                     2\n#define regCM2_CM_3DLUT_OUT_NORM_FACTOR                                                                 0x10eb\n#define regCM2_CM_3DLUT_OUT_NORM_FACTOR_BASE_IDX                                                        2\n#define regCM2_CM_3DLUT_OUT_OFFSET_R                                                                    0x10ec\n#define regCM2_CM_3DLUT_OUT_OFFSET_R_BASE_IDX                                                           2\n#define regCM2_CM_3DLUT_OUT_OFFSET_G                                                                    0x10ed\n#define regCM2_CM_3DLUT_OUT_OFFSET_G_BASE_IDX                                                           2\n#define regCM2_CM_3DLUT_OUT_OFFSET_B                                                                    0x10ee\n#define regCM2_CM_3DLUT_OUT_OFFSET_B_BASE_IDX                                                           2\n#define regCM2_CM_TEST_DEBUG_INDEX                                                                      0x10ef\n#define regCM2_CM_TEST_DEBUG_INDEX_BASE_IDX                                                             2\n#define regCM2_CM_TEST_DEBUG_DATA                                                                       0x10f0\n#define regCM2_CM_TEST_DEBUG_DATA_BASE_IDX                                                              2\n\n\n\n\n#define regDPP_TOP2_DPP_CONTROL                                                                         0x0f9b\n#define regDPP_TOP2_DPP_CONTROL_BASE_IDX                                                                2\n#define regDPP_TOP2_DPP_SOFT_RESET                                                                      0x0f9c\n#define regDPP_TOP2_DPP_SOFT_RESET_BASE_IDX                                                             2\n#define regDPP_TOP2_DPP_CRC_VAL_R_G                                                                     0x0f9d\n#define regDPP_TOP2_DPP_CRC_VAL_R_G_BASE_IDX                                                            2\n#define regDPP_TOP2_DPP_CRC_VAL_B_A                                                                     0x0f9e\n#define regDPP_TOP2_DPP_CRC_VAL_B_A_BASE_IDX                                                            2\n#define regDPP_TOP2_DPP_CRC_CTRL                                                                        0x0f9f\n#define regDPP_TOP2_DPP_CRC_CTRL_BASE_IDX                                                               2\n#define regDPP_TOP2_HOST_READ_CONTROL                                                                   0x0fa0\n#define regDPP_TOP2_HOST_READ_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define regDC_PERFMON13_PERFCOUNTER_CNTL                                                                0x10fa\n#define regDC_PERFMON13_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define regDC_PERFMON13_PERFCOUNTER_CNTL2                                                               0x10fb\n#define regDC_PERFMON13_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define regDC_PERFMON13_PERFCOUNTER_STATE                                                               0x10fc\n#define regDC_PERFMON13_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define regDC_PERFMON13_PERFMON_CNTL                                                                    0x10fd\n#define regDC_PERFMON13_PERFMON_CNTL_BASE_IDX                                                           2\n#define regDC_PERFMON13_PERFMON_CNTL2                                                                   0x10fe\n#define regDC_PERFMON13_PERFMON_CNTL2_BASE_IDX                                                          2\n#define regDC_PERFMON13_PERFMON_CVALUE_INT_MISC                                                         0x10ff\n#define regDC_PERFMON13_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define regDC_PERFMON13_PERFMON_CVALUE_LOW                                                              0x1100\n#define regDC_PERFMON13_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define regDC_PERFMON13_PERFMON_HI                                                                      0x1101\n#define regDC_PERFMON13_PERFMON_HI_BASE_IDX                                                             2\n#define regDC_PERFMON13_PERFMON_LOW                                                                     0x1102\n#define regDC_PERFMON13_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define regCNVC_CFG3_CNVC_SURFACE_PIXEL_FORMAT                                                          0x1110\n#define regCNVC_CFG3_CNVC_SURFACE_PIXEL_FORMAT_BASE_IDX                                                 2\n#define regCNVC_CFG3_FORMAT_CONTROL                                                                     0x1111\n#define regCNVC_CFG3_FORMAT_CONTROL_BASE_IDX                                                            2\n#define regCNVC_CFG3_FCNV_FP_BIAS_R                                                                     0x1112\n#define regCNVC_CFG3_FCNV_FP_BIAS_R_BASE_IDX                                                            2\n#define regCNVC_CFG3_FCNV_FP_BIAS_G                                                                     0x1113\n#define regCNVC_CFG3_FCNV_FP_BIAS_G_BASE_IDX                                                            2\n#define regCNVC_CFG3_FCNV_FP_BIAS_B                                                                     0x1114\n#define regCNVC_CFG3_FCNV_FP_BIAS_B_BASE_IDX                                                            2\n#define regCNVC_CFG3_FCNV_FP_SCALE_R                                                                    0x1115\n#define regCNVC_CFG3_FCNV_FP_SCALE_R_BASE_IDX                                                           2\n#define regCNVC_CFG3_FCNV_FP_SCALE_G                                                                    0x1116\n#define regCNVC_CFG3_FCNV_FP_SCALE_G_BASE_IDX                                                           2\n#define regCNVC_CFG3_FCNV_FP_SCALE_B                                                                    0x1117\n#define regCNVC_CFG3_FCNV_FP_SCALE_B_BASE_IDX                                                           2\n#define regCNVC_CFG3_COLOR_KEYER_CONTROL                                                                0x1118\n#define regCNVC_CFG3_COLOR_KEYER_CONTROL_BASE_IDX                                                       2\n#define regCNVC_CFG3_COLOR_KEYER_ALPHA                                                                  0x1119\n#define regCNVC_CFG3_COLOR_KEYER_ALPHA_BASE_IDX                                                         2\n#define regCNVC_CFG3_COLOR_KEYER_RED                                                                    0x111a\n#define regCNVC_CFG3_COLOR_KEYER_RED_BASE_IDX                                                           2\n#define regCNVC_CFG3_COLOR_KEYER_GREEN                                                                  0x111b\n#define regCNVC_CFG3_COLOR_KEYER_GREEN_BASE_IDX                                                         2\n#define regCNVC_CFG3_COLOR_KEYER_BLUE                                                                   0x111c\n#define regCNVC_CFG3_COLOR_KEYER_BLUE_BASE_IDX                                                          2\n#define regCNVC_CFG3_ALPHA_2BIT_LUT                                                                     0x111e\n#define regCNVC_CFG3_ALPHA_2BIT_LUT_BASE_IDX                                                            2\n#define regCNVC_CFG3_PRE_DEALPHA                                                                        0x111f\n#define regCNVC_CFG3_PRE_DEALPHA_BASE_IDX                                                               2\n#define regCNVC_CFG3_PRE_CSC_MODE                                                                       0x1120\n#define regCNVC_CFG3_PRE_CSC_MODE_BASE_IDX                                                              2\n#define regCNVC_CFG3_PRE_CSC_C11_C12                                                                    0x1121\n#define regCNVC_CFG3_PRE_CSC_C11_C12_BASE_IDX                                                           2\n#define regCNVC_CFG3_PRE_CSC_C13_C14                                                                    0x1122\n#define regCNVC_CFG3_PRE_CSC_C13_C14_BASE_IDX                                                           2\n#define regCNVC_CFG3_PRE_CSC_C21_C22                                                                    0x1123\n#define regCNVC_CFG3_PRE_CSC_C21_C22_BASE_IDX                                                           2\n#define regCNVC_CFG3_PRE_CSC_C23_C24                                                                    0x1124\n#define regCNVC_CFG3_PRE_CSC_C23_C24_BASE_IDX                                                           2\n#define regCNVC_CFG3_PRE_CSC_C31_C32                                                                    0x1125\n#define regCNVC_CFG3_PRE_CSC_C31_C32_BASE_IDX                                                           2\n#define regCNVC_CFG3_PRE_CSC_C33_C34                                                                    0x1126\n#define regCNVC_CFG3_PRE_CSC_C33_C34_BASE_IDX                                                           2\n#define regCNVC_CFG3_PRE_CSC_B_C11_C12                                                                  0x1127\n#define regCNVC_CFG3_PRE_CSC_B_C11_C12_BASE_IDX                                                         2\n#define regCNVC_CFG3_PRE_CSC_B_C13_C14                                                                  0x1128\n#define regCNVC_CFG3_PRE_CSC_B_C13_C14_BASE_IDX                                                         2\n#define regCNVC_CFG3_PRE_CSC_B_C21_C22                                                                  0x1129\n#define regCNVC_CFG3_PRE_CSC_B_C21_C22_BASE_IDX                                                         2\n#define regCNVC_CFG3_PRE_CSC_B_C23_C24                                                                  0x112a\n#define regCNVC_CFG3_PRE_CSC_B_C23_C24_BASE_IDX                                                         2\n#define regCNVC_CFG3_PRE_CSC_B_C31_C32                                                                  0x112b\n#define regCNVC_CFG3_PRE_CSC_B_C31_C32_BASE_IDX                                                         2\n#define regCNVC_CFG3_PRE_CSC_B_C33_C34                                                                  0x112c\n#define regCNVC_CFG3_PRE_CSC_B_C33_C34_BASE_IDX                                                         2\n#define regCNVC_CFG3_CNVC_COEF_FORMAT                                                                   0x112d\n#define regCNVC_CFG3_CNVC_COEF_FORMAT_BASE_IDX                                                          2\n#define regCNVC_CFG3_PRE_DEGAM                                                                          0x112e\n#define regCNVC_CFG3_PRE_DEGAM_BASE_IDX                                                                 2\n#define regCNVC_CFG3_PRE_REALPHA                                                                        0x112f\n#define regCNVC_CFG3_PRE_REALPHA_BASE_IDX                                                               2\n\n\n\n\n#define regCNVC_CUR3_CURSOR0_CONTROL                                                                    0x1132\n#define regCNVC_CUR3_CURSOR0_CONTROL_BASE_IDX                                                           2\n#define regCNVC_CUR3_CURSOR0_COLOR0                                                                     0x1133\n#define regCNVC_CUR3_CURSOR0_COLOR0_BASE_IDX                                                            2\n#define regCNVC_CUR3_CURSOR0_COLOR1                                                                     0x1134\n#define regCNVC_CUR3_CURSOR0_COLOR1_BASE_IDX                                                            2\n#define regCNVC_CUR3_CURSOR0_FP_SCALE_BIAS                                                              0x1135\n#define regCNVC_CUR3_CURSOR0_FP_SCALE_BIAS_BASE_IDX                                                     2\n\n\n\n\n#define regDSCL3_SCL_COEF_RAM_TAP_SELECT                                                                0x113a\n#define regDSCL3_SCL_COEF_RAM_TAP_SELECT_BASE_IDX                                                       2\n#define regDSCL3_SCL_COEF_RAM_TAP_DATA                                                                  0x113b\n#define regDSCL3_SCL_COEF_RAM_TAP_DATA_BASE_IDX                                                         2\n#define regDSCL3_SCL_MODE                                                                               0x113c\n#define regDSCL3_SCL_MODE_BASE_IDX                                                                      2\n#define regDSCL3_SCL_TAP_CONTROL                                                                        0x113d\n#define regDSCL3_SCL_TAP_CONTROL_BASE_IDX                                                               2\n#define regDSCL3_DSCL_CONTROL                                                                           0x113e\n#define regDSCL3_DSCL_CONTROL_BASE_IDX                                                                  2\n#define regDSCL3_DSCL_2TAP_CONTROL                                                                      0x113f\n#define regDSCL3_DSCL_2TAP_CONTROL_BASE_IDX                                                             2\n#define regDSCL3_SCL_MANUAL_REPLICATE_CONTROL                                                           0x1140\n#define regDSCL3_SCL_MANUAL_REPLICATE_CONTROL_BASE_IDX                                                  2\n#define regDSCL3_SCL_HORZ_FILTER_SCALE_RATIO                                                            0x1141\n#define regDSCL3_SCL_HORZ_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define regDSCL3_SCL_HORZ_FILTER_INIT                                                                   0x1142\n#define regDSCL3_SCL_HORZ_FILTER_INIT_BASE_IDX                                                          2\n#define regDSCL3_SCL_HORZ_FILTER_SCALE_RATIO_C                                                          0x1143\n#define regDSCL3_SCL_HORZ_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define regDSCL3_SCL_HORZ_FILTER_INIT_C                                                                 0x1144\n#define regDSCL3_SCL_HORZ_FILTER_INIT_C_BASE_IDX                                                        2\n#define regDSCL3_SCL_VERT_FILTER_SCALE_RATIO                                                            0x1145\n#define regDSCL3_SCL_VERT_FILTER_SCALE_RATIO_BASE_IDX                                                   2\n#define regDSCL3_SCL_VERT_FILTER_INIT                                                                   0x1146\n#define regDSCL3_SCL_VERT_FILTER_INIT_BASE_IDX                                                          2\n#define regDSCL3_SCL_VERT_FILTER_INIT_BOT                                                               0x1147\n#define regDSCL3_SCL_VERT_FILTER_INIT_BOT_BASE_IDX                                                      2\n#define regDSCL3_SCL_VERT_FILTER_SCALE_RATIO_C                                                          0x1148\n#define regDSCL3_SCL_VERT_FILTER_SCALE_RATIO_C_BASE_IDX                                                 2\n#define regDSCL3_SCL_VERT_FILTER_INIT_C                                                                 0x1149\n#define regDSCL3_SCL_VERT_FILTER_INIT_C_BASE_IDX                                                        2\n#define regDSCL3_SCL_VERT_FILTER_INIT_BOT_C                                                             0x114a\n#define regDSCL3_SCL_VERT_FILTER_INIT_BOT_C_BASE_IDX                                                    2\n#define regDSCL3_SCL_BLACK_COLOR                                                                        0x114b\n#define regDSCL3_SCL_BLACK_COLOR_BASE_IDX                                                               2\n#define regDSCL3_DSCL_UPDATE                                                                            0x114c\n#define regDSCL3_DSCL_UPDATE_BASE_IDX                                                                   2\n#define regDSCL3_DSCL_AUTOCAL                                                                           0x114d\n#define regDSCL3_DSCL_AUTOCAL_BASE_IDX                                                                  2\n#define regDSCL3_DSCL_EXT_OVERSCAN_LEFT_RIGHT                                                           0x114e\n#define regDSCL3_DSCL_EXT_OVERSCAN_LEFT_RIGHT_BASE_IDX                                                  2\n#define regDSCL3_DSCL_EXT_OVERSCAN_TOP_BOTTOM                                                           0x114f\n#define regDSCL3_DSCL_EXT_OVERSCAN_TOP_BOTTOM_BASE_IDX                                                  2\n#define regDSCL3_OTG_H_BLANK                                                                            0x1150\n#define regDSCL3_OTG_H_BLANK_BASE_IDX                                                                   2\n#define regDSCL3_OTG_V_BLANK                                                                            0x1151\n#define regDSCL3_OTG_V_BLANK_BASE_IDX                                                                   2\n#define regDSCL3_RECOUT_START                                                                           0x1152\n#define regDSCL3_RECOUT_START_BASE_IDX                                                                  2\n#define regDSCL3_RECOUT_SIZE                                                                            0x1153\n#define regDSCL3_RECOUT_SIZE_BASE_IDX                                                                   2\n#define regDSCL3_MPC_SIZE                                                                               0x1154\n#define regDSCL3_MPC_SIZE_BASE_IDX                                                                      2\n#define regDSCL3_LB_DATA_FORMAT                                                                         0x1155\n#define regDSCL3_LB_DATA_FORMAT_BASE_IDX                                                                2\n#define regDSCL3_LB_MEMORY_CTRL                                                                         0x1156\n#define regDSCL3_LB_MEMORY_CTRL_BASE_IDX                                                                2\n#define regDSCL3_LB_V_COUNTER                                                                           0x1157\n#define regDSCL3_LB_V_COUNTER_BASE_IDX                                                                  2\n#define regDSCL3_DSCL_MEM_PWR_CTRL                                                                      0x1158\n#define regDSCL3_DSCL_MEM_PWR_CTRL_BASE_IDX                                                             2\n#define regDSCL3_DSCL_MEM_PWR_STATUS                                                                    0x1159\n#define regDSCL3_DSCL_MEM_PWR_STATUS_BASE_IDX                                                           2\n#define regDSCL3_OBUF_CONTROL                                                                           0x115a\n#define regDSCL3_OBUF_CONTROL_BASE_IDX                                                                  2\n#define regDSCL3_OBUF_MEM_PWR_CTRL                                                                      0x115b\n#define regDSCL3_OBUF_MEM_PWR_CTRL_BASE_IDX                                                             2\n\n\n\n\n#define regCM3_CM_CONTROL                                                                               0x1161\n#define regCM3_CM_CONTROL_BASE_IDX                                                                      2\n#define regCM3_CM_POST_CSC_CONTROL                                                                      0x1162\n#define regCM3_CM_POST_CSC_CONTROL_BASE_IDX                                                             2\n#define regCM3_CM_POST_CSC_C11_C12                                                                      0x1163\n#define regCM3_CM_POST_CSC_C11_C12_BASE_IDX                                                             2\n#define regCM3_CM_POST_CSC_C13_C14                                                                      0x1164\n#define regCM3_CM_POST_CSC_C13_C14_BASE_IDX                                                             2\n#define regCM3_CM_POST_CSC_C21_C22                                                                      0x1165\n#define regCM3_CM_POST_CSC_C21_C22_BASE_IDX                                                             2\n#define regCM3_CM_POST_CSC_C23_C24                                                                      0x1166\n#define regCM3_CM_POST_CSC_C23_C24_BASE_IDX                                                             2\n#define regCM3_CM_POST_CSC_C31_C32                                                                      0x1167\n#define regCM3_CM_POST_CSC_C31_C32_BASE_IDX                                                             2\n#define regCM3_CM_POST_CSC_C33_C34                                                                      0x1168\n#define regCM3_CM_POST_CSC_C33_C34_BASE_IDX                                                             2\n#define regCM3_CM_POST_CSC_B_C11_C12                                                                    0x1169\n#define regCM3_CM_POST_CSC_B_C11_C12_BASE_IDX                                                           2\n#define regCM3_CM_POST_CSC_B_C13_C14                                                                    0x116a\n#define regCM3_CM_POST_CSC_B_C13_C14_BASE_IDX                                                           2\n#define regCM3_CM_POST_CSC_B_C21_C22                                                                    0x116b\n#define regCM3_CM_POST_CSC_B_C21_C22_BASE_IDX                                                           2\n#define regCM3_CM_POST_CSC_B_C23_C24                                                                    0x116c\n#define regCM3_CM_POST_CSC_B_C23_C24_BASE_IDX                                                           2\n#define regCM3_CM_POST_CSC_B_C31_C32                                                                    0x116d\n#define regCM3_CM_POST_CSC_B_C31_C32_BASE_IDX                                                           2\n#define regCM3_CM_POST_CSC_B_C33_C34                                                                    0x116e\n#define regCM3_CM_POST_CSC_B_C33_C34_BASE_IDX                                                           2\n#define regCM3_CM_GAMUT_REMAP_CONTROL                                                                   0x116f\n#define regCM3_CM_GAMUT_REMAP_CONTROL_BASE_IDX                                                          2\n#define regCM3_CM_GAMUT_REMAP_C11_C12                                                                   0x1170\n#define regCM3_CM_GAMUT_REMAP_C11_C12_BASE_IDX                                                          2\n#define regCM3_CM_GAMUT_REMAP_C13_C14                                                                   0x1171\n#define regCM3_CM_GAMUT_REMAP_C13_C14_BASE_IDX                                                          2\n#define regCM3_CM_GAMUT_REMAP_C21_C22                                                                   0x1172\n#define regCM3_CM_GAMUT_REMAP_C21_C22_BASE_IDX                                                          2\n#define regCM3_CM_GAMUT_REMAP_C23_C24                                                                   0x1173\n#define regCM3_CM_GAMUT_REMAP_C23_C24_BASE_IDX                                                          2\n#define regCM3_CM_GAMUT_REMAP_C31_C32                                                                   0x1174\n#define regCM3_CM_GAMUT_REMAP_C31_C32_BASE_IDX                                                          2\n#define regCM3_CM_GAMUT_REMAP_C33_C34                                                                   0x1175\n#define regCM3_CM_GAMUT_REMAP_C33_C34_BASE_IDX                                                          2\n#define regCM3_CM_GAMUT_REMAP_B_C11_C12                                                                 0x1176\n#define regCM3_CM_GAMUT_REMAP_B_C11_C12_BASE_IDX                                                        2\n#define regCM3_CM_GAMUT_REMAP_B_C13_C14                                                                 0x1177\n#define regCM3_CM_GAMUT_REMAP_B_C13_C14_BASE_IDX                                                        2\n#define regCM3_CM_GAMUT_REMAP_B_C21_C22                                                                 0x1178\n#define regCM3_CM_GAMUT_REMAP_B_C21_C22_BASE_IDX                                                        2\n#define regCM3_CM_GAMUT_REMAP_B_C23_C24                                                                 0x1179\n#define regCM3_CM_GAMUT_REMAP_B_C23_C24_BASE_IDX                                                        2\n#define regCM3_CM_GAMUT_REMAP_B_C31_C32                                                                 0x117a\n#define regCM3_CM_GAMUT_REMAP_B_C31_C32_BASE_IDX                                                        2\n#define regCM3_CM_GAMUT_REMAP_B_C33_C34                                                                 0x117b\n#define regCM3_CM_GAMUT_REMAP_B_C33_C34_BASE_IDX                                                        2\n#define regCM3_CM_BIAS_CR_R                                                                             0x117c\n#define regCM3_CM_BIAS_CR_R_BASE_IDX                                                                    2\n#define regCM3_CM_BIAS_Y_G_CB_B                                                                         0x117d\n#define regCM3_CM_BIAS_Y_G_CB_B_BASE_IDX                                                                2\n#define regCM3_CM_GAMCOR_CONTROL                                                                        0x117e\n#define regCM3_CM_GAMCOR_CONTROL_BASE_IDX                                                               2\n#define regCM3_CM_GAMCOR_LUT_INDEX                                                                      0x117f\n#define regCM3_CM_GAMCOR_LUT_INDEX_BASE_IDX                                                             2\n#define regCM3_CM_GAMCOR_LUT_DATA                                                                       0x1180\n#define regCM3_CM_GAMCOR_LUT_DATA_BASE_IDX                                                              2\n#define regCM3_CM_GAMCOR_LUT_CONTROL                                                                    0x1181\n#define regCM3_CM_GAMCOR_LUT_CONTROL_BASE_IDX                                                           2\n#define regCM3_CM_GAMCOR_RAMA_START_CNTL_B                                                              0x1182\n#define regCM3_CM_GAMCOR_RAMA_START_CNTL_B_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMA_START_CNTL_G                                                              0x1183\n#define regCM3_CM_GAMCOR_RAMA_START_CNTL_G_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMA_START_CNTL_R                                                              0x1184\n#define regCM3_CM_GAMCOR_RAMA_START_CNTL_R_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B                                                        0x1185\n#define regCM3_CM_GAMCOR_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                               2\n#define regCM3_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G                                                        0x1186\n#define regCM3_CM_GAMCOR_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                               2\n#define regCM3_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R                                                        0x1187\n#define regCM3_CM_GAMCOR_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                               2\n#define regCM3_CM_GAMCOR_RAMA_START_BASE_CNTL_B                                                         0x1188\n#define regCM3_CM_GAMCOR_RAMA_START_BASE_CNTL_B_BASE_IDX                                                2\n#define regCM3_CM_GAMCOR_RAMA_START_BASE_CNTL_G                                                         0x1189\n#define regCM3_CM_GAMCOR_RAMA_START_BASE_CNTL_G_BASE_IDX                                                2\n#define regCM3_CM_GAMCOR_RAMA_START_BASE_CNTL_R                                                         0x118a\n#define regCM3_CM_GAMCOR_RAMA_START_BASE_CNTL_R_BASE_IDX                                                2\n#define regCM3_CM_GAMCOR_RAMA_END_CNTL1_B                                                               0x118b\n#define regCM3_CM_GAMCOR_RAMA_END_CNTL1_B_BASE_IDX                                                      2\n#define regCM3_CM_GAMCOR_RAMA_END_CNTL2_B                                                               0x118c\n#define regCM3_CM_GAMCOR_RAMA_END_CNTL2_B_BASE_IDX                                                      2\n#define regCM3_CM_GAMCOR_RAMA_END_CNTL1_G                                                               0x118d\n#define regCM3_CM_GAMCOR_RAMA_END_CNTL1_G_BASE_IDX                                                      2\n#define regCM3_CM_GAMCOR_RAMA_END_CNTL2_G                                                               0x118e\n#define regCM3_CM_GAMCOR_RAMA_END_CNTL2_G_BASE_IDX                                                      2\n#define regCM3_CM_GAMCOR_RAMA_END_CNTL1_R                                                               0x118f\n#define regCM3_CM_GAMCOR_RAMA_END_CNTL1_R_BASE_IDX                                                      2\n#define regCM3_CM_GAMCOR_RAMA_END_CNTL2_R                                                               0x1190\n#define regCM3_CM_GAMCOR_RAMA_END_CNTL2_R_BASE_IDX                                                      2\n#define regCM3_CM_GAMCOR_RAMA_OFFSET_B                                                                  0x1191\n#define regCM3_CM_GAMCOR_RAMA_OFFSET_B_BASE_IDX                                                         2\n#define regCM3_CM_GAMCOR_RAMA_OFFSET_G                                                                  0x1192\n#define regCM3_CM_GAMCOR_RAMA_OFFSET_G_BASE_IDX                                                         2\n#define regCM3_CM_GAMCOR_RAMA_OFFSET_R                                                                  0x1193\n#define regCM3_CM_GAMCOR_RAMA_OFFSET_R_BASE_IDX                                                         2\n#define regCM3_CM_GAMCOR_RAMA_REGION_0_1                                                                0x1194\n#define regCM3_CM_GAMCOR_RAMA_REGION_0_1_BASE_IDX                                                       2\n#define regCM3_CM_GAMCOR_RAMA_REGION_2_3                                                                0x1195\n#define regCM3_CM_GAMCOR_RAMA_REGION_2_3_BASE_IDX                                                       2\n#define regCM3_CM_GAMCOR_RAMA_REGION_4_5                                                                0x1196\n#define regCM3_CM_GAMCOR_RAMA_REGION_4_5_BASE_IDX                                                       2\n#define regCM3_CM_GAMCOR_RAMA_REGION_6_7                                                                0x1197\n#define regCM3_CM_GAMCOR_RAMA_REGION_6_7_BASE_IDX                                                       2\n#define regCM3_CM_GAMCOR_RAMA_REGION_8_9                                                                0x1198\n#define regCM3_CM_GAMCOR_RAMA_REGION_8_9_BASE_IDX                                                       2\n#define regCM3_CM_GAMCOR_RAMA_REGION_10_11                                                              0x1199\n#define regCM3_CM_GAMCOR_RAMA_REGION_10_11_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMA_REGION_12_13                                                              0x119a\n#define regCM3_CM_GAMCOR_RAMA_REGION_12_13_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMA_REGION_14_15                                                              0x119b\n#define regCM3_CM_GAMCOR_RAMA_REGION_14_15_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMA_REGION_16_17                                                              0x119c\n#define regCM3_CM_GAMCOR_RAMA_REGION_16_17_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMA_REGION_18_19                                                              0x119d\n#define regCM3_CM_GAMCOR_RAMA_REGION_18_19_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMA_REGION_20_21                                                              0x119e\n#define regCM3_CM_GAMCOR_RAMA_REGION_20_21_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMA_REGION_22_23                                                              0x119f\n#define regCM3_CM_GAMCOR_RAMA_REGION_22_23_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMA_REGION_24_25                                                              0x11a0\n#define regCM3_CM_GAMCOR_RAMA_REGION_24_25_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMA_REGION_26_27                                                              0x11a1\n#define regCM3_CM_GAMCOR_RAMA_REGION_26_27_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMA_REGION_28_29                                                              0x11a2\n#define regCM3_CM_GAMCOR_RAMA_REGION_28_29_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMA_REGION_30_31                                                              0x11a3\n#define regCM3_CM_GAMCOR_RAMA_REGION_30_31_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMA_REGION_32_33                                                              0x11a4\n#define regCM3_CM_GAMCOR_RAMA_REGION_32_33_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMB_START_CNTL_B                                                              0x11a5\n#define regCM3_CM_GAMCOR_RAMB_START_CNTL_B_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMB_START_CNTL_G                                                              0x11a6\n#define regCM3_CM_GAMCOR_RAMB_START_CNTL_G_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMB_START_CNTL_R                                                              0x11a7\n#define regCM3_CM_GAMCOR_RAMB_START_CNTL_R_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B                                                        0x11a8\n#define regCM3_CM_GAMCOR_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                               2\n#define regCM3_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G                                                        0x11a9\n#define regCM3_CM_GAMCOR_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                               2\n#define regCM3_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R                                                        0x11aa\n#define regCM3_CM_GAMCOR_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                               2\n#define regCM3_CM_GAMCOR_RAMB_START_BASE_CNTL_B                                                         0x11ab\n#define regCM3_CM_GAMCOR_RAMB_START_BASE_CNTL_B_BASE_IDX                                                2\n#define regCM3_CM_GAMCOR_RAMB_START_BASE_CNTL_G                                                         0x11ac\n#define regCM3_CM_GAMCOR_RAMB_START_BASE_CNTL_G_BASE_IDX                                                2\n#define regCM3_CM_GAMCOR_RAMB_START_BASE_CNTL_R                                                         0x11ad\n#define regCM3_CM_GAMCOR_RAMB_START_BASE_CNTL_R_BASE_IDX                                                2\n#define regCM3_CM_GAMCOR_RAMB_END_CNTL1_B                                                               0x11ae\n#define regCM3_CM_GAMCOR_RAMB_END_CNTL1_B_BASE_IDX                                                      2\n#define regCM3_CM_GAMCOR_RAMB_END_CNTL2_B                                                               0x11af\n#define regCM3_CM_GAMCOR_RAMB_END_CNTL2_B_BASE_IDX                                                      2\n#define regCM3_CM_GAMCOR_RAMB_END_CNTL1_G                                                               0x11b0\n#define regCM3_CM_GAMCOR_RAMB_END_CNTL1_G_BASE_IDX                                                      2\n#define regCM3_CM_GAMCOR_RAMB_END_CNTL2_G                                                               0x11b1\n#define regCM3_CM_GAMCOR_RAMB_END_CNTL2_G_BASE_IDX                                                      2\n#define regCM3_CM_GAMCOR_RAMB_END_CNTL1_R                                                               0x11b2\n#define regCM3_CM_GAMCOR_RAMB_END_CNTL1_R_BASE_IDX                                                      2\n#define regCM3_CM_GAMCOR_RAMB_END_CNTL2_R                                                               0x11b3\n#define regCM3_CM_GAMCOR_RAMB_END_CNTL2_R_BASE_IDX                                                      2\n#define regCM3_CM_GAMCOR_RAMB_OFFSET_B                                                                  0x11b4\n#define regCM3_CM_GAMCOR_RAMB_OFFSET_B_BASE_IDX                                                         2\n#define regCM3_CM_GAMCOR_RAMB_OFFSET_G                                                                  0x11b5\n#define regCM3_CM_GAMCOR_RAMB_OFFSET_G_BASE_IDX                                                         2\n#define regCM3_CM_GAMCOR_RAMB_OFFSET_R                                                                  0x11b6\n#define regCM3_CM_GAMCOR_RAMB_OFFSET_R_BASE_IDX                                                         2\n#define regCM3_CM_GAMCOR_RAMB_REGION_0_1                                                                0x11b7\n#define regCM3_CM_GAMCOR_RAMB_REGION_0_1_BASE_IDX                                                       2\n#define regCM3_CM_GAMCOR_RAMB_REGION_2_3                                                                0x11b8\n#define regCM3_CM_GAMCOR_RAMB_REGION_2_3_BASE_IDX                                                       2\n#define regCM3_CM_GAMCOR_RAMB_REGION_4_5                                                                0x11b9\n#define regCM3_CM_GAMCOR_RAMB_REGION_4_5_BASE_IDX                                                       2\n#define regCM3_CM_GAMCOR_RAMB_REGION_6_7                                                                0x11ba\n#define regCM3_CM_GAMCOR_RAMB_REGION_6_7_BASE_IDX                                                       2\n#define regCM3_CM_GAMCOR_RAMB_REGION_8_9                                                                0x11bb\n#define regCM3_CM_GAMCOR_RAMB_REGION_8_9_BASE_IDX                                                       2\n#define regCM3_CM_GAMCOR_RAMB_REGION_10_11                                                              0x11bc\n#define regCM3_CM_GAMCOR_RAMB_REGION_10_11_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMB_REGION_12_13                                                              0x11bd\n#define regCM3_CM_GAMCOR_RAMB_REGION_12_13_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMB_REGION_14_15                                                              0x11be\n#define regCM3_CM_GAMCOR_RAMB_REGION_14_15_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMB_REGION_16_17                                                              0x11bf\n#define regCM3_CM_GAMCOR_RAMB_REGION_16_17_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMB_REGION_18_19                                                              0x11c0\n#define regCM3_CM_GAMCOR_RAMB_REGION_18_19_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMB_REGION_20_21                                                              0x11c1\n#define regCM3_CM_GAMCOR_RAMB_REGION_20_21_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMB_REGION_22_23                                                              0x11c2\n#define regCM3_CM_GAMCOR_RAMB_REGION_22_23_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMB_REGION_24_25                                                              0x11c3\n#define regCM3_CM_GAMCOR_RAMB_REGION_24_25_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMB_REGION_26_27                                                              0x11c4\n#define regCM3_CM_GAMCOR_RAMB_REGION_26_27_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMB_REGION_28_29                                                              0x11c5\n#define regCM3_CM_GAMCOR_RAMB_REGION_28_29_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMB_REGION_30_31                                                              0x11c6\n#define regCM3_CM_GAMCOR_RAMB_REGION_30_31_BASE_IDX                                                     2\n#define regCM3_CM_GAMCOR_RAMB_REGION_32_33                                                              0x11c7\n#define regCM3_CM_GAMCOR_RAMB_REGION_32_33_BASE_IDX                                                     2\n#define regCM3_CM_BLNDGAM_CONTROL                                                                       0x11c8\n#define regCM3_CM_BLNDGAM_CONTROL_BASE_IDX                                                              2\n#define regCM3_CM_BLNDGAM_LUT_INDEX                                                                     0x11c9\n#define regCM3_CM_BLNDGAM_LUT_INDEX_BASE_IDX                                                            2\n#define regCM3_CM_BLNDGAM_LUT_DATA                                                                      0x11ca\n#define regCM3_CM_BLNDGAM_LUT_DATA_BASE_IDX                                                             2\n#define regCM3_CM_BLNDGAM_LUT_CONTROL                                                                   0x11cb\n#define regCM3_CM_BLNDGAM_LUT_CONTROL_BASE_IDX                                                          2\n#define regCM3_CM_BLNDGAM_RAMA_START_CNTL_B                                                             0x11cc\n#define regCM3_CM_BLNDGAM_RAMA_START_CNTL_B_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMA_START_CNTL_G                                                             0x11cd\n#define regCM3_CM_BLNDGAM_RAMA_START_CNTL_G_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMA_START_CNTL_R                                                             0x11ce\n#define regCM3_CM_BLNDGAM_RAMA_START_CNTL_R_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_B                                                       0x11cf\n#define regCM3_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                              2\n#define regCM3_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_G                                                       0x11d0\n#define regCM3_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                              2\n#define regCM3_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R                                                       0x11d1\n#define regCM3_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                              2\n#define regCM3_CM_BLNDGAM_RAMA_START_BASE_CNTL_B                                                        0x11d2\n#define regCM3_CM_BLNDGAM_RAMA_START_BASE_CNTL_B_BASE_IDX                                               2\n#define regCM3_CM_BLNDGAM_RAMA_START_BASE_CNTL_G                                                        0x11d3\n#define regCM3_CM_BLNDGAM_RAMA_START_BASE_CNTL_G_BASE_IDX                                               2\n#define regCM3_CM_BLNDGAM_RAMA_START_BASE_CNTL_R                                                        0x11d4\n#define regCM3_CM_BLNDGAM_RAMA_START_BASE_CNTL_R_BASE_IDX                                               2\n#define regCM3_CM_BLNDGAM_RAMA_END_CNTL1_B                                                              0x11d5\n#define regCM3_CM_BLNDGAM_RAMA_END_CNTL1_B_BASE_IDX                                                     2\n#define regCM3_CM_BLNDGAM_RAMA_END_CNTL2_B                                                              0x11d6\n#define regCM3_CM_BLNDGAM_RAMA_END_CNTL2_B_BASE_IDX                                                     2\n#define regCM3_CM_BLNDGAM_RAMA_END_CNTL1_G                                                              0x11d7\n#define regCM3_CM_BLNDGAM_RAMA_END_CNTL1_G_BASE_IDX                                                     2\n#define regCM3_CM_BLNDGAM_RAMA_END_CNTL2_G                                                              0x11d8\n#define regCM3_CM_BLNDGAM_RAMA_END_CNTL2_G_BASE_IDX                                                     2\n#define regCM3_CM_BLNDGAM_RAMA_END_CNTL1_R                                                              0x11d9\n#define regCM3_CM_BLNDGAM_RAMA_END_CNTL1_R_BASE_IDX                                                     2\n#define regCM3_CM_BLNDGAM_RAMA_END_CNTL2_R                                                              0x11da\n#define regCM3_CM_BLNDGAM_RAMA_END_CNTL2_R_BASE_IDX                                                     2\n#define regCM3_CM_BLNDGAM_RAMA_OFFSET_B                                                                 0x11db\n#define regCM3_CM_BLNDGAM_RAMA_OFFSET_B_BASE_IDX                                                        2\n#define regCM3_CM_BLNDGAM_RAMA_OFFSET_G                                                                 0x11dc\n#define regCM3_CM_BLNDGAM_RAMA_OFFSET_G_BASE_IDX                                                        2\n#define regCM3_CM_BLNDGAM_RAMA_OFFSET_R                                                                 0x11dd\n#define regCM3_CM_BLNDGAM_RAMA_OFFSET_R_BASE_IDX                                                        2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_0_1                                                               0x11de\n#define regCM3_CM_BLNDGAM_RAMA_REGION_0_1_BASE_IDX                                                      2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_2_3                                                               0x11df\n#define regCM3_CM_BLNDGAM_RAMA_REGION_2_3_BASE_IDX                                                      2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_4_5                                                               0x11e0\n#define regCM3_CM_BLNDGAM_RAMA_REGION_4_5_BASE_IDX                                                      2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_6_7                                                               0x11e1\n#define regCM3_CM_BLNDGAM_RAMA_REGION_6_7_BASE_IDX                                                      2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_8_9                                                               0x11e2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_8_9_BASE_IDX                                                      2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_10_11                                                             0x11e3\n#define regCM3_CM_BLNDGAM_RAMA_REGION_10_11_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_12_13                                                             0x11e4\n#define regCM3_CM_BLNDGAM_RAMA_REGION_12_13_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_14_15                                                             0x11e5\n#define regCM3_CM_BLNDGAM_RAMA_REGION_14_15_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_16_17                                                             0x11e6\n#define regCM3_CM_BLNDGAM_RAMA_REGION_16_17_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_18_19                                                             0x11e7\n#define regCM3_CM_BLNDGAM_RAMA_REGION_18_19_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_20_21                                                             0x11e8\n#define regCM3_CM_BLNDGAM_RAMA_REGION_20_21_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_22_23                                                             0x11e9\n#define regCM3_CM_BLNDGAM_RAMA_REGION_22_23_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_24_25                                                             0x11ea\n#define regCM3_CM_BLNDGAM_RAMA_REGION_24_25_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_26_27                                                             0x11eb\n#define regCM3_CM_BLNDGAM_RAMA_REGION_26_27_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_28_29                                                             0x11ec\n#define regCM3_CM_BLNDGAM_RAMA_REGION_28_29_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_30_31                                                             0x11ed\n#define regCM3_CM_BLNDGAM_RAMA_REGION_30_31_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMA_REGION_32_33                                                             0x11ee\n#define regCM3_CM_BLNDGAM_RAMA_REGION_32_33_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMB_START_CNTL_B                                                             0x11ef\n#define regCM3_CM_BLNDGAM_RAMB_START_CNTL_B_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMB_START_CNTL_G                                                             0x11f0\n#define regCM3_CM_BLNDGAM_RAMB_START_CNTL_G_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMB_START_CNTL_R                                                             0x11f1\n#define regCM3_CM_BLNDGAM_RAMB_START_CNTL_R_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_B                                                       0x11f2\n#define regCM3_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                              2\n#define regCM3_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_G                                                       0x11f3\n#define regCM3_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                              2\n#define regCM3_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_R                                                       0x11f4\n#define regCM3_CM_BLNDGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                              2\n#define regCM3_CM_BLNDGAM_RAMB_START_BASE_CNTL_B                                                        0x11f5\n#define regCM3_CM_BLNDGAM_RAMB_START_BASE_CNTL_B_BASE_IDX                                               2\n#define regCM3_CM_BLNDGAM_RAMB_START_BASE_CNTL_G                                                        0x11f6\n#define regCM3_CM_BLNDGAM_RAMB_START_BASE_CNTL_G_BASE_IDX                                               2\n#define regCM3_CM_BLNDGAM_RAMB_START_BASE_CNTL_R                                                        0x11f7\n#define regCM3_CM_BLNDGAM_RAMB_START_BASE_CNTL_R_BASE_IDX                                               2\n#define regCM3_CM_BLNDGAM_RAMB_END_CNTL1_B                                                              0x11f8\n#define regCM3_CM_BLNDGAM_RAMB_END_CNTL1_B_BASE_IDX                                                     2\n#define regCM3_CM_BLNDGAM_RAMB_END_CNTL2_B                                                              0x11f9\n#define regCM3_CM_BLNDGAM_RAMB_END_CNTL2_B_BASE_IDX                                                     2\n#define regCM3_CM_BLNDGAM_RAMB_END_CNTL1_G                                                              0x11fa\n#define regCM3_CM_BLNDGAM_RAMB_END_CNTL1_G_BASE_IDX                                                     2\n#define regCM3_CM_BLNDGAM_RAMB_END_CNTL2_G                                                              0x11fb\n#define regCM3_CM_BLNDGAM_RAMB_END_CNTL2_G_BASE_IDX                                                     2\n#define regCM3_CM_BLNDGAM_RAMB_END_CNTL1_R                                                              0x11fc\n#define regCM3_CM_BLNDGAM_RAMB_END_CNTL1_R_BASE_IDX                                                     2\n#define regCM3_CM_BLNDGAM_RAMB_END_CNTL2_R                                                              0x11fd\n#define regCM3_CM_BLNDGAM_RAMB_END_CNTL2_R_BASE_IDX                                                     2\n#define regCM3_CM_BLNDGAM_RAMB_OFFSET_B                                                                 0x11fe\n#define regCM3_CM_BLNDGAM_RAMB_OFFSET_B_BASE_IDX                                                        2\n#define regCM3_CM_BLNDGAM_RAMB_OFFSET_G                                                                 0x11ff\n#define regCM3_CM_BLNDGAM_RAMB_OFFSET_G_BASE_IDX                                                        2\n#define regCM3_CM_BLNDGAM_RAMB_OFFSET_R                                                                 0x1200\n#define regCM3_CM_BLNDGAM_RAMB_OFFSET_R_BASE_IDX                                                        2\n#define regCM3_CM_BLNDGAM_RAMB_REGION_0_1                                                               0x1201\n#define regCM3_CM_BLNDGAM_RAMB_REGION_0_1_BASE_IDX                                                      2\n#define regCM3_CM_BLNDGAM_RAMB_REGION_2_3                                                               0x1202\n#define regCM3_CM_BLNDGAM_RAMB_REGION_2_3_BASE_IDX                                                      2\n#define regCM3_CM_BLNDGAM_RAMB_REGION_4_5                                                               0x1203\n#define regCM3_CM_BLNDGAM_RAMB_REGION_4_5_BASE_IDX                                                      2\n#define regCM3_CM_BLNDGAM_RAMB_REGION_6_7                                                               0x1204\n#define regCM3_CM_BLNDGAM_RAMB_REGION_6_7_BASE_IDX                                                      2\n#define regCM3_CM_BLNDGAM_RAMB_REGION_8_9                                                               0x1205\n#define regCM3_CM_BLNDGAM_RAMB_REGION_8_9_BASE_IDX                                                      2\n#define regCM3_CM_BLNDGAM_RAMB_REGION_10_11                                                             0x1206\n#define regCM3_CM_BLNDGAM_RAMB_REGION_10_11_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMB_REGION_12_13                                                             0x1207\n#define regCM3_CM_BLNDGAM_RAMB_REGION_12_13_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMB_REGION_14_15                                                             0x1208\n#define regCM3_CM_BLNDGAM_RAMB_REGION_14_15_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMB_REGION_16_17                                                             0x1209\n#define regCM3_CM_BLNDGAM_RAMB_REGION_16_17_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMB_REGION_18_19                                                             0x120a\n#define regCM3_CM_BLNDGAM_RAMB_REGION_18_19_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMB_REGION_20_21                                                             0x120b\n#define regCM3_CM_BLNDGAM_RAMB_REGION_20_21_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMB_REGION_22_23                                                             0x120c\n#define regCM3_CM_BLNDGAM_RAMB_REGION_22_23_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMB_REGION_24_25                                                             0x120d\n#define regCM3_CM_BLNDGAM_RAMB_REGION_24_25_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMB_REGION_26_27                                                             0x120e\n#define regCM3_CM_BLNDGAM_RAMB_REGION_26_27_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMB_REGION_28_29                                                             0x120f\n#define regCM3_CM_BLNDGAM_RAMB_REGION_28_29_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMB_REGION_30_31                                                             0x1210\n#define regCM3_CM_BLNDGAM_RAMB_REGION_30_31_BASE_IDX                                                    2\n#define regCM3_CM_BLNDGAM_RAMB_REGION_32_33                                                             0x1211\n#define regCM3_CM_BLNDGAM_RAMB_REGION_32_33_BASE_IDX                                                    2\n#define regCM3_CM_HDR_MULT_COEF                                                                         0x1212\n#define regCM3_CM_HDR_MULT_COEF_BASE_IDX                                                                2\n#define regCM3_CM_MEM_PWR_CTRL                                                                          0x1213\n#define regCM3_CM_MEM_PWR_CTRL_BASE_IDX                                                                 2\n#define regCM3_CM_MEM_PWR_STATUS                                                                        0x1214\n#define regCM3_CM_MEM_PWR_STATUS_BASE_IDX                                                               2\n#define regCM3_CM_DEALPHA                                                                               0x1216\n#define regCM3_CM_DEALPHA_BASE_IDX                                                                      2\n#define regCM3_CM_COEF_FORMAT                                                                           0x1217\n#define regCM3_CM_COEF_FORMAT_BASE_IDX                                                                  2\n#define regCM3_CM_SHAPER_CONTROL                                                                        0x1218\n#define regCM3_CM_SHAPER_CONTROL_BASE_IDX                                                               2\n#define regCM3_CM_SHAPER_OFFSET_R                                                                       0x1219\n#define regCM3_CM_SHAPER_OFFSET_R_BASE_IDX                                                              2\n#define regCM3_CM_SHAPER_OFFSET_G                                                                       0x121a\n#define regCM3_CM_SHAPER_OFFSET_G_BASE_IDX                                                              2\n#define regCM3_CM_SHAPER_OFFSET_B                                                                       0x121b\n#define regCM3_CM_SHAPER_OFFSET_B_BASE_IDX                                                              2\n#define regCM3_CM_SHAPER_SCALE_R                                                                        0x121c\n#define regCM3_CM_SHAPER_SCALE_R_BASE_IDX                                                               2\n#define regCM3_CM_SHAPER_SCALE_G_B                                                                      0x121d\n#define regCM3_CM_SHAPER_SCALE_G_B_BASE_IDX                                                             2\n#define regCM3_CM_SHAPER_LUT_INDEX                                                                      0x121e\n#define regCM3_CM_SHAPER_LUT_INDEX_BASE_IDX                                                             2\n#define regCM3_CM_SHAPER_LUT_DATA                                                                       0x121f\n#define regCM3_CM_SHAPER_LUT_DATA_BASE_IDX                                                              2\n#define regCM3_CM_SHAPER_LUT_WRITE_EN_MASK                                                              0x1220\n#define regCM3_CM_SHAPER_LUT_WRITE_EN_MASK_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMA_START_CNTL_B                                                              0x1221\n#define regCM3_CM_SHAPER_RAMA_START_CNTL_B_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMA_START_CNTL_G                                                              0x1222\n#define regCM3_CM_SHAPER_RAMA_START_CNTL_G_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMA_START_CNTL_R                                                              0x1223\n#define regCM3_CM_SHAPER_RAMA_START_CNTL_R_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMA_END_CNTL_B                                                                0x1224\n#define regCM3_CM_SHAPER_RAMA_END_CNTL_B_BASE_IDX                                                       2\n#define regCM3_CM_SHAPER_RAMA_END_CNTL_G                                                                0x1225\n#define regCM3_CM_SHAPER_RAMA_END_CNTL_G_BASE_IDX                                                       2\n#define regCM3_CM_SHAPER_RAMA_END_CNTL_R                                                                0x1226\n#define regCM3_CM_SHAPER_RAMA_END_CNTL_R_BASE_IDX                                                       2\n#define regCM3_CM_SHAPER_RAMA_REGION_0_1                                                                0x1227\n#define regCM3_CM_SHAPER_RAMA_REGION_0_1_BASE_IDX                                                       2\n#define regCM3_CM_SHAPER_RAMA_REGION_2_3                                                                0x1228\n#define regCM3_CM_SHAPER_RAMA_REGION_2_3_BASE_IDX                                                       2\n#define regCM3_CM_SHAPER_RAMA_REGION_4_5                                                                0x1229\n#define regCM3_CM_SHAPER_RAMA_REGION_4_5_BASE_IDX                                                       2\n#define regCM3_CM_SHAPER_RAMA_REGION_6_7                                                                0x122a\n#define regCM3_CM_SHAPER_RAMA_REGION_6_7_BASE_IDX                                                       2\n#define regCM3_CM_SHAPER_RAMA_REGION_8_9                                                                0x122b\n#define regCM3_CM_SHAPER_RAMA_REGION_8_9_BASE_IDX                                                       2\n#define regCM3_CM_SHAPER_RAMA_REGION_10_11                                                              0x122c\n#define regCM3_CM_SHAPER_RAMA_REGION_10_11_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMA_REGION_12_13                                                              0x122d\n#define regCM3_CM_SHAPER_RAMA_REGION_12_13_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMA_REGION_14_15                                                              0x122e\n#define regCM3_CM_SHAPER_RAMA_REGION_14_15_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMA_REGION_16_17                                                              0x122f\n#define regCM3_CM_SHAPER_RAMA_REGION_16_17_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMA_REGION_18_19                                                              0x1230\n#define regCM3_CM_SHAPER_RAMA_REGION_18_19_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMA_REGION_20_21                                                              0x1231\n#define regCM3_CM_SHAPER_RAMA_REGION_20_21_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMA_REGION_22_23                                                              0x1232\n#define regCM3_CM_SHAPER_RAMA_REGION_22_23_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMA_REGION_24_25                                                              0x1233\n#define regCM3_CM_SHAPER_RAMA_REGION_24_25_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMA_REGION_26_27                                                              0x1234\n#define regCM3_CM_SHAPER_RAMA_REGION_26_27_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMA_REGION_28_29                                                              0x1235\n#define regCM3_CM_SHAPER_RAMA_REGION_28_29_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMA_REGION_30_31                                                              0x1236\n#define regCM3_CM_SHAPER_RAMA_REGION_30_31_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMA_REGION_32_33                                                              0x1237\n#define regCM3_CM_SHAPER_RAMA_REGION_32_33_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMB_START_CNTL_B                                                              0x1238\n#define regCM3_CM_SHAPER_RAMB_START_CNTL_B_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMB_START_CNTL_G                                                              0x1239\n#define regCM3_CM_SHAPER_RAMB_START_CNTL_G_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMB_START_CNTL_R                                                              0x123a\n#define regCM3_CM_SHAPER_RAMB_START_CNTL_R_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMB_END_CNTL_B                                                                0x123b\n#define regCM3_CM_SHAPER_RAMB_END_CNTL_B_BASE_IDX                                                       2\n#define regCM3_CM_SHAPER_RAMB_END_CNTL_G                                                                0x123c\n#define regCM3_CM_SHAPER_RAMB_END_CNTL_G_BASE_IDX                                                       2\n#define regCM3_CM_SHAPER_RAMB_END_CNTL_R                                                                0x123d\n#define regCM3_CM_SHAPER_RAMB_END_CNTL_R_BASE_IDX                                                       2\n#define regCM3_CM_SHAPER_RAMB_REGION_0_1                                                                0x123e\n#define regCM3_CM_SHAPER_RAMB_REGION_0_1_BASE_IDX                                                       2\n#define regCM3_CM_SHAPER_RAMB_REGION_2_3                                                                0x123f\n#define regCM3_CM_SHAPER_RAMB_REGION_2_3_BASE_IDX                                                       2\n#define regCM3_CM_SHAPER_RAMB_REGION_4_5                                                                0x1240\n#define regCM3_CM_SHAPER_RAMB_REGION_4_5_BASE_IDX                                                       2\n#define regCM3_CM_SHAPER_RAMB_REGION_6_7                                                                0x1241\n#define regCM3_CM_SHAPER_RAMB_REGION_6_7_BASE_IDX                                                       2\n#define regCM3_CM_SHAPER_RAMB_REGION_8_9                                                                0x1242\n#define regCM3_CM_SHAPER_RAMB_REGION_8_9_BASE_IDX                                                       2\n#define regCM3_CM_SHAPER_RAMB_REGION_10_11                                                              0x1243\n#define regCM3_CM_SHAPER_RAMB_REGION_10_11_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMB_REGION_12_13                                                              0x1244\n#define regCM3_CM_SHAPER_RAMB_REGION_12_13_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMB_REGION_14_15                                                              0x1245\n#define regCM3_CM_SHAPER_RAMB_REGION_14_15_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMB_REGION_16_17                                                              0x1246\n#define regCM3_CM_SHAPER_RAMB_REGION_16_17_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMB_REGION_18_19                                                              0x1247\n#define regCM3_CM_SHAPER_RAMB_REGION_18_19_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMB_REGION_20_21                                                              0x1248\n#define regCM3_CM_SHAPER_RAMB_REGION_20_21_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMB_REGION_22_23                                                              0x1249\n#define regCM3_CM_SHAPER_RAMB_REGION_22_23_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMB_REGION_24_25                                                              0x124a\n#define regCM3_CM_SHAPER_RAMB_REGION_24_25_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMB_REGION_26_27                                                              0x124b\n#define regCM3_CM_SHAPER_RAMB_REGION_26_27_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMB_REGION_28_29                                                              0x124c\n#define regCM3_CM_SHAPER_RAMB_REGION_28_29_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMB_REGION_30_31                                                              0x124d\n#define regCM3_CM_SHAPER_RAMB_REGION_30_31_BASE_IDX                                                     2\n#define regCM3_CM_SHAPER_RAMB_REGION_32_33                                                              0x124e\n#define regCM3_CM_SHAPER_RAMB_REGION_32_33_BASE_IDX                                                     2\n#define regCM3_CM_MEM_PWR_CTRL2                                                                         0x124f\n#define regCM3_CM_MEM_PWR_CTRL2_BASE_IDX                                                                2\n#define regCM3_CM_MEM_PWR_STATUS2                                                                       0x1250\n#define regCM3_CM_MEM_PWR_STATUS2_BASE_IDX                                                              2\n#define regCM3_CM_3DLUT_MODE                                                                            0x1251\n#define regCM3_CM_3DLUT_MODE_BASE_IDX                                                                   2\n#define regCM3_CM_3DLUT_INDEX                                                                           0x1252\n#define regCM3_CM_3DLUT_INDEX_BASE_IDX                                                                  2\n#define regCM3_CM_3DLUT_DATA                                                                            0x1253\n#define regCM3_CM_3DLUT_DATA_BASE_IDX                                                                   2\n#define regCM3_CM_3DLUT_DATA_30BIT                                                                      0x1254\n#define regCM3_CM_3DLUT_DATA_30BIT_BASE_IDX                                                             2\n#define regCM3_CM_3DLUT_READ_WRITE_CONTROL                                                              0x1255\n#define regCM3_CM_3DLUT_READ_WRITE_CONTROL_BASE_IDX                                                     2\n#define regCM3_CM_3DLUT_OUT_NORM_FACTOR                                                                 0x1256\n#define regCM3_CM_3DLUT_OUT_NORM_FACTOR_BASE_IDX                                                        2\n#define regCM3_CM_3DLUT_OUT_OFFSET_R                                                                    0x1257\n#define regCM3_CM_3DLUT_OUT_OFFSET_R_BASE_IDX                                                           2\n#define regCM3_CM_3DLUT_OUT_OFFSET_G                                                                    0x1258\n#define regCM3_CM_3DLUT_OUT_OFFSET_G_BASE_IDX                                                           2\n#define regCM3_CM_3DLUT_OUT_OFFSET_B                                                                    0x1259\n#define regCM3_CM_3DLUT_OUT_OFFSET_B_BASE_IDX                                                           2\n#define regCM3_CM_TEST_DEBUG_INDEX                                                                      0x125a\n#define regCM3_CM_TEST_DEBUG_INDEX_BASE_IDX                                                             2\n#define regCM3_CM_TEST_DEBUG_DATA                                                                       0x125b\n#define regCM3_CM_TEST_DEBUG_DATA_BASE_IDX                                                              2\n\n\n\n\n#define regDPP_TOP3_DPP_CONTROL                                                                         0x1106\n#define regDPP_TOP3_DPP_CONTROL_BASE_IDX                                                                2\n#define regDPP_TOP3_DPP_SOFT_RESET                                                                      0x1107\n#define regDPP_TOP3_DPP_SOFT_RESET_BASE_IDX                                                             2\n#define regDPP_TOP3_DPP_CRC_VAL_R_G                                                                     0x1108\n#define regDPP_TOP3_DPP_CRC_VAL_R_G_BASE_IDX                                                            2\n#define regDPP_TOP3_DPP_CRC_VAL_B_A                                                                     0x1109\n#define regDPP_TOP3_DPP_CRC_VAL_B_A_BASE_IDX                                                            2\n#define regDPP_TOP3_DPP_CRC_CTRL                                                                        0x110a\n#define regDPP_TOP3_DPP_CRC_CTRL_BASE_IDX                                                               2\n#define regDPP_TOP3_HOST_READ_CONTROL                                                                   0x110b\n#define regDPP_TOP3_HOST_READ_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define regDC_PERFMON14_PERFCOUNTER_CNTL                                                                0x1265\n#define regDC_PERFMON14_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define regDC_PERFMON14_PERFCOUNTER_CNTL2                                                               0x1266\n#define regDC_PERFMON14_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define regDC_PERFMON14_PERFCOUNTER_STATE                                                               0x1267\n#define regDC_PERFMON14_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define regDC_PERFMON14_PERFMON_CNTL                                                                    0x1268\n#define regDC_PERFMON14_PERFMON_CNTL_BASE_IDX                                                           2\n#define regDC_PERFMON14_PERFMON_CNTL2                                                                   0x1269\n#define regDC_PERFMON14_PERFMON_CNTL2_BASE_IDX                                                          2\n#define regDC_PERFMON14_PERFMON_CVALUE_INT_MISC                                                         0x126a\n#define regDC_PERFMON14_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define regDC_PERFMON14_PERFMON_CVALUE_LOW                                                              0x126b\n#define regDC_PERFMON14_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define regDC_PERFMON14_PERFMON_HI                                                                      0x126c\n#define regDC_PERFMON14_PERFMON_HI_BASE_IDX                                                             2\n#define regDC_PERFMON14_PERFMON_LOW                                                                     0x126d\n#define regDC_PERFMON14_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define regMPCC0_MPCC_TOP_SEL                                                                           0x0000\n#define regMPCC0_MPCC_TOP_SEL_BASE_IDX                                                                  3\n#define regMPCC0_MPCC_BOT_SEL                                                                           0x0001\n#define regMPCC0_MPCC_BOT_SEL_BASE_IDX                                                                  3\n#define regMPCC0_MPCC_OPP_ID                                                                            0x0002\n#define regMPCC0_MPCC_OPP_ID_BASE_IDX                                                                   3\n#define regMPCC0_MPCC_CONTROL                                                                           0x0003\n#define regMPCC0_MPCC_CONTROL_BASE_IDX                                                                  3\n#define regMPCC0_MPCC_SM_CONTROL                                                                        0x0004\n#define regMPCC0_MPCC_SM_CONTROL_BASE_IDX                                                               3\n#define regMPCC0_MPCC_UPDATE_LOCK_SEL                                                                   0x0005\n#define regMPCC0_MPCC_UPDATE_LOCK_SEL_BASE_IDX                                                          3\n#define regMPCC0_MPCC_TOP_GAIN                                                                          0x0006\n#define regMPCC0_MPCC_TOP_GAIN_BASE_IDX                                                                 3\n#define regMPCC0_MPCC_BOT_GAIN_INSIDE                                                                   0x0007\n#define regMPCC0_MPCC_BOT_GAIN_INSIDE_BASE_IDX                                                          3\n#define regMPCC0_MPCC_BOT_GAIN_OUTSIDE                                                                  0x0008\n#define regMPCC0_MPCC_BOT_GAIN_OUTSIDE_BASE_IDX                                                         3\n#define regMPCC0_MPCC_BG_R_CR                                                                           0x0009\n#define regMPCC0_MPCC_BG_R_CR_BASE_IDX                                                                  3\n#define regMPCC0_MPCC_BG_G_Y                                                                            0x000a\n#define regMPCC0_MPCC_BG_G_Y_BASE_IDX                                                                   3\n#define regMPCC0_MPCC_BG_B_CB                                                                           0x000b\n#define regMPCC0_MPCC_BG_B_CB_BASE_IDX                                                                  3\n#define regMPCC0_MPCC_MEM_PWR_CTRL                                                                      0x000c\n#define regMPCC0_MPCC_MEM_PWR_CTRL_BASE_IDX                                                             3\n#define regMPCC0_MPCC_STATUS                                                                            0x000d\n#define regMPCC0_MPCC_STATUS_BASE_IDX                                                                   3\n\n\n\n\n#define regMPCC1_MPCC_TOP_SEL                                                                           0x0020\n#define regMPCC1_MPCC_TOP_SEL_BASE_IDX                                                                  3\n#define regMPCC1_MPCC_BOT_SEL                                                                           0x0021\n#define regMPCC1_MPCC_BOT_SEL_BASE_IDX                                                                  3\n#define regMPCC1_MPCC_OPP_ID                                                                            0x0022\n#define regMPCC1_MPCC_OPP_ID_BASE_IDX                                                                   3\n#define regMPCC1_MPCC_CONTROL                                                                           0x0023\n#define regMPCC1_MPCC_CONTROL_BASE_IDX                                                                  3\n#define regMPCC1_MPCC_SM_CONTROL                                                                        0x0024\n#define regMPCC1_MPCC_SM_CONTROL_BASE_IDX                                                               3\n#define regMPCC1_MPCC_UPDATE_LOCK_SEL                                                                   0x0025\n#define regMPCC1_MPCC_UPDATE_LOCK_SEL_BASE_IDX                                                          3\n#define regMPCC1_MPCC_TOP_GAIN                                                                          0x0026\n#define regMPCC1_MPCC_TOP_GAIN_BASE_IDX                                                                 3\n#define regMPCC1_MPCC_BOT_GAIN_INSIDE                                                                   0x0027\n#define regMPCC1_MPCC_BOT_GAIN_INSIDE_BASE_IDX                                                          3\n#define regMPCC1_MPCC_BOT_GAIN_OUTSIDE                                                                  0x0028\n#define regMPCC1_MPCC_BOT_GAIN_OUTSIDE_BASE_IDX                                                         3\n#define regMPCC1_MPCC_BG_R_CR                                                                           0x0029\n#define regMPCC1_MPCC_BG_R_CR_BASE_IDX                                                                  3\n#define regMPCC1_MPCC_BG_G_Y                                                                            0x002a\n#define regMPCC1_MPCC_BG_G_Y_BASE_IDX                                                                   3\n#define regMPCC1_MPCC_BG_B_CB                                                                           0x002b\n#define regMPCC1_MPCC_BG_B_CB_BASE_IDX                                                                  3\n#define regMPCC1_MPCC_MEM_PWR_CTRL                                                                      0x002c\n#define regMPCC1_MPCC_MEM_PWR_CTRL_BASE_IDX                                                             3\n#define regMPCC1_MPCC_STATUS                                                                            0x002d\n#define regMPCC1_MPCC_STATUS_BASE_IDX                                                                   3\n\n\n\n\n#define regMPCC2_MPCC_TOP_SEL                                                                           0x0040\n#define regMPCC2_MPCC_TOP_SEL_BASE_IDX                                                                  3\n#define regMPCC2_MPCC_BOT_SEL                                                                           0x0041\n#define regMPCC2_MPCC_BOT_SEL_BASE_IDX                                                                  3\n#define regMPCC2_MPCC_OPP_ID                                                                            0x0042\n#define regMPCC2_MPCC_OPP_ID_BASE_IDX                                                                   3\n#define regMPCC2_MPCC_CONTROL                                                                           0x0043\n#define regMPCC2_MPCC_CONTROL_BASE_IDX                                                                  3\n#define regMPCC2_MPCC_SM_CONTROL                                                                        0x0044\n#define regMPCC2_MPCC_SM_CONTROL_BASE_IDX                                                               3\n#define regMPCC2_MPCC_UPDATE_LOCK_SEL                                                                   0x0045\n#define regMPCC2_MPCC_UPDATE_LOCK_SEL_BASE_IDX                                                          3\n#define regMPCC2_MPCC_TOP_GAIN                                                                          0x0046\n#define regMPCC2_MPCC_TOP_GAIN_BASE_IDX                                                                 3\n#define regMPCC2_MPCC_BOT_GAIN_INSIDE                                                                   0x0047\n#define regMPCC2_MPCC_BOT_GAIN_INSIDE_BASE_IDX                                                          3\n#define regMPCC2_MPCC_BOT_GAIN_OUTSIDE                                                                  0x0048\n#define regMPCC2_MPCC_BOT_GAIN_OUTSIDE_BASE_IDX                                                         3\n#define regMPCC2_MPCC_BG_R_CR                                                                           0x0049\n#define regMPCC2_MPCC_BG_R_CR_BASE_IDX                                                                  3\n#define regMPCC2_MPCC_BG_G_Y                                                                            0x004a\n#define regMPCC2_MPCC_BG_G_Y_BASE_IDX                                                                   3\n#define regMPCC2_MPCC_BG_B_CB                                                                           0x004b\n#define regMPCC2_MPCC_BG_B_CB_BASE_IDX                                                                  3\n#define regMPCC2_MPCC_MEM_PWR_CTRL                                                                      0x004c\n#define regMPCC2_MPCC_MEM_PWR_CTRL_BASE_IDX                                                             3\n#define regMPCC2_MPCC_STATUS                                                                            0x004d\n#define regMPCC2_MPCC_STATUS_BASE_IDX                                                                   3\n\n\n\n\n#define regMPCC3_MPCC_TOP_SEL                                                                           0x0060\n#define regMPCC3_MPCC_TOP_SEL_BASE_IDX                                                                  3\n#define regMPCC3_MPCC_BOT_SEL                                                                           0x0061\n#define regMPCC3_MPCC_BOT_SEL_BASE_IDX                                                                  3\n#define regMPCC3_MPCC_OPP_ID                                                                            0x0062\n#define regMPCC3_MPCC_OPP_ID_BASE_IDX                                                                   3\n#define regMPCC3_MPCC_CONTROL                                                                           0x0063\n#define regMPCC3_MPCC_CONTROL_BASE_IDX                                                                  3\n#define regMPCC3_MPCC_SM_CONTROL                                                                        0x0064\n#define regMPCC3_MPCC_SM_CONTROL_BASE_IDX                                                               3\n#define regMPCC3_MPCC_UPDATE_LOCK_SEL                                                                   0x0065\n#define regMPCC3_MPCC_UPDATE_LOCK_SEL_BASE_IDX                                                          3\n#define regMPCC3_MPCC_TOP_GAIN                                                                          0x0066\n#define regMPCC3_MPCC_TOP_GAIN_BASE_IDX                                                                 3\n#define regMPCC3_MPCC_BOT_GAIN_INSIDE                                                                   0x0067\n#define regMPCC3_MPCC_BOT_GAIN_INSIDE_BASE_IDX                                                          3\n#define regMPCC3_MPCC_BOT_GAIN_OUTSIDE                                                                  0x0068\n#define regMPCC3_MPCC_BOT_GAIN_OUTSIDE_BASE_IDX                                                         3\n#define regMPCC3_MPCC_BG_R_CR                                                                           0x0069\n#define regMPCC3_MPCC_BG_R_CR_BASE_IDX                                                                  3\n#define regMPCC3_MPCC_BG_G_Y                                                                            0x006a\n#define regMPCC3_MPCC_BG_G_Y_BASE_IDX                                                                   3\n#define regMPCC3_MPCC_BG_B_CB                                                                           0x006b\n#define regMPCC3_MPCC_BG_B_CB_BASE_IDX                                                                  3\n#define regMPCC3_MPCC_MEM_PWR_CTRL                                                                      0x006c\n#define regMPCC3_MPCC_MEM_PWR_CTRL_BASE_IDX                                                             3\n#define regMPCC3_MPCC_STATUS                                                                            0x006d\n#define regMPCC3_MPCC_STATUS_BASE_IDX                                                                   3\n\n\n\n\n#define regMPC_CLOCK_CONTROL                                                                            0x0500\n#define regMPC_CLOCK_CONTROL_BASE_IDX                                                                   3\n#define regMPC_SOFT_RESET                                                                               0x0501\n#define regMPC_SOFT_RESET_BASE_IDX                                                                      3\n#define regMPC_CRC_CTRL                                                                                 0x0502\n#define regMPC_CRC_CTRL_BASE_IDX                                                                        3\n#define regMPC_CRC_SEL_CONTROL                                                                          0x0503\n#define regMPC_CRC_SEL_CONTROL_BASE_IDX                                                                 3\n#define regMPC_CRC_RESULT_AR                                                                            0x0504\n#define regMPC_CRC_RESULT_AR_BASE_IDX                                                                   3\n#define regMPC_CRC_RESULT_GB                                                                            0x0505\n#define regMPC_CRC_RESULT_GB_BASE_IDX                                                                   3\n#define regMPC_CRC_RESULT_C                                                                             0x0506\n#define regMPC_CRC_RESULT_C_BASE_IDX                                                                    3\n#define regMPC_PERFMON_EVENT_CTRL                                                                       0x0509\n#define regMPC_PERFMON_EVENT_CTRL_BASE_IDX                                                              3\n#define regMPC_BYPASS_BG_AR                                                                             0x050a\n#define regMPC_BYPASS_BG_AR_BASE_IDX                                                                    3\n#define regMPC_BYPASS_BG_GB                                                                             0x050b\n#define regMPC_BYPASS_BG_GB_BASE_IDX                                                                    3\n#define regMPC_HOST_READ_CONTROL                                                                        0x050c\n#define regMPC_HOST_READ_CONTROL_BASE_IDX                                                               3\n#define regMPC_DPP_PENDING_STATUS                                                                       0x050d\n#define regMPC_DPP_PENDING_STATUS_BASE_IDX                                                              3\n#define regMPC_PENDING_STATUS_MISC                                                                      0x050e\n#define regMPC_PENDING_STATUS_MISC_BASE_IDX                                                             3\n#define regADR_CFG_CUR_VUPDATE_LOCK_SET0                                                                0x050f\n#define regADR_CFG_CUR_VUPDATE_LOCK_SET0_BASE_IDX                                                       3\n#define regADR_CFG_VUPDATE_LOCK_SET0                                                                    0x0510\n#define regADR_CFG_VUPDATE_LOCK_SET0_BASE_IDX                                                           3\n#define regADR_VUPDATE_LOCK_SET0                                                                        0x0511\n#define regADR_VUPDATE_LOCK_SET0_BASE_IDX                                                               3\n#define regCFG_VUPDATE_LOCK_SET0                                                                        0x0512\n#define regCFG_VUPDATE_LOCK_SET0_BASE_IDX                                                               3\n#define regCUR_VUPDATE_LOCK_SET0                                                                        0x0513\n#define regCUR_VUPDATE_LOCK_SET0_BASE_IDX                                                               3\n#define regADR_CFG_CUR_VUPDATE_LOCK_SET1                                                                0x0514\n#define regADR_CFG_CUR_VUPDATE_LOCK_SET1_BASE_IDX                                                       3\n#define regADR_CFG_VUPDATE_LOCK_SET1                                                                    0x0515\n#define regADR_CFG_VUPDATE_LOCK_SET1_BASE_IDX                                                           3\n#define regADR_VUPDATE_LOCK_SET1                                                                        0x0516\n#define regADR_VUPDATE_LOCK_SET1_BASE_IDX                                                               3\n#define regCFG_VUPDATE_LOCK_SET1                                                                        0x0517\n#define regCFG_VUPDATE_LOCK_SET1_BASE_IDX                                                               3\n#define regCUR_VUPDATE_LOCK_SET1                                                                        0x0518\n#define regCUR_VUPDATE_LOCK_SET1_BASE_IDX                                                               3\n#define regADR_CFG_CUR_VUPDATE_LOCK_SET2                                                                0x0519\n#define regADR_CFG_CUR_VUPDATE_LOCK_SET2_BASE_IDX                                                       3\n#define regADR_CFG_VUPDATE_LOCK_SET2                                                                    0x051a\n#define regADR_CFG_VUPDATE_LOCK_SET2_BASE_IDX                                                           3\n#define regADR_VUPDATE_LOCK_SET2                                                                        0x051b\n#define regADR_VUPDATE_LOCK_SET2_BASE_IDX                                                               3\n#define regCFG_VUPDATE_LOCK_SET2                                                                        0x051c\n#define regCFG_VUPDATE_LOCK_SET2_BASE_IDX                                                               3\n#define regCUR_VUPDATE_LOCK_SET2                                                                        0x051d\n#define regCUR_VUPDATE_LOCK_SET2_BASE_IDX                                                               3\n#define regADR_CFG_CUR_VUPDATE_LOCK_SET3                                                                0x051e\n#define regADR_CFG_CUR_VUPDATE_LOCK_SET3_BASE_IDX                                                       3\n#define regADR_CFG_VUPDATE_LOCK_SET3                                                                    0x051f\n#define regADR_CFG_VUPDATE_LOCK_SET3_BASE_IDX                                                           3\n#define regADR_VUPDATE_LOCK_SET3                                                                        0x0520\n#define regADR_VUPDATE_LOCK_SET3_BASE_IDX                                                               3\n#define regCFG_VUPDATE_LOCK_SET3                                                                        0x0521\n#define regCFG_VUPDATE_LOCK_SET3_BASE_IDX                                                               3\n#define regCUR_VUPDATE_LOCK_SET3                                                                        0x0522\n#define regCUR_VUPDATE_LOCK_SET3_BASE_IDX                                                               3\n#define regMPC_DWB0_MUX                                                                                 0x055c\n#define regMPC_DWB0_MUX_BASE_IDX                                                                        3\n\n\n\n\n#define regDC_PERFMON15_PERFCOUNTER_CNTL                                                                0x08c7\n#define regDC_PERFMON15_PERFCOUNTER_CNTL_BASE_IDX                                                       3\n#define regDC_PERFMON15_PERFCOUNTER_CNTL2                                                               0x08c8\n#define regDC_PERFMON15_PERFCOUNTER_CNTL2_BASE_IDX                                                      3\n#define regDC_PERFMON15_PERFCOUNTER_STATE                                                               0x08c9\n#define regDC_PERFMON15_PERFCOUNTER_STATE_BASE_IDX                                                      3\n#define regDC_PERFMON15_PERFMON_CNTL                                                                    0x08ca\n#define regDC_PERFMON15_PERFMON_CNTL_BASE_IDX                                                           3\n#define regDC_PERFMON15_PERFMON_CNTL2                                                                   0x08cb\n#define regDC_PERFMON15_PERFMON_CNTL2_BASE_IDX                                                          3\n#define regDC_PERFMON15_PERFMON_CVALUE_INT_MISC                                                         0x08cc\n#define regDC_PERFMON15_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                3\n#define regDC_PERFMON15_PERFMON_CVALUE_LOW                                                              0x08cd\n#define regDC_PERFMON15_PERFMON_CVALUE_LOW_BASE_IDX                                                     3\n#define regDC_PERFMON15_PERFMON_HI                                                                      0x08ce\n#define regDC_PERFMON15_PERFMON_HI_BASE_IDX                                                             3\n#define regDC_PERFMON15_PERFMON_LOW                                                                     0x08cf\n#define regDC_PERFMON15_PERFMON_LOW_BASE_IDX                                                            3\n\n\n\n\n#define regMPCC_OGAM0_MPCC_OGAM_CONTROL                                                                 0x0100\n#define regMPCC_OGAM0_MPCC_OGAM_CONTROL_BASE_IDX                                                        3\n#define regMPCC_OGAM0_MPCC_OGAM_LUT_INDEX                                                               0x0101\n#define regMPCC_OGAM0_MPCC_OGAM_LUT_INDEX_BASE_IDX                                                      3\n#define regMPCC_OGAM0_MPCC_OGAM_LUT_DATA                                                                0x0102\n#define regMPCC_OGAM0_MPCC_OGAM_LUT_DATA_BASE_IDX                                                       3\n#define regMPCC_OGAM0_MPCC_OGAM_LUT_CONTROL                                                             0x0103\n#define regMPCC_OGAM0_MPCC_OGAM_LUT_CONTROL_BASE_IDX                                                    3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B                                                       0x0104\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_G                                                       0x0105\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_R                                                       0x0106\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_R_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B                                                 0x0107\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                        3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G                                                 0x0108\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                        3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R                                                 0x0109\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                        3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_B                                                  0x010a\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_B_BASE_IDX                                         3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_G                                                  0x010b\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_G_BASE_IDX                                         3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_R                                                  0x010c\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_R_BASE_IDX                                         3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B                                                        0x010d\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX                                               3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B                                                        0x010e\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B_BASE_IDX                                               3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_G                                                        0x010f\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_G_BASE_IDX                                               3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_G                                                        0x0110\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_G_BASE_IDX                                               3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R                                                        0x0111\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_R_BASE_IDX                                               3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R                                                        0x0112\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_R_BASE_IDX                                               3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_B                                                           0x0113\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_B_BASE_IDX                                                  3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G                                                           0x0114\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G_BASE_IDX                                                  3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_R                                                           0x0115\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_R_BASE_IDX                                                  3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1                                                         0x0116\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_2_3                                                         0x0117\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_2_3_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_4_5                                                         0x0118\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_4_5_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_6_7                                                         0x0119\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_6_7_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_8_9                                                         0x011a\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_8_9_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_10_11                                                       0x011b\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_10_11_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_12_13                                                       0x011c\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_12_13_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_14_15                                                       0x011d\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_14_15_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_16_17                                                       0x011e\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_16_17_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_18_19                                                       0x011f\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_18_19_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_20_21                                                       0x0120\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_20_21_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_22_23                                                       0x0121\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_22_23_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_24_25                                                       0x0122\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_24_25_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_26_27                                                       0x0123\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_26_27_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_28_29                                                       0x0124\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_28_29_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_30_31                                                       0x0125\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_30_31_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_32_33                                                       0x0126\n#define regMPCC_OGAM0_MPCC_OGAM_RAMA_REGION_32_33_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_B                                                       0x0127\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_B_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_G                                                       0x0128\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_G_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_R                                                       0x0129\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_CNTL_R_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B                                                 0x012a\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                        3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G                                                 0x012b\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                        3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R                                                 0x012c\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                        3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_B                                                  0x012d\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_B_BASE_IDX                                         3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_G                                                  0x012e\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_G_BASE_IDX                                         3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_R                                                  0x012f\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_START_BASE_CNTL_R_BASE_IDX                                         3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_B                                                        0x0130\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_B_BASE_IDX                                               3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_B                                                        0x0131\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_B_BASE_IDX                                               3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_G                                                        0x0132\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_G_BASE_IDX                                               3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_G                                                        0x0133\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_G_BASE_IDX                                               3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R                                                        0x0134\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL1_R_BASE_IDX                                               3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_R                                                        0x0135\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_END_CNTL2_R_BASE_IDX                                               3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_B                                                           0x0136\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_B_BASE_IDX                                                  3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_G                                                           0x0137\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_G_BASE_IDX                                                  3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_R                                                           0x0138\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX                                                  3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_0_1                                                         0x0139\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_0_1_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_2_3                                                         0x013a\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_2_3_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_4_5                                                         0x013b\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_4_5_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_6_7                                                         0x013c\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_6_7_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_8_9                                                         0x013d\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_8_9_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_10_11                                                       0x013e\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_10_11_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_12_13                                                       0x013f\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_12_13_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_14_15                                                       0x0140\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_14_15_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_16_17                                                       0x0141\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_16_17_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_18_19                                                       0x0142\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_18_19_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_20_21                                                       0x0143\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_20_21_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_22_23                                                       0x0144\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_22_23_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_24_25                                                       0x0145\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_24_25_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_26_27                                                       0x0146\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_26_27_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_28_29                                                       0x0147\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_28_29_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_30_31                                                       0x0148\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_30_31_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_32_33                                                       0x0149\n#define regMPCC_OGAM0_MPCC_OGAM_RAMB_REGION_32_33_BASE_IDX                                              3\n#define regMPCC_OGAM0_MPCC_GAMUT_REMAP_COEF_FORMAT                                                      0x014a\n#define regMPCC_OGAM0_MPCC_GAMUT_REMAP_COEF_FORMAT_BASE_IDX                                             3\n#define regMPCC_OGAM0_MPCC_GAMUT_REMAP_MODE                                                             0x014b\n#define regMPCC_OGAM0_MPCC_GAMUT_REMAP_MODE_BASE_IDX                                                    3\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_A                                                         0x014c\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_A_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C13_C14_A                                                         0x014d\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C13_C14_A_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C21_C22_A                                                         0x014e\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C21_C22_A_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C23_C24_A                                                         0x014f\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C23_C24_A_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C31_C32_A                                                         0x0150\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C31_C32_A_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C33_C34_A                                                         0x0151\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C33_C34_A_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_B                                                         0x0152\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_B_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C13_C14_B                                                         0x0153\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C13_C14_B_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C21_C22_B                                                         0x0154\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C21_C22_B_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C23_C24_B                                                         0x0155\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C23_C24_B_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C31_C32_B                                                         0x0156\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C31_C32_B_BASE_IDX                                                3\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C33_C34_B                                                         0x0157\n#define regMPCC_OGAM0_MPC_GAMUT_REMAP_C33_C34_B_BASE_IDX                                                3\n\n\n\n\n#define regMPCC_OGAM1_MPCC_OGAM_CONTROL                                                                 0x0180\n#define regMPCC_OGAM1_MPCC_OGAM_CONTROL_BASE_IDX                                                        3\n#define regMPCC_OGAM1_MPCC_OGAM_LUT_INDEX                                                               0x0181\n#define regMPCC_OGAM1_MPCC_OGAM_LUT_INDEX_BASE_IDX                                                      3\n#define regMPCC_OGAM1_MPCC_OGAM_LUT_DATA                                                                0x0182\n#define regMPCC_OGAM1_MPCC_OGAM_LUT_DATA_BASE_IDX                                                       3\n#define regMPCC_OGAM1_MPCC_OGAM_LUT_CONTROL                                                             0x0183\n#define regMPCC_OGAM1_MPCC_OGAM_LUT_CONTROL_BASE_IDX                                                    3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_B                                                       0x0184\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_B_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_G                                                       0x0185\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_R                                                       0x0186\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_CNTL_R_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B                                                 0x0187\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                        3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G                                                 0x0188\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                        3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R                                                 0x0189\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                        3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_B                                                  0x018a\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_B_BASE_IDX                                         3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_G                                                  0x018b\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_G_BASE_IDX                                         3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_R                                                  0x018c\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_R_BASE_IDX                                         3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B                                                        0x018d\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX                                               3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_B                                                        0x018e\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_B_BASE_IDX                                               3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_G                                                        0x018f\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_G_BASE_IDX                                               3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_G                                                        0x0190\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_G_BASE_IDX                                               3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_R                                                        0x0191\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL1_R_BASE_IDX                                               3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_R                                                        0x0192\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_END_CNTL2_R_BASE_IDX                                               3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_B                                                           0x0193\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_B_BASE_IDX                                                  3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_G                                                           0x0194\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_G_BASE_IDX                                                  3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_R                                                           0x0195\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_OFFSET_R_BASE_IDX                                                  3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_0_1                                                         0x0196\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_0_1_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_2_3                                                         0x0197\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_2_3_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_4_5                                                         0x0198\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_4_5_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_6_7                                                         0x0199\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_6_7_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_8_9                                                         0x019a\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_8_9_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_10_11                                                       0x019b\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_10_11_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_12_13                                                       0x019c\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_12_13_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_14_15                                                       0x019d\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_14_15_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_16_17                                                       0x019e\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_16_17_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_18_19                                                       0x019f\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_18_19_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_20_21                                                       0x01a0\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_20_21_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_22_23                                                       0x01a1\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_22_23_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_24_25                                                       0x01a2\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_24_25_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_26_27                                                       0x01a3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_26_27_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_28_29                                                       0x01a4\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_28_29_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_30_31                                                       0x01a5\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_30_31_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_32_33                                                       0x01a6\n#define regMPCC_OGAM1_MPCC_OGAM_RAMA_REGION_32_33_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_B                                                       0x01a7\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_B_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_G                                                       0x01a8\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_G_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_R                                                       0x01a9\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_CNTL_R_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B                                                 0x01aa\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                        3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G                                                 0x01ab\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                        3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R                                                 0x01ac\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                        3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_B                                                  0x01ad\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_B_BASE_IDX                                         3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_G                                                  0x01ae\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_G_BASE_IDX                                         3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_R                                                  0x01af\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_START_BASE_CNTL_R_BASE_IDX                                         3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_B                                                        0x01b0\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_B_BASE_IDX                                               3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_B                                                        0x01b1\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_B_BASE_IDX                                               3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_G                                                        0x01b2\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_G_BASE_IDX                                               3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_G                                                        0x01b3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_G_BASE_IDX                                               3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_R                                                        0x01b4\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL1_R_BASE_IDX                                               3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_R                                                        0x01b5\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_END_CNTL2_R_BASE_IDX                                               3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_B                                                           0x01b6\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_B_BASE_IDX                                                  3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_G                                                           0x01b7\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_G_BASE_IDX                                                  3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_R                                                           0x01b8\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX                                                  3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_0_1                                                         0x01b9\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_0_1_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_2_3                                                         0x01ba\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_2_3_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_4_5                                                         0x01bb\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_4_5_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_6_7                                                         0x01bc\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_6_7_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_8_9                                                         0x01bd\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_8_9_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_10_11                                                       0x01be\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_10_11_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_12_13                                                       0x01bf\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_12_13_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_14_15                                                       0x01c0\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_14_15_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_16_17                                                       0x01c1\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_16_17_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_18_19                                                       0x01c2\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_18_19_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_20_21                                                       0x01c3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_20_21_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_22_23                                                       0x01c4\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_22_23_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_24_25                                                       0x01c5\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_24_25_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_26_27                                                       0x01c6\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_26_27_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_28_29                                                       0x01c7\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_28_29_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_30_31                                                       0x01c8\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_30_31_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_32_33                                                       0x01c9\n#define regMPCC_OGAM1_MPCC_OGAM_RAMB_REGION_32_33_BASE_IDX                                              3\n#define regMPCC_OGAM1_MPCC_GAMUT_REMAP_COEF_FORMAT                                                      0x01ca\n#define regMPCC_OGAM1_MPCC_GAMUT_REMAP_COEF_FORMAT_BASE_IDX                                             3\n#define regMPCC_OGAM1_MPCC_GAMUT_REMAP_MODE                                                             0x01cb\n#define regMPCC_OGAM1_MPCC_GAMUT_REMAP_MODE_BASE_IDX                                                    3\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C11_C12_A                                                         0x01cc\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C11_C12_A_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C13_C14_A                                                         0x01cd\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C13_C14_A_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C21_C22_A                                                         0x01ce\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C21_C22_A_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C23_C24_A                                                         0x01cf\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C23_C24_A_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C31_C32_A                                                         0x01d0\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C31_C32_A_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C33_C34_A                                                         0x01d1\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C33_C34_A_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C11_C12_B                                                         0x01d2\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C11_C12_B_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C13_C14_B                                                         0x01d3\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C13_C14_B_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C21_C22_B                                                         0x01d4\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C21_C22_B_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C23_C24_B                                                         0x01d5\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C23_C24_B_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C31_C32_B                                                         0x01d6\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C31_C32_B_BASE_IDX                                                3\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C33_C34_B                                                         0x01d7\n#define regMPCC_OGAM1_MPC_GAMUT_REMAP_C33_C34_B_BASE_IDX                                                3\n\n\n\n\n#define regMPCC_OGAM2_MPCC_OGAM_CONTROL                                                                 0x0200\n#define regMPCC_OGAM2_MPCC_OGAM_CONTROL_BASE_IDX                                                        3\n#define regMPCC_OGAM2_MPCC_OGAM_LUT_INDEX                                                               0x0201\n#define regMPCC_OGAM2_MPCC_OGAM_LUT_INDEX_BASE_IDX                                                      3\n#define regMPCC_OGAM2_MPCC_OGAM_LUT_DATA                                                                0x0202\n#define regMPCC_OGAM2_MPCC_OGAM_LUT_DATA_BASE_IDX                                                       3\n#define regMPCC_OGAM2_MPCC_OGAM_LUT_CONTROL                                                             0x0203\n#define regMPCC_OGAM2_MPCC_OGAM_LUT_CONTROL_BASE_IDX                                                    3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_B                                                       0x0204\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_B_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_G                                                       0x0205\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_R                                                       0x0206\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_CNTL_R_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B                                                 0x0207\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                        3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G                                                 0x0208\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                        3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R                                                 0x0209\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                        3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_BASE_CNTL_B                                                  0x020a\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_BASE_CNTL_B_BASE_IDX                                         3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_BASE_CNTL_G                                                  0x020b\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_BASE_CNTL_G_BASE_IDX                                         3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_BASE_CNTL_R                                                  0x020c\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_START_BASE_CNTL_R_BASE_IDX                                         3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_B                                                        0x020d\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX                                               3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_B                                                        0x020e\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_B_BASE_IDX                                               3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_G                                                        0x020f\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_G_BASE_IDX                                               3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_G                                                        0x0210\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_G_BASE_IDX                                               3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_R                                                        0x0211\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL1_R_BASE_IDX                                               3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_R                                                        0x0212\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_END_CNTL2_R_BASE_IDX                                               3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_OFFSET_B                                                           0x0213\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_OFFSET_B_BASE_IDX                                                  3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_OFFSET_G                                                           0x0214\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_OFFSET_G_BASE_IDX                                                  3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_OFFSET_R                                                           0x0215\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_OFFSET_R_BASE_IDX                                                  3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_0_1                                                         0x0216\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_0_1_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_2_3                                                         0x0217\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_2_3_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_4_5                                                         0x0218\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_4_5_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_6_7                                                         0x0219\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_6_7_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_8_9                                                         0x021a\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_8_9_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_10_11                                                       0x021b\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_10_11_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_12_13                                                       0x021c\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_12_13_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_14_15                                                       0x021d\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_14_15_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_16_17                                                       0x021e\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_16_17_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_18_19                                                       0x021f\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_18_19_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_20_21                                                       0x0220\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_20_21_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_22_23                                                       0x0221\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_22_23_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_24_25                                                       0x0222\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_24_25_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_26_27                                                       0x0223\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_26_27_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_28_29                                                       0x0224\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_28_29_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_30_31                                                       0x0225\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_30_31_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_32_33                                                       0x0226\n#define regMPCC_OGAM2_MPCC_OGAM_RAMA_REGION_32_33_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_B                                                       0x0227\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_B_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_G                                                       0x0228\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_G_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_R                                                       0x0229\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_CNTL_R_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B                                                 0x022a\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                        3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G                                                 0x022b\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                        3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R                                                 0x022c\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                        3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_BASE_CNTL_B                                                  0x022d\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_BASE_CNTL_B_BASE_IDX                                         3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_BASE_CNTL_G                                                  0x022e\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_BASE_CNTL_G_BASE_IDX                                         3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_BASE_CNTL_R                                                  0x022f\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_START_BASE_CNTL_R_BASE_IDX                                         3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_B                                                        0x0230\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_B_BASE_IDX                                               3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_B                                                        0x0231\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_B_BASE_IDX                                               3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_G                                                        0x0232\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_G_BASE_IDX                                               3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_G                                                        0x0233\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_G_BASE_IDX                                               3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_R                                                        0x0234\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL1_R_BASE_IDX                                               3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_R                                                        0x0235\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_END_CNTL2_R_BASE_IDX                                               3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_OFFSET_B                                                           0x0236\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_OFFSET_B_BASE_IDX                                                  3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_OFFSET_G                                                           0x0237\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_OFFSET_G_BASE_IDX                                                  3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_OFFSET_R                                                           0x0238\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX                                                  3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_0_1                                                         0x0239\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_0_1_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_2_3                                                         0x023a\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_2_3_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_4_5                                                         0x023b\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_4_5_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_6_7                                                         0x023c\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_6_7_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_8_9                                                         0x023d\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_8_9_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_10_11                                                       0x023e\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_10_11_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_12_13                                                       0x023f\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_12_13_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_14_15                                                       0x0240\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_14_15_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_16_17                                                       0x0241\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_16_17_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_18_19                                                       0x0242\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_18_19_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_20_21                                                       0x0243\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_20_21_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_22_23                                                       0x0244\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_22_23_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_24_25                                                       0x0245\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_24_25_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_26_27                                                       0x0246\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_26_27_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_28_29                                                       0x0247\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_28_29_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_30_31                                                       0x0248\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_30_31_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_32_33                                                       0x0249\n#define regMPCC_OGAM2_MPCC_OGAM_RAMB_REGION_32_33_BASE_IDX                                              3\n#define regMPCC_OGAM2_MPCC_GAMUT_REMAP_COEF_FORMAT                                                      0x024a\n#define regMPCC_OGAM2_MPCC_GAMUT_REMAP_COEF_FORMAT_BASE_IDX                                             3\n#define regMPCC_OGAM2_MPCC_GAMUT_REMAP_MODE                                                             0x024b\n#define regMPCC_OGAM2_MPCC_GAMUT_REMAP_MODE_BASE_IDX                                                    3\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C11_C12_A                                                         0x024c\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C11_C12_A_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C13_C14_A                                                         0x024d\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C13_C14_A_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C21_C22_A                                                         0x024e\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C21_C22_A_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C23_C24_A                                                         0x024f\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C23_C24_A_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C31_C32_A                                                         0x0250\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C31_C32_A_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C33_C34_A                                                         0x0251\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C33_C34_A_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C11_C12_B                                                         0x0252\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C11_C12_B_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C13_C14_B                                                         0x0253\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C13_C14_B_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C21_C22_B                                                         0x0254\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C21_C22_B_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C23_C24_B                                                         0x0255\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C23_C24_B_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C31_C32_B                                                         0x0256\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C31_C32_B_BASE_IDX                                                3\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C33_C34_B                                                         0x0257\n#define regMPCC_OGAM2_MPC_GAMUT_REMAP_C33_C34_B_BASE_IDX                                                3\n\n\n\n\n#define regMPCC_OGAM3_MPCC_OGAM_CONTROL                                                                 0x0280\n#define regMPCC_OGAM3_MPCC_OGAM_CONTROL_BASE_IDX                                                        3\n#define regMPCC_OGAM3_MPCC_OGAM_LUT_INDEX                                                               0x0281\n#define regMPCC_OGAM3_MPCC_OGAM_LUT_INDEX_BASE_IDX                                                      3\n#define regMPCC_OGAM3_MPCC_OGAM_LUT_DATA                                                                0x0282\n#define regMPCC_OGAM3_MPCC_OGAM_LUT_DATA_BASE_IDX                                                       3\n#define regMPCC_OGAM3_MPCC_OGAM_LUT_CONTROL                                                             0x0283\n#define regMPCC_OGAM3_MPCC_OGAM_LUT_CONTROL_BASE_IDX                                                    3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_B                                                       0x0284\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_B_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_G                                                       0x0285\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_G_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_R                                                       0x0286\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_CNTL_R_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B                                                 0x0287\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B_BASE_IDX                                        3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G                                                 0x0288\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_SLOPE_CNTL_G_BASE_IDX                                        3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R                                                 0x0289\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_SLOPE_CNTL_R_BASE_IDX                                        3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_B                                                  0x028a\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_B_BASE_IDX                                         3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_G                                                  0x028b\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_G_BASE_IDX                                         3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_R                                                  0x028c\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_R_BASE_IDX                                         3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_B                                                        0x028d\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_B_BASE_IDX                                               3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_B                                                        0x028e\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_B_BASE_IDX                                               3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_G                                                        0x028f\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_G_BASE_IDX                                               3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_G                                                        0x0290\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_G_BASE_IDX                                               3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_R                                                        0x0291\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL1_R_BASE_IDX                                               3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_R                                                        0x0292\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_END_CNTL2_R_BASE_IDX                                               3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_OFFSET_B                                                           0x0293\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_OFFSET_B_BASE_IDX                                                  3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_OFFSET_G                                                           0x0294\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_OFFSET_G_BASE_IDX                                                  3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_OFFSET_R                                                           0x0295\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_OFFSET_R_BASE_IDX                                                  3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_0_1                                                         0x0296\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_0_1_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_2_3                                                         0x0297\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_2_3_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_4_5                                                         0x0298\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_4_5_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_6_7                                                         0x0299\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_6_7_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_8_9                                                         0x029a\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_8_9_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_10_11                                                       0x029b\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_10_11_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_12_13                                                       0x029c\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_12_13_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_14_15                                                       0x029d\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_14_15_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_16_17                                                       0x029e\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_16_17_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_18_19                                                       0x029f\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_18_19_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_20_21                                                       0x02a0\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_20_21_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_22_23                                                       0x02a1\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_22_23_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_24_25                                                       0x02a2\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_24_25_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_26_27                                                       0x02a3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_26_27_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_28_29                                                       0x02a4\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_28_29_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_30_31                                                       0x02a5\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_30_31_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_32_33                                                       0x02a6\n#define regMPCC_OGAM3_MPCC_OGAM_RAMA_REGION_32_33_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_B                                                       0x02a7\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_B_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_G                                                       0x02a8\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_G_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_R                                                       0x02a9\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_CNTL_R_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B                                                 0x02aa\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_SLOPE_CNTL_B_BASE_IDX                                        3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G                                                 0x02ab\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_SLOPE_CNTL_G_BASE_IDX                                        3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R                                                 0x02ac\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_SLOPE_CNTL_R_BASE_IDX                                        3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_BASE_CNTL_B                                                  0x02ad\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_BASE_CNTL_B_BASE_IDX                                         3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_BASE_CNTL_G                                                  0x02ae\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_BASE_CNTL_G_BASE_IDX                                         3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_BASE_CNTL_R                                                  0x02af\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_START_BASE_CNTL_R_BASE_IDX                                         3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_B                                                        0x02b0\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_B_BASE_IDX                                               3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_B                                                        0x02b1\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_B_BASE_IDX                                               3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_G                                                        0x02b2\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_G_BASE_IDX                                               3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_G                                                        0x02b3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_G_BASE_IDX                                               3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_R                                                        0x02b4\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL1_R_BASE_IDX                                               3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_R                                                        0x02b5\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_END_CNTL2_R_BASE_IDX                                               3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_B                                                           0x02b6\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_B_BASE_IDX                                                  3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_G                                                           0x02b7\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_G_BASE_IDX                                                  3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_R                                                           0x02b8\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_OFFSET_R_BASE_IDX                                                  3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_0_1                                                         0x02b9\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_0_1_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_2_3                                                         0x02ba\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_2_3_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_4_5                                                         0x02bb\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_4_5_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_6_7                                                         0x02bc\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_6_7_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_8_9                                                         0x02bd\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_8_9_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_10_11                                                       0x02be\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_10_11_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_12_13                                                       0x02bf\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_12_13_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_14_15                                                       0x02c0\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_14_15_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_16_17                                                       0x02c1\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_16_17_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_18_19                                                       0x02c2\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_18_19_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_20_21                                                       0x02c3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_20_21_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_22_23                                                       0x02c4\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_22_23_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_24_25                                                       0x02c5\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_24_25_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_26_27                                                       0x02c6\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_26_27_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_28_29                                                       0x02c7\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_28_29_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_30_31                                                       0x02c8\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_30_31_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_32_33                                                       0x02c9\n#define regMPCC_OGAM3_MPCC_OGAM_RAMB_REGION_32_33_BASE_IDX                                              3\n#define regMPCC_OGAM3_MPCC_GAMUT_REMAP_COEF_FORMAT                                                      0x02ca\n#define regMPCC_OGAM3_MPCC_GAMUT_REMAP_COEF_FORMAT_BASE_IDX                                             3\n#define regMPCC_OGAM3_MPCC_GAMUT_REMAP_MODE                                                             0x02cb\n#define regMPCC_OGAM3_MPCC_GAMUT_REMAP_MODE_BASE_IDX                                                    3\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C11_C12_A                                                         0x02cc\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C11_C12_A_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C13_C14_A                                                         0x02cd\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C13_C14_A_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C21_C22_A                                                         0x02ce\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C21_C22_A_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C23_C24_A                                                         0x02cf\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C23_C24_A_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C31_C32_A                                                         0x02d0\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C31_C32_A_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C33_C34_A                                                         0x02d1\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C33_C34_A_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C11_C12_B                                                         0x02d2\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C11_C12_B_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C13_C14_B                                                         0x02d3\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C13_C14_B_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C21_C22_B                                                         0x02d4\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C21_C22_B_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C23_C24_B                                                         0x02d5\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C23_C24_B_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C31_C32_B                                                         0x02d6\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C31_C32_B_BASE_IDX                                                3\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C33_C34_B                                                         0x02d7\n#define regMPCC_OGAM3_MPC_GAMUT_REMAP_C33_C34_B_BASE_IDX                                                3\n\n\n\n\n#define regMPC_OUT0_MUX                                                                                 0x0580\n#define regMPC_OUT0_MUX_BASE_IDX                                                                        3\n#define regMPC_OUT0_DENORM_CONTROL                                                                      0x0581\n#define regMPC_OUT0_DENORM_CONTROL_BASE_IDX                                                             3\n#define regMPC_OUT0_DENORM_CLAMP_G_Y                                                                    0x0582\n#define regMPC_OUT0_DENORM_CLAMP_G_Y_BASE_IDX                                                           3\n#define regMPC_OUT0_DENORM_CLAMP_B_CB                                                                   0x0583\n#define regMPC_OUT0_DENORM_CLAMP_B_CB_BASE_IDX                                                          3\n#define regMPC_OUT1_MUX                                                                                 0x0584\n#define regMPC_OUT1_MUX_BASE_IDX                                                                        3\n#define regMPC_OUT1_DENORM_CONTROL                                                                      0x0585\n#define regMPC_OUT1_DENORM_CONTROL_BASE_IDX                                                             3\n#define regMPC_OUT1_DENORM_CLAMP_G_Y                                                                    0x0586\n#define regMPC_OUT1_DENORM_CLAMP_G_Y_BASE_IDX                                                           3\n#define regMPC_OUT1_DENORM_CLAMP_B_CB                                                                   0x0587\n#define regMPC_OUT1_DENORM_CLAMP_B_CB_BASE_IDX                                                          3\n#define regMPC_OUT2_MUX                                                                                 0x0588\n#define regMPC_OUT2_MUX_BASE_IDX                                                                        3\n#define regMPC_OUT2_DENORM_CONTROL                                                                      0x0589\n#define regMPC_OUT2_DENORM_CONTROL_BASE_IDX                                                             3\n#define regMPC_OUT2_DENORM_CLAMP_G_Y                                                                    0x058a\n#define regMPC_OUT2_DENORM_CLAMP_G_Y_BASE_IDX                                                           3\n#define regMPC_OUT2_DENORM_CLAMP_B_CB                                                                   0x058b\n#define regMPC_OUT2_DENORM_CLAMP_B_CB_BASE_IDX                                                          3\n#define regMPC_OUT3_MUX                                                                                 0x058c\n#define regMPC_OUT3_MUX_BASE_IDX                                                                        3\n#define regMPC_OUT3_DENORM_CONTROL                                                                      0x058d\n#define regMPC_OUT3_DENORM_CONTROL_BASE_IDX                                                             3\n#define regMPC_OUT3_DENORM_CLAMP_G_Y                                                                    0x058e\n#define regMPC_OUT3_DENORM_CLAMP_G_Y_BASE_IDX                                                           3\n#define regMPC_OUT3_DENORM_CLAMP_B_CB                                                                   0x058f\n#define regMPC_OUT3_DENORM_CLAMP_B_CB_BASE_IDX                                                          3\n#define regMPC_OUT_CSC_COEF_FORMAT                                                                      0x05a0\n#define regMPC_OUT_CSC_COEF_FORMAT_BASE_IDX                                                             3\n#define regMPC_OUT0_CSC_MODE                                                                            0x05a1\n#define regMPC_OUT0_CSC_MODE_BASE_IDX                                                                   3\n#define regMPC_OUT0_CSC_C11_C12_A                                                                       0x05a2\n#define regMPC_OUT0_CSC_C11_C12_A_BASE_IDX                                                              3\n#define regMPC_OUT0_CSC_C13_C14_A                                                                       0x05a3\n#define regMPC_OUT0_CSC_C13_C14_A_BASE_IDX                                                              3\n#define regMPC_OUT0_CSC_C21_C22_A                                                                       0x05a4\n#define regMPC_OUT0_CSC_C21_C22_A_BASE_IDX                                                              3\n#define regMPC_OUT0_CSC_C23_C24_A                                                                       0x05a5\n#define regMPC_OUT0_CSC_C23_C24_A_BASE_IDX                                                              3\n#define regMPC_OUT0_CSC_C31_C32_A                                                                       0x05a6\n#define regMPC_OUT0_CSC_C31_C32_A_BASE_IDX                                                              3\n#define regMPC_OUT0_CSC_C33_C34_A                                                                       0x05a7\n#define regMPC_OUT0_CSC_C33_C34_A_BASE_IDX                                                              3\n#define regMPC_OUT0_CSC_C11_C12_B                                                                       0x05a8\n#define regMPC_OUT0_CSC_C11_C12_B_BASE_IDX                                                              3\n#define regMPC_OUT0_CSC_C13_C14_B                                                                       0x05a9\n#define regMPC_OUT0_CSC_C13_C14_B_BASE_IDX                                                              3\n#define regMPC_OUT0_CSC_C21_C22_B                                                                       0x05aa\n#define regMPC_OUT0_CSC_C21_C22_B_BASE_IDX                                                              3\n#define regMPC_OUT0_CSC_C23_C24_B                                                                       0x05ab\n#define regMPC_OUT0_CSC_C23_C24_B_BASE_IDX                                                              3\n#define regMPC_OUT0_CSC_C31_C32_B                                                                       0x05ac\n#define regMPC_OUT0_CSC_C31_C32_B_BASE_IDX                                                              3\n#define regMPC_OUT0_CSC_C33_C34_B                                                                       0x05ad\n#define regMPC_OUT0_CSC_C33_C34_B_BASE_IDX                                                              3\n#define regMPC_OUT1_CSC_MODE                                                                            0x05ae\n#define regMPC_OUT1_CSC_MODE_BASE_IDX                                                                   3\n#define regMPC_OUT1_CSC_C11_C12_A                                                                       0x05af\n#define regMPC_OUT1_CSC_C11_C12_A_BASE_IDX                                                              3\n#define regMPC_OUT1_CSC_C13_C14_A                                                                       0x05b0\n#define regMPC_OUT1_CSC_C13_C14_A_BASE_IDX                                                              3\n#define regMPC_OUT1_CSC_C21_C22_A                                                                       0x05b1\n#define regMPC_OUT1_CSC_C21_C22_A_BASE_IDX                                                              3\n#define regMPC_OUT1_CSC_C23_C24_A                                                                       0x05b2\n#define regMPC_OUT1_CSC_C23_C24_A_BASE_IDX                                                              3\n#define regMPC_OUT1_CSC_C31_C32_A                                                                       0x05b3\n#define regMPC_OUT1_CSC_C31_C32_A_BASE_IDX                                                              3\n#define regMPC_OUT1_CSC_C33_C34_A                                                                       0x05b4\n#define regMPC_OUT1_CSC_C33_C34_A_BASE_IDX                                                              3\n#define regMPC_OUT1_CSC_C11_C12_B                                                                       0x05b5\n#define regMPC_OUT1_CSC_C11_C12_B_BASE_IDX                                                              3\n#define regMPC_OUT1_CSC_C13_C14_B                                                                       0x05b6\n#define regMPC_OUT1_CSC_C13_C14_B_BASE_IDX                                                              3\n#define regMPC_OUT1_CSC_C21_C22_B                                                                       0x05b7\n#define regMPC_OUT1_CSC_C21_C22_B_BASE_IDX                                                              3\n#define regMPC_OUT1_CSC_C23_C24_B                                                                       0x05b8\n#define regMPC_OUT1_CSC_C23_C24_B_BASE_IDX                                                              3\n#define regMPC_OUT1_CSC_C31_C32_B                                                                       0x05b9\n#define regMPC_OUT1_CSC_C31_C32_B_BASE_IDX                                                              3\n#define regMPC_OUT1_CSC_C33_C34_B                                                                       0x05ba\n#define regMPC_OUT1_CSC_C33_C34_B_BASE_IDX                                                              3\n#define regMPC_OUT2_CSC_MODE                                                                            0x05bb\n#define regMPC_OUT2_CSC_MODE_BASE_IDX                                                                   3\n#define regMPC_OUT2_CSC_C11_C12_A                                                                       0x05bc\n#define regMPC_OUT2_CSC_C11_C12_A_BASE_IDX                                                              3\n#define regMPC_OUT2_CSC_C13_C14_A                                                                       0x05bd\n#define regMPC_OUT2_CSC_C13_C14_A_BASE_IDX                                                              3\n#define regMPC_OUT2_CSC_C21_C22_A                                                                       0x05be\n#define regMPC_OUT2_CSC_C21_C22_A_BASE_IDX                                                              3\n#define regMPC_OUT2_CSC_C23_C24_A                                                                       0x05bf\n#define regMPC_OUT2_CSC_C23_C24_A_BASE_IDX                                                              3\n#define regMPC_OUT2_CSC_C31_C32_A                                                                       0x05c0\n#define regMPC_OUT2_CSC_C31_C32_A_BASE_IDX                                                              3\n#define regMPC_OUT2_CSC_C33_C34_A                                                                       0x05c1\n#define regMPC_OUT2_CSC_C33_C34_A_BASE_IDX                                                              3\n#define regMPC_OUT2_CSC_C11_C12_B                                                                       0x05c2\n#define regMPC_OUT2_CSC_C11_C12_B_BASE_IDX                                                              3\n#define regMPC_OUT2_CSC_C13_C14_B                                                                       0x05c3\n#define regMPC_OUT2_CSC_C13_C14_B_BASE_IDX                                                              3\n#define regMPC_OUT2_CSC_C21_C22_B                                                                       0x05c4\n#define regMPC_OUT2_CSC_C21_C22_B_BASE_IDX                                                              3\n#define regMPC_OUT2_CSC_C23_C24_B                                                                       0x05c5\n#define regMPC_OUT2_CSC_C23_C24_B_BASE_IDX                                                              3\n#define regMPC_OUT2_CSC_C31_C32_B                                                                       0x05c6\n#define regMPC_OUT2_CSC_C31_C32_B_BASE_IDX                                                              3\n#define regMPC_OUT2_CSC_C33_C34_B                                                                       0x05c7\n#define regMPC_OUT2_CSC_C33_C34_B_BASE_IDX                                                              3\n#define regMPC_OUT3_CSC_MODE                                                                            0x05c8\n#define regMPC_OUT3_CSC_MODE_BASE_IDX                                                                   3\n#define regMPC_OUT3_CSC_C11_C12_A                                                                       0x05c9\n#define regMPC_OUT3_CSC_C11_C12_A_BASE_IDX                                                              3\n#define regMPC_OUT3_CSC_C13_C14_A                                                                       0x05ca\n#define regMPC_OUT3_CSC_C13_C14_A_BASE_IDX                                                              3\n#define regMPC_OUT3_CSC_C21_C22_A                                                                       0x05cb\n#define regMPC_OUT3_CSC_C21_C22_A_BASE_IDX                                                              3\n#define regMPC_OUT3_CSC_C23_C24_A                                                                       0x05cc\n#define regMPC_OUT3_CSC_C23_C24_A_BASE_IDX                                                              3\n#define regMPC_OUT3_CSC_C31_C32_A                                                                       0x05cd\n#define regMPC_OUT3_CSC_C31_C32_A_BASE_IDX                                                              3\n#define regMPC_OUT3_CSC_C33_C34_A                                                                       0x05ce\n#define regMPC_OUT3_CSC_C33_C34_A_BASE_IDX                                                              3\n#define regMPC_OUT3_CSC_C11_C12_B                                                                       0x05cf\n#define regMPC_OUT3_CSC_C11_C12_B_BASE_IDX                                                              3\n#define regMPC_OUT3_CSC_C13_C14_B                                                                       0x05d0\n#define regMPC_OUT3_CSC_C13_C14_B_BASE_IDX                                                              3\n#define regMPC_OUT3_CSC_C21_C22_B                                                                       0x05d1\n#define regMPC_OUT3_CSC_C21_C22_B_BASE_IDX                                                              3\n#define regMPC_OUT3_CSC_C23_C24_B                                                                       0x05d2\n#define regMPC_OUT3_CSC_C23_C24_B_BASE_IDX                                                              3\n#define regMPC_OUT3_CSC_C31_C32_B                                                                       0x05d3\n#define regMPC_OUT3_CSC_C31_C32_B_BASE_IDX                                                              3\n#define regMPC_OUT3_CSC_C33_C34_B                                                                       0x05d4\n#define regMPC_OUT3_CSC_C33_C34_B_BASE_IDX                                                              3\n#define regMPC_OCSC_TEST_DEBUG_INDEX                                                                    0x0605\n#define regMPC_OCSC_TEST_DEBUG_INDEX_BASE_IDX                                                           3\n#define regMPC_OCSC_TEST_DEBUG_DATA                                                                     0x0606\n#define regMPC_OCSC_TEST_DEBUG_DATA_BASE_IDX                                                            3\n\n\n\n\n#define regMPC_RMU_CONTROL                                                                              0x0680\n#define regMPC_RMU_CONTROL_BASE_IDX                                                                     3\n#define regMPC_RMU_MEM_PWR_CTRL                                                                         0x0681\n#define regMPC_RMU_MEM_PWR_CTRL_BASE_IDX                                                                3\n#define regMPC_RMU0_SHAPER_CONTROL                                                                      0x0682\n#define regMPC_RMU0_SHAPER_CONTROL_BASE_IDX                                                             3\n#define regMPC_RMU0_SHAPER_OFFSET_R                                                                     0x0683\n#define regMPC_RMU0_SHAPER_OFFSET_R_BASE_IDX                                                            3\n#define regMPC_RMU0_SHAPER_OFFSET_G                                                                     0x0684\n#define regMPC_RMU0_SHAPER_OFFSET_G_BASE_IDX                                                            3\n#define regMPC_RMU0_SHAPER_OFFSET_B                                                                     0x0685\n#define regMPC_RMU0_SHAPER_OFFSET_B_BASE_IDX                                                            3\n#define regMPC_RMU0_SHAPER_SCALE_R                                                                      0x0686\n#define regMPC_RMU0_SHAPER_SCALE_R_BASE_IDX                                                             3\n#define regMPC_RMU0_SHAPER_SCALE_G_B                                                                    0x0687\n#define regMPC_RMU0_SHAPER_SCALE_G_B_BASE_IDX                                                           3\n#define regMPC_RMU0_SHAPER_LUT_INDEX                                                                    0x0688\n#define regMPC_RMU0_SHAPER_LUT_INDEX_BASE_IDX                                                           3\n#define regMPC_RMU0_SHAPER_LUT_DATA                                                                     0x0689\n#define regMPC_RMU0_SHAPER_LUT_DATA_BASE_IDX                                                            3\n#define regMPC_RMU0_SHAPER_LUT_WRITE_EN_MASK                                                            0x068a\n#define regMPC_RMU0_SHAPER_LUT_WRITE_EN_MASK_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMA_START_CNTL_B                                                            0x068b\n#define regMPC_RMU0_SHAPER_RAMA_START_CNTL_B_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMA_START_CNTL_G                                                            0x068c\n#define regMPC_RMU0_SHAPER_RAMA_START_CNTL_G_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMA_START_CNTL_R                                                            0x068d\n#define regMPC_RMU0_SHAPER_RAMA_START_CNTL_R_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMA_END_CNTL_B                                                              0x068e\n#define regMPC_RMU0_SHAPER_RAMA_END_CNTL_B_BASE_IDX                                                     3\n#define regMPC_RMU0_SHAPER_RAMA_END_CNTL_G                                                              0x068f\n#define regMPC_RMU0_SHAPER_RAMA_END_CNTL_G_BASE_IDX                                                     3\n#define regMPC_RMU0_SHAPER_RAMA_END_CNTL_R                                                              0x0690\n#define regMPC_RMU0_SHAPER_RAMA_END_CNTL_R_BASE_IDX                                                     3\n#define regMPC_RMU0_SHAPER_RAMA_REGION_0_1                                                              0x0691\n#define regMPC_RMU0_SHAPER_RAMA_REGION_0_1_BASE_IDX                                                     3\n#define regMPC_RMU0_SHAPER_RAMA_REGION_2_3                                                              0x0692\n#define regMPC_RMU0_SHAPER_RAMA_REGION_2_3_BASE_IDX                                                     3\n#define regMPC_RMU0_SHAPER_RAMA_REGION_4_5                                                              0x0693\n#define regMPC_RMU0_SHAPER_RAMA_REGION_4_5_BASE_IDX                                                     3\n#define regMPC_RMU0_SHAPER_RAMA_REGION_6_7                                                              0x0694\n#define regMPC_RMU0_SHAPER_RAMA_REGION_6_7_BASE_IDX                                                     3\n#define regMPC_RMU0_SHAPER_RAMA_REGION_8_9                                                              0x0695\n#define regMPC_RMU0_SHAPER_RAMA_REGION_8_9_BASE_IDX                                                     3\n#define regMPC_RMU0_SHAPER_RAMA_REGION_10_11                                                            0x0696\n#define regMPC_RMU0_SHAPER_RAMA_REGION_10_11_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMA_REGION_12_13                                                            0x0697\n#define regMPC_RMU0_SHAPER_RAMA_REGION_12_13_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMA_REGION_14_15                                                            0x0698\n#define regMPC_RMU0_SHAPER_RAMA_REGION_14_15_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMA_REGION_16_17                                                            0x0699\n#define regMPC_RMU0_SHAPER_RAMA_REGION_16_17_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMA_REGION_18_19                                                            0x069a\n#define regMPC_RMU0_SHAPER_RAMA_REGION_18_19_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMA_REGION_20_21                                                            0x069b\n#define regMPC_RMU0_SHAPER_RAMA_REGION_20_21_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMA_REGION_22_23                                                            0x069c\n#define regMPC_RMU0_SHAPER_RAMA_REGION_22_23_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMA_REGION_24_25                                                            0x069d\n#define regMPC_RMU0_SHAPER_RAMA_REGION_24_25_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMA_REGION_26_27                                                            0x069e\n#define regMPC_RMU0_SHAPER_RAMA_REGION_26_27_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMA_REGION_28_29                                                            0x069f\n#define regMPC_RMU0_SHAPER_RAMA_REGION_28_29_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMA_REGION_30_31                                                            0x06a0\n#define regMPC_RMU0_SHAPER_RAMA_REGION_30_31_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMA_REGION_32_33                                                            0x06a1\n#define regMPC_RMU0_SHAPER_RAMA_REGION_32_33_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMB_START_CNTL_B                                                            0x06a2\n#define regMPC_RMU0_SHAPER_RAMB_START_CNTL_B_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMB_START_CNTL_G                                                            0x06a3\n#define regMPC_RMU0_SHAPER_RAMB_START_CNTL_G_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMB_START_CNTL_R                                                            0x06a4\n#define regMPC_RMU0_SHAPER_RAMB_START_CNTL_R_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMB_END_CNTL_B                                                              0x06a5\n#define regMPC_RMU0_SHAPER_RAMB_END_CNTL_B_BASE_IDX                                                     3\n#define regMPC_RMU0_SHAPER_RAMB_END_CNTL_G                                                              0x06a6\n#define regMPC_RMU0_SHAPER_RAMB_END_CNTL_G_BASE_IDX                                                     3\n#define regMPC_RMU0_SHAPER_RAMB_END_CNTL_R                                                              0x06a7\n#define regMPC_RMU0_SHAPER_RAMB_END_CNTL_R_BASE_IDX                                                     3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_0_1                                                              0x06a8\n#define regMPC_RMU0_SHAPER_RAMB_REGION_0_1_BASE_IDX                                                     3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_2_3                                                              0x06a9\n#define regMPC_RMU0_SHAPER_RAMB_REGION_2_3_BASE_IDX                                                     3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_4_5                                                              0x06aa\n#define regMPC_RMU0_SHAPER_RAMB_REGION_4_5_BASE_IDX                                                     3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_6_7                                                              0x06ab\n#define regMPC_RMU0_SHAPER_RAMB_REGION_6_7_BASE_IDX                                                     3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_8_9                                                              0x06ac\n#define regMPC_RMU0_SHAPER_RAMB_REGION_8_9_BASE_IDX                                                     3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_10_11                                                            0x06ad\n#define regMPC_RMU0_SHAPER_RAMB_REGION_10_11_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_12_13                                                            0x06ae\n#define regMPC_RMU0_SHAPER_RAMB_REGION_12_13_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_14_15                                                            0x06af\n#define regMPC_RMU0_SHAPER_RAMB_REGION_14_15_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_16_17                                                            0x06b0\n#define regMPC_RMU0_SHAPER_RAMB_REGION_16_17_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_18_19                                                            0x06b1\n#define regMPC_RMU0_SHAPER_RAMB_REGION_18_19_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_20_21                                                            0x06b2\n#define regMPC_RMU0_SHAPER_RAMB_REGION_20_21_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_22_23                                                            0x06b3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_22_23_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_24_25                                                            0x06b4\n#define regMPC_RMU0_SHAPER_RAMB_REGION_24_25_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_26_27                                                            0x06b5\n#define regMPC_RMU0_SHAPER_RAMB_REGION_26_27_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_28_29                                                            0x06b6\n#define regMPC_RMU0_SHAPER_RAMB_REGION_28_29_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_30_31                                                            0x06b7\n#define regMPC_RMU0_SHAPER_RAMB_REGION_30_31_BASE_IDX                                                   3\n#define regMPC_RMU0_SHAPER_RAMB_REGION_32_33                                                            0x06b8\n#define regMPC_RMU0_SHAPER_RAMB_REGION_32_33_BASE_IDX                                                   3\n#define regMPC_RMU0_3DLUT_MODE                                                                          0x06b9\n#define regMPC_RMU0_3DLUT_MODE_BASE_IDX                                                                 3\n#define regMPC_RMU0_3DLUT_INDEX                                                                         0x06ba\n#define regMPC_RMU0_3DLUT_INDEX_BASE_IDX                                                                3\n#define regMPC_RMU0_3DLUT_DATA                                                                          0x06bb\n#define regMPC_RMU0_3DLUT_DATA_BASE_IDX                                                                 3\n#define regMPC_RMU0_3DLUT_DATA_30BIT                                                                    0x06bc\n#define regMPC_RMU0_3DLUT_DATA_30BIT_BASE_IDX                                                           3\n#define regMPC_RMU0_3DLUT_READ_WRITE_CONTROL                                                            0x06bd\n#define regMPC_RMU0_3DLUT_READ_WRITE_CONTROL_BASE_IDX                                                   3\n#define regMPC_RMU0_3DLUT_OUT_NORM_FACTOR                                                               0x06be\n#define regMPC_RMU0_3DLUT_OUT_NORM_FACTOR_BASE_IDX                                                      3\n#define regMPC_RMU0_3DLUT_OUT_OFFSET_R                                                                  0x06bf\n#define regMPC_RMU0_3DLUT_OUT_OFFSET_R_BASE_IDX                                                         3\n#define regMPC_RMU0_3DLUT_OUT_OFFSET_G                                                                  0x06c0\n#define regMPC_RMU0_3DLUT_OUT_OFFSET_G_BASE_IDX                                                         3\n#define regMPC_RMU0_3DLUT_OUT_OFFSET_B                                                                  0x06c1\n#define regMPC_RMU0_3DLUT_OUT_OFFSET_B_BASE_IDX                                                         3\n#define regMPC_RMU1_SHAPER_CONTROL                                                                      0x06c2\n#define regMPC_RMU1_SHAPER_CONTROL_BASE_IDX                                                             3\n#define regMPC_RMU1_SHAPER_OFFSET_R                                                                     0x06c3\n#define regMPC_RMU1_SHAPER_OFFSET_R_BASE_IDX                                                            3\n#define regMPC_RMU1_SHAPER_OFFSET_G                                                                     0x06c4\n#define regMPC_RMU1_SHAPER_OFFSET_G_BASE_IDX                                                            3\n#define regMPC_RMU1_SHAPER_OFFSET_B                                                                     0x06c5\n#define regMPC_RMU1_SHAPER_OFFSET_B_BASE_IDX                                                            3\n#define regMPC_RMU1_SHAPER_SCALE_R                                                                      0x06c6\n#define regMPC_RMU1_SHAPER_SCALE_R_BASE_IDX                                                             3\n#define regMPC_RMU1_SHAPER_SCALE_G_B                                                                    0x06c7\n#define regMPC_RMU1_SHAPER_SCALE_G_B_BASE_IDX                                                           3\n#define regMPC_RMU1_SHAPER_LUT_INDEX                                                                    0x06c8\n#define regMPC_RMU1_SHAPER_LUT_INDEX_BASE_IDX                                                           3\n#define regMPC_RMU1_SHAPER_LUT_DATA                                                                     0x06c9\n#define regMPC_RMU1_SHAPER_LUT_DATA_BASE_IDX                                                            3\n#define regMPC_RMU1_SHAPER_LUT_WRITE_EN_MASK                                                            0x06ca\n#define regMPC_RMU1_SHAPER_LUT_WRITE_EN_MASK_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMA_START_CNTL_B                                                            0x06cb\n#define regMPC_RMU1_SHAPER_RAMA_START_CNTL_B_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMA_START_CNTL_G                                                            0x06cc\n#define regMPC_RMU1_SHAPER_RAMA_START_CNTL_G_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMA_START_CNTL_R                                                            0x06cd\n#define regMPC_RMU1_SHAPER_RAMA_START_CNTL_R_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMA_END_CNTL_B                                                              0x06ce\n#define regMPC_RMU1_SHAPER_RAMA_END_CNTL_B_BASE_IDX                                                     3\n#define regMPC_RMU1_SHAPER_RAMA_END_CNTL_G                                                              0x06cf\n#define regMPC_RMU1_SHAPER_RAMA_END_CNTL_G_BASE_IDX                                                     3\n#define regMPC_RMU1_SHAPER_RAMA_END_CNTL_R                                                              0x06d0\n#define regMPC_RMU1_SHAPER_RAMA_END_CNTL_R_BASE_IDX                                                     3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_0_1                                                              0x06d1\n#define regMPC_RMU1_SHAPER_RAMA_REGION_0_1_BASE_IDX                                                     3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_2_3                                                              0x06d2\n#define regMPC_RMU1_SHAPER_RAMA_REGION_2_3_BASE_IDX                                                     3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_4_5                                                              0x06d3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_4_5_BASE_IDX                                                     3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_6_7                                                              0x06d4\n#define regMPC_RMU1_SHAPER_RAMA_REGION_6_7_BASE_IDX                                                     3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_8_9                                                              0x06d5\n#define regMPC_RMU1_SHAPER_RAMA_REGION_8_9_BASE_IDX                                                     3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_10_11                                                            0x06d6\n#define regMPC_RMU1_SHAPER_RAMA_REGION_10_11_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_12_13                                                            0x06d7\n#define regMPC_RMU1_SHAPER_RAMA_REGION_12_13_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_14_15                                                            0x06d8\n#define regMPC_RMU1_SHAPER_RAMA_REGION_14_15_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_16_17                                                            0x06d9\n#define regMPC_RMU1_SHAPER_RAMA_REGION_16_17_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_18_19                                                            0x06da\n#define regMPC_RMU1_SHAPER_RAMA_REGION_18_19_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_20_21                                                            0x06db\n#define regMPC_RMU1_SHAPER_RAMA_REGION_20_21_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_22_23                                                            0x06dc\n#define regMPC_RMU1_SHAPER_RAMA_REGION_22_23_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_24_25                                                            0x06dd\n#define regMPC_RMU1_SHAPER_RAMA_REGION_24_25_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_26_27                                                            0x06de\n#define regMPC_RMU1_SHAPER_RAMA_REGION_26_27_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_28_29                                                            0x06df\n#define regMPC_RMU1_SHAPER_RAMA_REGION_28_29_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_30_31                                                            0x06e0\n#define regMPC_RMU1_SHAPER_RAMA_REGION_30_31_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMA_REGION_32_33                                                            0x06e1\n#define regMPC_RMU1_SHAPER_RAMA_REGION_32_33_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMB_START_CNTL_B                                                            0x06e2\n#define regMPC_RMU1_SHAPER_RAMB_START_CNTL_B_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMB_START_CNTL_G                                                            0x06e3\n#define regMPC_RMU1_SHAPER_RAMB_START_CNTL_G_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMB_START_CNTL_R                                                            0x06e4\n#define regMPC_RMU1_SHAPER_RAMB_START_CNTL_R_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMB_END_CNTL_B                                                              0x06e5\n#define regMPC_RMU1_SHAPER_RAMB_END_CNTL_B_BASE_IDX                                                     3\n#define regMPC_RMU1_SHAPER_RAMB_END_CNTL_G                                                              0x06e6\n#define regMPC_RMU1_SHAPER_RAMB_END_CNTL_G_BASE_IDX                                                     3\n#define regMPC_RMU1_SHAPER_RAMB_END_CNTL_R                                                              0x06e7\n#define regMPC_RMU1_SHAPER_RAMB_END_CNTL_R_BASE_IDX                                                     3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_0_1                                                              0x06e8\n#define regMPC_RMU1_SHAPER_RAMB_REGION_0_1_BASE_IDX                                                     3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_2_3                                                              0x06e9\n#define regMPC_RMU1_SHAPER_RAMB_REGION_2_3_BASE_IDX                                                     3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_4_5                                                              0x06ea\n#define regMPC_RMU1_SHAPER_RAMB_REGION_4_5_BASE_IDX                                                     3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_6_7                                                              0x06eb\n#define regMPC_RMU1_SHAPER_RAMB_REGION_6_7_BASE_IDX                                                     3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_8_9                                                              0x06ec\n#define regMPC_RMU1_SHAPER_RAMB_REGION_8_9_BASE_IDX                                                     3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_10_11                                                            0x06ed\n#define regMPC_RMU1_SHAPER_RAMB_REGION_10_11_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_12_13                                                            0x06ee\n#define regMPC_RMU1_SHAPER_RAMB_REGION_12_13_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_14_15                                                            0x06ef\n#define regMPC_RMU1_SHAPER_RAMB_REGION_14_15_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_16_17                                                            0x06f0\n#define regMPC_RMU1_SHAPER_RAMB_REGION_16_17_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_18_19                                                            0x06f1\n#define regMPC_RMU1_SHAPER_RAMB_REGION_18_19_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_20_21                                                            0x06f2\n#define regMPC_RMU1_SHAPER_RAMB_REGION_20_21_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_22_23                                                            0x06f3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_22_23_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_24_25                                                            0x06f4\n#define regMPC_RMU1_SHAPER_RAMB_REGION_24_25_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_26_27                                                            0x06f5\n#define regMPC_RMU1_SHAPER_RAMB_REGION_26_27_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_28_29                                                            0x06f6\n#define regMPC_RMU1_SHAPER_RAMB_REGION_28_29_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_30_31                                                            0x06f7\n#define regMPC_RMU1_SHAPER_RAMB_REGION_30_31_BASE_IDX                                                   3\n#define regMPC_RMU1_SHAPER_RAMB_REGION_32_33                                                            0x06f8\n#define regMPC_RMU1_SHAPER_RAMB_REGION_32_33_BASE_IDX                                                   3\n#define regMPC_RMU1_3DLUT_MODE                                                                          0x06f9\n#define regMPC_RMU1_3DLUT_MODE_BASE_IDX                                                                 3\n#define regMPC_RMU1_3DLUT_INDEX                                                                         0x06fa\n#define regMPC_RMU1_3DLUT_INDEX_BASE_IDX                                                                3\n#define regMPC_RMU1_3DLUT_DATA                                                                          0x06fb\n#define regMPC_RMU1_3DLUT_DATA_BASE_IDX                                                                 3\n#define regMPC_RMU1_3DLUT_DATA_30BIT                                                                    0x06fc\n#define regMPC_RMU1_3DLUT_DATA_30BIT_BASE_IDX                                                           3\n#define regMPC_RMU1_3DLUT_READ_WRITE_CONTROL                                                            0x06fd\n#define regMPC_RMU1_3DLUT_READ_WRITE_CONTROL_BASE_IDX                                                   3\n#define regMPC_RMU1_3DLUT_OUT_NORM_FACTOR                                                               0x06fe\n#define regMPC_RMU1_3DLUT_OUT_NORM_FACTOR_BASE_IDX                                                      3\n#define regMPC_RMU1_3DLUT_OUT_OFFSET_R                                                                  0x06ff\n#define regMPC_RMU1_3DLUT_OUT_OFFSET_R_BASE_IDX                                                         3\n#define regMPC_RMU1_3DLUT_OUT_OFFSET_G                                                                  0x0700\n#define regMPC_RMU1_3DLUT_OUT_OFFSET_G_BASE_IDX                                                         3\n#define regMPC_RMU1_3DLUT_OUT_OFFSET_B                                                                  0x0701\n#define regMPC_RMU1_3DLUT_OUT_OFFSET_B_BASE_IDX                                                         3\n\n\n\n\n#define regABM0_BL1_PWM_AMBIENT_LIGHT_LEVEL                                                             0x0e7a\n#define regABM0_BL1_PWM_AMBIENT_LIGHT_LEVEL_BASE_IDX                                                    3\n#define regABM0_BL1_PWM_USER_LEVEL                                                                      0x0e7b\n#define regABM0_BL1_PWM_USER_LEVEL_BASE_IDX                                                             3\n#define regABM0_BL1_PWM_TARGET_ABM_LEVEL                                                                0x0e7c\n#define regABM0_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX                                                       3\n#define regABM0_BL1_PWM_CURRENT_ABM_LEVEL                                                               0x0e7d\n#define regABM0_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX                                                      3\n#define regABM0_BL1_PWM_FINAL_DUTY_CYCLE                                                                0x0e7e\n#define regABM0_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX                                                       3\n#define regABM0_BL1_PWM_MINIMUM_DUTY_CYCLE                                                              0x0e7f\n#define regABM0_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX                                                     3\n#define regABM0_BL1_PWM_ABM_CNTL                                                                        0x0e80\n#define regABM0_BL1_PWM_ABM_CNTL_BASE_IDX                                                               3\n#define regABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE                                                           0x0e81\n#define regABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX                                                  3\n#define regABM0_BL1_PWM_GRP2_REG_LOCK                                                                   0x0e82\n#define regABM0_BL1_PWM_GRP2_REG_LOCK_BASE_IDX                                                          3\n#define regABM0_DC_ABM1_CNTL                                                                            0x0e83\n#define regABM0_DC_ABM1_CNTL_BASE_IDX                                                                   3\n#define regABM0_DC_ABM1_IPCSC_COEFF_SEL                                                                 0x0e84\n#define regABM0_DC_ABM1_IPCSC_COEFF_SEL_BASE_IDX                                                        3\n#define regABM0_DC_ABM1_ACE_OFFSET_SLOPE_0                                                              0x0e85\n#define regABM0_DC_ABM1_ACE_OFFSET_SLOPE_0_BASE_IDX                                                     3\n#define regABM0_DC_ABM1_ACE_OFFSET_SLOPE_1                                                              0x0e86\n#define regABM0_DC_ABM1_ACE_OFFSET_SLOPE_1_BASE_IDX                                                     3\n#define regABM0_DC_ABM1_ACE_OFFSET_SLOPE_2                                                              0x0e87\n#define regABM0_DC_ABM1_ACE_OFFSET_SLOPE_2_BASE_IDX                                                     3\n#define regABM0_DC_ABM1_ACE_OFFSET_SLOPE_3                                                              0x0e88\n#define regABM0_DC_ABM1_ACE_OFFSET_SLOPE_3_BASE_IDX                                                     3\n#define regABM0_DC_ABM1_ACE_OFFSET_SLOPE_4                                                              0x0e89\n#define regABM0_DC_ABM1_ACE_OFFSET_SLOPE_4_BASE_IDX                                                     3\n#define regABM0_DC_ABM1_ACE_THRES_12                                                                    0x0e8a\n#define regABM0_DC_ABM1_ACE_THRES_12_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_ACE_THRES_34                                                                    0x0e8b\n#define regABM0_DC_ABM1_ACE_THRES_34_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_ACE_CNTL_MISC                                                                   0x0e8c\n#define regABM0_DC_ABM1_ACE_CNTL_MISC_BASE_IDX                                                          3\n#define regABM0_DC_ABM1_HGLS_REG_READ_PROGRESS                                                          0x0e8e\n#define regABM0_DC_ABM1_HGLS_REG_READ_PROGRESS_BASE_IDX                                                 3\n#define regABM0_DC_ABM1_HG_MISC_CTRL                                                                    0x0e8f\n#define regABM0_DC_ABM1_HG_MISC_CTRL_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_LS_SUM_OF_LUMA                                                                  0x0e90\n#define regABM0_DC_ABM1_LS_SUM_OF_LUMA_BASE_IDX                                                         3\n#define regABM0_DC_ABM1_LS_MIN_MAX_LUMA                                                                 0x0e91\n#define regABM0_DC_ABM1_LS_MIN_MAX_LUMA_BASE_IDX                                                        3\n#define regABM0_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA                                                        0x0e92\n#define regABM0_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA_BASE_IDX                                               3\n#define regABM0_DC_ABM1_LS_PIXEL_COUNT                                                                  0x0e93\n#define regABM0_DC_ABM1_LS_PIXEL_COUNT_BASE_IDX                                                         3\n#define regABM0_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES                                                    0x0e94\n#define regABM0_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES_BASE_IDX                                           3\n#define regABM0_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT                                                        0x0e95\n#define regABM0_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT_BASE_IDX                                               3\n#define regABM0_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT                                                        0x0e96\n#define regABM0_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT_BASE_IDX                                               3\n#define regABM0_DC_ABM1_HG_SAMPLE_RATE                                                                  0x0e97\n#define regABM0_DC_ABM1_HG_SAMPLE_RATE_BASE_IDX                                                         3\n#define regABM0_DC_ABM1_LS_SAMPLE_RATE                                                                  0x0e98\n#define regABM0_DC_ABM1_LS_SAMPLE_RATE_BASE_IDX                                                         3\n#define regABM0_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG                                                          0x0e99\n#define regABM0_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG_BASE_IDX                                                 3\n#define regABM0_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX                                                          0x0e9a\n#define regABM0_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX_BASE_IDX                                                 3\n#define regABM0_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX                                                         0x0e9b\n#define regABM0_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX_BASE_IDX                                                3\n#define regABM0_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX                                                        0x0e9c\n#define regABM0_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX_BASE_IDX                                               3\n#define regABM0_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX                                                        0x0e9d\n#define regABM0_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX_BASE_IDX                                               3\n#define regABM0_DC_ABM1_HG_RESULT_1                                                                     0x0e9e\n#define regABM0_DC_ABM1_HG_RESULT_1_BASE_IDX                                                            3\n#define regABM0_DC_ABM1_HG_RESULT_2                                                                     0x0e9f\n#define regABM0_DC_ABM1_HG_RESULT_2_BASE_IDX                                                            3\n#define regABM0_DC_ABM1_HG_RESULT_3                                                                     0x0ea0\n#define regABM0_DC_ABM1_HG_RESULT_3_BASE_IDX                                                            3\n#define regABM0_DC_ABM1_HG_RESULT_4                                                                     0x0ea1\n#define regABM0_DC_ABM1_HG_RESULT_4_BASE_IDX                                                            3\n#define regABM0_DC_ABM1_HG_RESULT_5                                                                     0x0ea2\n#define regABM0_DC_ABM1_HG_RESULT_5_BASE_IDX                                                            3\n#define regABM0_DC_ABM1_HG_RESULT_6                                                                     0x0ea3\n#define regABM0_DC_ABM1_HG_RESULT_6_BASE_IDX                                                            3\n#define regABM0_DC_ABM1_HG_RESULT_7                                                                     0x0ea4\n#define regABM0_DC_ABM1_HG_RESULT_7_BASE_IDX                                                            3\n#define regABM0_DC_ABM1_HG_RESULT_8                                                                     0x0ea5\n#define regABM0_DC_ABM1_HG_RESULT_8_BASE_IDX                                                            3\n#define regABM0_DC_ABM1_HG_RESULT_9                                                                     0x0ea6\n#define regABM0_DC_ABM1_HG_RESULT_9_BASE_IDX                                                            3\n#define regABM0_DC_ABM1_HG_RESULT_10                                                                    0x0ea7\n#define regABM0_DC_ABM1_HG_RESULT_10_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_HG_RESULT_11                                                                    0x0ea8\n#define regABM0_DC_ABM1_HG_RESULT_11_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_HG_RESULT_12                                                                    0x0ea9\n#define regABM0_DC_ABM1_HG_RESULT_12_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_HG_RESULT_13                                                                    0x0eaa\n#define regABM0_DC_ABM1_HG_RESULT_13_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_HG_RESULT_14                                                                    0x0eab\n#define regABM0_DC_ABM1_HG_RESULT_14_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_HG_RESULT_15                                                                    0x0eac\n#define regABM0_DC_ABM1_HG_RESULT_15_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_HG_RESULT_16                                                                    0x0ead\n#define regABM0_DC_ABM1_HG_RESULT_16_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_HG_RESULT_17                                                                    0x0eae\n#define regABM0_DC_ABM1_HG_RESULT_17_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_HG_RESULT_18                                                                    0x0eaf\n#define regABM0_DC_ABM1_HG_RESULT_18_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_HG_RESULT_19                                                                    0x0eb0\n#define regABM0_DC_ABM1_HG_RESULT_19_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_HG_RESULT_20                                                                    0x0eb1\n#define regABM0_DC_ABM1_HG_RESULT_20_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_HG_RESULT_21                                                                    0x0eb2\n#define regABM0_DC_ABM1_HG_RESULT_21_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_HG_RESULT_22                                                                    0x0eb3\n#define regABM0_DC_ABM1_HG_RESULT_22_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_HG_RESULT_23                                                                    0x0eb4\n#define regABM0_DC_ABM1_HG_RESULT_23_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_HG_RESULT_24                                                                    0x0eb5\n#define regABM0_DC_ABM1_HG_RESULT_24_BASE_IDX                                                           3\n#define regABM0_DC_ABM1_BL_MASTER_LOCK                                                                  0x0eb6\n#define regABM0_DC_ABM1_BL_MASTER_LOCK_BASE_IDX                                                         3\n\n\n\n\n#define regABM1_BL1_PWM_AMBIENT_LIGHT_LEVEL                                                             0x0ebb\n#define regABM1_BL1_PWM_AMBIENT_LIGHT_LEVEL_BASE_IDX                                                    3\n#define regABM1_BL1_PWM_USER_LEVEL                                                                      0x0ebc\n#define regABM1_BL1_PWM_USER_LEVEL_BASE_IDX                                                             3\n#define regABM1_BL1_PWM_TARGET_ABM_LEVEL                                                                0x0ebd\n#define regABM1_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX                                                       3\n#define regABM1_BL1_PWM_CURRENT_ABM_LEVEL                                                               0x0ebe\n#define regABM1_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX                                                      3\n#define regABM1_BL1_PWM_FINAL_DUTY_CYCLE                                                                0x0ebf\n#define regABM1_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX                                                       3\n#define regABM1_BL1_PWM_MINIMUM_DUTY_CYCLE                                                              0x0ec0\n#define regABM1_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX                                                     3\n#define regABM1_BL1_PWM_ABM_CNTL                                                                        0x0ec1\n#define regABM1_BL1_PWM_ABM_CNTL_BASE_IDX                                                               3\n#define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE                                                           0x0ec2\n#define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX                                                  3\n#define regABM1_BL1_PWM_GRP2_REG_LOCK                                                                   0x0ec3\n#define regABM1_BL1_PWM_GRP2_REG_LOCK_BASE_IDX                                                          3\n#define regABM1_DC_ABM1_CNTL                                                                            0x0ec4\n#define regABM1_DC_ABM1_CNTL_BASE_IDX                                                                   3\n#define regABM1_DC_ABM1_IPCSC_COEFF_SEL                                                                 0x0ec5\n#define regABM1_DC_ABM1_IPCSC_COEFF_SEL_BASE_IDX                                                        3\n#define regABM1_DC_ABM1_ACE_OFFSET_SLOPE_0                                                              0x0ec6\n#define regABM1_DC_ABM1_ACE_OFFSET_SLOPE_0_BASE_IDX                                                     3\n#define regABM1_DC_ABM1_ACE_OFFSET_SLOPE_1                                                              0x0ec7\n#define regABM1_DC_ABM1_ACE_OFFSET_SLOPE_1_BASE_IDX                                                     3\n#define regABM1_DC_ABM1_ACE_OFFSET_SLOPE_2                                                              0x0ec8\n#define regABM1_DC_ABM1_ACE_OFFSET_SLOPE_2_BASE_IDX                                                     3\n#define regABM1_DC_ABM1_ACE_OFFSET_SLOPE_3                                                              0x0ec9\n#define regABM1_DC_ABM1_ACE_OFFSET_SLOPE_3_BASE_IDX                                                     3\n#define regABM1_DC_ABM1_ACE_OFFSET_SLOPE_4                                                              0x0eca\n#define regABM1_DC_ABM1_ACE_OFFSET_SLOPE_4_BASE_IDX                                                     3\n#define regABM1_DC_ABM1_ACE_THRES_12                                                                    0x0ecb\n#define regABM1_DC_ABM1_ACE_THRES_12_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_ACE_THRES_34                                                                    0x0ecc\n#define regABM1_DC_ABM1_ACE_THRES_34_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_ACE_CNTL_MISC                                                                   0x0ecd\n#define regABM1_DC_ABM1_ACE_CNTL_MISC_BASE_IDX                                                          3\n#define regABM1_DC_ABM1_HGLS_REG_READ_PROGRESS                                                          0x0ecf\n#define regABM1_DC_ABM1_HGLS_REG_READ_PROGRESS_BASE_IDX                                                 3\n#define regABM1_DC_ABM1_HG_MISC_CTRL                                                                    0x0ed0\n#define regABM1_DC_ABM1_HG_MISC_CTRL_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_LS_SUM_OF_LUMA                                                                  0x0ed1\n#define regABM1_DC_ABM1_LS_SUM_OF_LUMA_BASE_IDX                                                         3\n#define regABM1_DC_ABM1_LS_MIN_MAX_LUMA                                                                 0x0ed2\n#define regABM1_DC_ABM1_LS_MIN_MAX_LUMA_BASE_IDX                                                        3\n#define regABM1_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA                                                        0x0ed3\n#define regABM1_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA_BASE_IDX                                               3\n#define regABM1_DC_ABM1_LS_PIXEL_COUNT                                                                  0x0ed4\n#define regABM1_DC_ABM1_LS_PIXEL_COUNT_BASE_IDX                                                         3\n#define regABM1_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES                                                    0x0ed5\n#define regABM1_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES_BASE_IDX                                           3\n#define regABM1_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT                                                        0x0ed6\n#define regABM1_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT_BASE_IDX                                               3\n#define regABM1_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT                                                        0x0ed7\n#define regABM1_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT_BASE_IDX                                               3\n#define regABM1_DC_ABM1_HG_SAMPLE_RATE                                                                  0x0ed8\n#define regABM1_DC_ABM1_HG_SAMPLE_RATE_BASE_IDX                                                         3\n#define regABM1_DC_ABM1_LS_SAMPLE_RATE                                                                  0x0ed9\n#define regABM1_DC_ABM1_LS_SAMPLE_RATE_BASE_IDX                                                         3\n#define regABM1_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG                                                          0x0eda\n#define regABM1_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG_BASE_IDX                                                 3\n#define regABM1_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX                                                          0x0edb\n#define regABM1_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX_BASE_IDX                                                 3\n#define regABM1_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX                                                         0x0edc\n#define regABM1_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX_BASE_IDX                                                3\n#define regABM1_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX                                                        0x0edd\n#define regABM1_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX_BASE_IDX                                               3\n#define regABM1_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX                                                        0x0ede\n#define regABM1_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX_BASE_IDX                                               3\n#define regABM1_DC_ABM1_HG_RESULT_1                                                                     0x0edf\n#define regABM1_DC_ABM1_HG_RESULT_1_BASE_IDX                                                            3\n#define regABM1_DC_ABM1_HG_RESULT_2                                                                     0x0ee0\n#define regABM1_DC_ABM1_HG_RESULT_2_BASE_IDX                                                            3\n#define regABM1_DC_ABM1_HG_RESULT_3                                                                     0x0ee1\n#define regABM1_DC_ABM1_HG_RESULT_3_BASE_IDX                                                            3\n#define regABM1_DC_ABM1_HG_RESULT_4                                                                     0x0ee2\n#define regABM1_DC_ABM1_HG_RESULT_4_BASE_IDX                                                            3\n#define regABM1_DC_ABM1_HG_RESULT_5                                                                     0x0ee3\n#define regABM1_DC_ABM1_HG_RESULT_5_BASE_IDX                                                            3\n#define regABM1_DC_ABM1_HG_RESULT_6                                                                     0x0ee4\n#define regABM1_DC_ABM1_HG_RESULT_6_BASE_IDX                                                            3\n#define regABM1_DC_ABM1_HG_RESULT_7                                                                     0x0ee5\n#define regABM1_DC_ABM1_HG_RESULT_7_BASE_IDX                                                            3\n#define regABM1_DC_ABM1_HG_RESULT_8                                                                     0x0ee6\n#define regABM1_DC_ABM1_HG_RESULT_8_BASE_IDX                                                            3\n#define regABM1_DC_ABM1_HG_RESULT_9                                                                     0x0ee7\n#define regABM1_DC_ABM1_HG_RESULT_9_BASE_IDX                                                            3\n#define regABM1_DC_ABM1_HG_RESULT_10                                                                    0x0ee8\n#define regABM1_DC_ABM1_HG_RESULT_10_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_HG_RESULT_11                                                                    0x0ee9\n#define regABM1_DC_ABM1_HG_RESULT_11_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_HG_RESULT_12                                                                    0x0eea\n#define regABM1_DC_ABM1_HG_RESULT_12_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_HG_RESULT_13                                                                    0x0eeb\n#define regABM1_DC_ABM1_HG_RESULT_13_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_HG_RESULT_14                                                                    0x0eec\n#define regABM1_DC_ABM1_HG_RESULT_14_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_HG_RESULT_15                                                                    0x0eed\n#define regABM1_DC_ABM1_HG_RESULT_15_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_HG_RESULT_16                                                                    0x0eee\n#define regABM1_DC_ABM1_HG_RESULT_16_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_HG_RESULT_17                                                                    0x0eef\n#define regABM1_DC_ABM1_HG_RESULT_17_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_HG_RESULT_18                                                                    0x0ef0\n#define regABM1_DC_ABM1_HG_RESULT_18_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_HG_RESULT_19                                                                    0x0ef1\n#define regABM1_DC_ABM1_HG_RESULT_19_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_HG_RESULT_20                                                                    0x0ef2\n#define regABM1_DC_ABM1_HG_RESULT_20_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_HG_RESULT_21                                                                    0x0ef3\n#define regABM1_DC_ABM1_HG_RESULT_21_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_HG_RESULT_22                                                                    0x0ef4\n#define regABM1_DC_ABM1_HG_RESULT_22_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_HG_RESULT_23                                                                    0x0ef5\n#define regABM1_DC_ABM1_HG_RESULT_23_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_HG_RESULT_24                                                                    0x0ef6\n#define regABM1_DC_ABM1_HG_RESULT_24_BASE_IDX                                                           3\n#define regABM1_DC_ABM1_BL_MASTER_LOCK                                                                  0x0ef7\n#define regABM1_DC_ABM1_BL_MASTER_LOCK_BASE_IDX                                                         3\n\n\n\n\n#define regABM2_BL1_PWM_AMBIENT_LIGHT_LEVEL                                                             0x0efc\n#define regABM2_BL1_PWM_AMBIENT_LIGHT_LEVEL_BASE_IDX                                                    3\n#define regABM2_BL1_PWM_USER_LEVEL                                                                      0x0efd\n#define regABM2_BL1_PWM_USER_LEVEL_BASE_IDX                                                             3\n#define regABM2_BL1_PWM_TARGET_ABM_LEVEL                                                                0x0efe\n#define regABM2_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX                                                       3\n#define regABM2_BL1_PWM_CURRENT_ABM_LEVEL                                                               0x0eff\n#define regABM2_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX                                                      3\n#define regABM2_BL1_PWM_FINAL_DUTY_CYCLE                                                                0x0f00\n#define regABM2_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX                                                       3\n#define regABM2_BL1_PWM_MINIMUM_DUTY_CYCLE                                                              0x0f01\n#define regABM2_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX                                                     3\n#define regABM2_BL1_PWM_ABM_CNTL                                                                        0x0f02\n#define regABM2_BL1_PWM_ABM_CNTL_BASE_IDX                                                               3\n#define regABM2_BL1_PWM_BL_UPDATE_SAMPLE_RATE                                                           0x0f03\n#define regABM2_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX                                                  3\n#define regABM2_BL1_PWM_GRP2_REG_LOCK                                                                   0x0f04\n#define regABM2_BL1_PWM_GRP2_REG_LOCK_BASE_IDX                                                          3\n#define regABM2_DC_ABM1_CNTL                                                                            0x0f05\n#define regABM2_DC_ABM1_CNTL_BASE_IDX                                                                   3\n#define regABM2_DC_ABM1_IPCSC_COEFF_SEL                                                                 0x0f06\n#define regABM2_DC_ABM1_IPCSC_COEFF_SEL_BASE_IDX                                                        3\n#define regABM2_DC_ABM1_ACE_OFFSET_SLOPE_0                                                              0x0f07\n#define regABM2_DC_ABM1_ACE_OFFSET_SLOPE_0_BASE_IDX                                                     3\n#define regABM2_DC_ABM1_ACE_OFFSET_SLOPE_1                                                              0x0f08\n#define regABM2_DC_ABM1_ACE_OFFSET_SLOPE_1_BASE_IDX                                                     3\n#define regABM2_DC_ABM1_ACE_OFFSET_SLOPE_2                                                              0x0f09\n#define regABM2_DC_ABM1_ACE_OFFSET_SLOPE_2_BASE_IDX                                                     3\n#define regABM2_DC_ABM1_ACE_OFFSET_SLOPE_3                                                              0x0f0a\n#define regABM2_DC_ABM1_ACE_OFFSET_SLOPE_3_BASE_IDX                                                     3\n#define regABM2_DC_ABM1_ACE_OFFSET_SLOPE_4                                                              0x0f0b\n#define regABM2_DC_ABM1_ACE_OFFSET_SLOPE_4_BASE_IDX                                                     3\n#define regABM2_DC_ABM1_ACE_THRES_12                                                                    0x0f0c\n#define regABM2_DC_ABM1_ACE_THRES_12_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_ACE_THRES_34                                                                    0x0f0d\n#define regABM2_DC_ABM1_ACE_THRES_34_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_ACE_CNTL_MISC                                                                   0x0f0e\n#define regABM2_DC_ABM1_ACE_CNTL_MISC_BASE_IDX                                                          3\n#define regABM2_DC_ABM1_HGLS_REG_READ_PROGRESS                                                          0x0f10\n#define regABM2_DC_ABM1_HGLS_REG_READ_PROGRESS_BASE_IDX                                                 3\n#define regABM2_DC_ABM1_HG_MISC_CTRL                                                                    0x0f11\n#define regABM2_DC_ABM1_HG_MISC_CTRL_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_LS_SUM_OF_LUMA                                                                  0x0f12\n#define regABM2_DC_ABM1_LS_SUM_OF_LUMA_BASE_IDX                                                         3\n#define regABM2_DC_ABM1_LS_MIN_MAX_LUMA                                                                 0x0f13\n#define regABM2_DC_ABM1_LS_MIN_MAX_LUMA_BASE_IDX                                                        3\n#define regABM2_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA                                                        0x0f14\n#define regABM2_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA_BASE_IDX                                               3\n#define regABM2_DC_ABM1_LS_PIXEL_COUNT                                                                  0x0f15\n#define regABM2_DC_ABM1_LS_PIXEL_COUNT_BASE_IDX                                                         3\n#define regABM2_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES                                                    0x0f16\n#define regABM2_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES_BASE_IDX                                           3\n#define regABM2_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT                                                        0x0f17\n#define regABM2_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT_BASE_IDX                                               3\n#define regABM2_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT                                                        0x0f18\n#define regABM2_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT_BASE_IDX                                               3\n#define regABM2_DC_ABM1_HG_SAMPLE_RATE                                                                  0x0f19\n#define regABM2_DC_ABM1_HG_SAMPLE_RATE_BASE_IDX                                                         3\n#define regABM2_DC_ABM1_LS_SAMPLE_RATE                                                                  0x0f1a\n#define regABM2_DC_ABM1_LS_SAMPLE_RATE_BASE_IDX                                                         3\n#define regABM2_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG                                                          0x0f1b\n#define regABM2_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG_BASE_IDX                                                 3\n#define regABM2_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX                                                          0x0f1c\n#define regABM2_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX_BASE_IDX                                                 3\n#define regABM2_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX                                                         0x0f1d\n#define regABM2_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX_BASE_IDX                                                3\n#define regABM2_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX                                                        0x0f1e\n#define regABM2_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX_BASE_IDX                                               3\n#define regABM2_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX                                                        0x0f1f\n#define regABM2_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX_BASE_IDX                                               3\n#define regABM2_DC_ABM1_HG_RESULT_1                                                                     0x0f20\n#define regABM2_DC_ABM1_HG_RESULT_1_BASE_IDX                                                            3\n#define regABM2_DC_ABM1_HG_RESULT_2                                                                     0x0f21\n#define regABM2_DC_ABM1_HG_RESULT_2_BASE_IDX                                                            3\n#define regABM2_DC_ABM1_HG_RESULT_3                                                                     0x0f22\n#define regABM2_DC_ABM1_HG_RESULT_3_BASE_IDX                                                            3\n#define regABM2_DC_ABM1_HG_RESULT_4                                                                     0x0f23\n#define regABM2_DC_ABM1_HG_RESULT_4_BASE_IDX                                                            3\n#define regABM2_DC_ABM1_HG_RESULT_5                                                                     0x0f24\n#define regABM2_DC_ABM1_HG_RESULT_5_BASE_IDX                                                            3\n#define regABM2_DC_ABM1_HG_RESULT_6                                                                     0x0f25\n#define regABM2_DC_ABM1_HG_RESULT_6_BASE_IDX                                                            3\n#define regABM2_DC_ABM1_HG_RESULT_7                                                                     0x0f26\n#define regABM2_DC_ABM1_HG_RESULT_7_BASE_IDX                                                            3\n#define regABM2_DC_ABM1_HG_RESULT_8                                                                     0x0f27\n#define regABM2_DC_ABM1_HG_RESULT_8_BASE_IDX                                                            3\n#define regABM2_DC_ABM1_HG_RESULT_9                                                                     0x0f28\n#define regABM2_DC_ABM1_HG_RESULT_9_BASE_IDX                                                            3\n#define regABM2_DC_ABM1_HG_RESULT_10                                                                    0x0f29\n#define regABM2_DC_ABM1_HG_RESULT_10_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_HG_RESULT_11                                                                    0x0f2a\n#define regABM2_DC_ABM1_HG_RESULT_11_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_HG_RESULT_12                                                                    0x0f2b\n#define regABM2_DC_ABM1_HG_RESULT_12_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_HG_RESULT_13                                                                    0x0f2c\n#define regABM2_DC_ABM1_HG_RESULT_13_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_HG_RESULT_14                                                                    0x0f2d\n#define regABM2_DC_ABM1_HG_RESULT_14_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_HG_RESULT_15                                                                    0x0f2e\n#define regABM2_DC_ABM1_HG_RESULT_15_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_HG_RESULT_16                                                                    0x0f2f\n#define regABM2_DC_ABM1_HG_RESULT_16_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_HG_RESULT_17                                                                    0x0f30\n#define regABM2_DC_ABM1_HG_RESULT_17_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_HG_RESULT_18                                                                    0x0f31\n#define regABM2_DC_ABM1_HG_RESULT_18_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_HG_RESULT_19                                                                    0x0f32\n#define regABM2_DC_ABM1_HG_RESULT_19_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_HG_RESULT_20                                                                    0x0f33\n#define regABM2_DC_ABM1_HG_RESULT_20_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_HG_RESULT_21                                                                    0x0f34\n#define regABM2_DC_ABM1_HG_RESULT_21_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_HG_RESULT_22                                                                    0x0f35\n#define regABM2_DC_ABM1_HG_RESULT_22_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_HG_RESULT_23                                                                    0x0f36\n#define regABM2_DC_ABM1_HG_RESULT_23_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_HG_RESULT_24                                                                    0x0f37\n#define regABM2_DC_ABM1_HG_RESULT_24_BASE_IDX                                                           3\n#define regABM2_DC_ABM1_BL_MASTER_LOCK                                                                  0x0f38\n#define regABM2_DC_ABM1_BL_MASTER_LOCK_BASE_IDX                                                         3\n\n\n\n\n#define regABM3_BL1_PWM_AMBIENT_LIGHT_LEVEL                                                             0x0f3d\n#define regABM3_BL1_PWM_AMBIENT_LIGHT_LEVEL_BASE_IDX                                                    3\n#define regABM3_BL1_PWM_USER_LEVEL                                                                      0x0f3e\n#define regABM3_BL1_PWM_USER_LEVEL_BASE_IDX                                                             3\n#define regABM3_BL1_PWM_TARGET_ABM_LEVEL                                                                0x0f3f\n#define regABM3_BL1_PWM_TARGET_ABM_LEVEL_BASE_IDX                                                       3\n#define regABM3_BL1_PWM_CURRENT_ABM_LEVEL                                                               0x0f40\n#define regABM3_BL1_PWM_CURRENT_ABM_LEVEL_BASE_IDX                                                      3\n#define regABM3_BL1_PWM_FINAL_DUTY_CYCLE                                                                0x0f41\n#define regABM3_BL1_PWM_FINAL_DUTY_CYCLE_BASE_IDX                                                       3\n#define regABM3_BL1_PWM_MINIMUM_DUTY_CYCLE                                                              0x0f42\n#define regABM3_BL1_PWM_MINIMUM_DUTY_CYCLE_BASE_IDX                                                     3\n#define regABM3_BL1_PWM_ABM_CNTL                                                                        0x0f43\n#define regABM3_BL1_PWM_ABM_CNTL_BASE_IDX                                                               3\n#define regABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE                                                           0x0f44\n#define regABM3_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX                                                  3\n#define regABM3_BL1_PWM_GRP2_REG_LOCK                                                                   0x0f45\n#define regABM3_BL1_PWM_GRP2_REG_LOCK_BASE_IDX                                                          3\n#define regABM3_DC_ABM1_CNTL                                                                            0x0f46\n#define regABM3_DC_ABM1_CNTL_BASE_IDX                                                                   3\n#define regABM3_DC_ABM1_IPCSC_COEFF_SEL                                                                 0x0f47\n#define regABM3_DC_ABM1_IPCSC_COEFF_SEL_BASE_IDX                                                        3\n#define regABM3_DC_ABM1_ACE_OFFSET_SLOPE_0                                                              0x0f48\n#define regABM3_DC_ABM1_ACE_OFFSET_SLOPE_0_BASE_IDX                                                     3\n#define regABM3_DC_ABM1_ACE_OFFSET_SLOPE_1                                                              0x0f49\n#define regABM3_DC_ABM1_ACE_OFFSET_SLOPE_1_BASE_IDX                                                     3\n#define regABM3_DC_ABM1_ACE_OFFSET_SLOPE_2                                                              0x0f4a\n#define regABM3_DC_ABM1_ACE_OFFSET_SLOPE_2_BASE_IDX                                                     3\n#define regABM3_DC_ABM1_ACE_OFFSET_SLOPE_3                                                              0x0f4b\n#define regABM3_DC_ABM1_ACE_OFFSET_SLOPE_3_BASE_IDX                                                     3\n#define regABM3_DC_ABM1_ACE_OFFSET_SLOPE_4                                                              0x0f4c\n#define regABM3_DC_ABM1_ACE_OFFSET_SLOPE_4_BASE_IDX                                                     3\n#define regABM3_DC_ABM1_ACE_THRES_12                                                                    0x0f4d\n#define regABM3_DC_ABM1_ACE_THRES_12_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_ACE_THRES_34                                                                    0x0f4e\n#define regABM3_DC_ABM1_ACE_THRES_34_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_ACE_CNTL_MISC                                                                   0x0f4f\n#define regABM3_DC_ABM1_ACE_CNTL_MISC_BASE_IDX                                                          3\n#define regABM3_DC_ABM1_HGLS_REG_READ_PROGRESS                                                          0x0f51\n#define regABM3_DC_ABM1_HGLS_REG_READ_PROGRESS_BASE_IDX                                                 3\n#define regABM3_DC_ABM1_HG_MISC_CTRL                                                                    0x0f52\n#define regABM3_DC_ABM1_HG_MISC_CTRL_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_LS_SUM_OF_LUMA                                                                  0x0f53\n#define regABM3_DC_ABM1_LS_SUM_OF_LUMA_BASE_IDX                                                         3\n#define regABM3_DC_ABM1_LS_MIN_MAX_LUMA                                                                 0x0f54\n#define regABM3_DC_ABM1_LS_MIN_MAX_LUMA_BASE_IDX                                                        3\n#define regABM3_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA                                                        0x0f55\n#define regABM3_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA_BASE_IDX                                               3\n#define regABM3_DC_ABM1_LS_PIXEL_COUNT                                                                  0x0f56\n#define regABM3_DC_ABM1_LS_PIXEL_COUNT_BASE_IDX                                                         3\n#define regABM3_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES                                                    0x0f57\n#define regABM3_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES_BASE_IDX                                           3\n#define regABM3_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT                                                        0x0f58\n#define regABM3_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT_BASE_IDX                                               3\n#define regABM3_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT                                                        0x0f59\n#define regABM3_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT_BASE_IDX                                               3\n#define regABM3_DC_ABM1_HG_SAMPLE_RATE                                                                  0x0f5a\n#define regABM3_DC_ABM1_HG_SAMPLE_RATE_BASE_IDX                                                         3\n#define regABM3_DC_ABM1_LS_SAMPLE_RATE                                                                  0x0f5b\n#define regABM3_DC_ABM1_LS_SAMPLE_RATE_BASE_IDX                                                         3\n#define regABM3_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG                                                          0x0f5c\n#define regABM3_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG_BASE_IDX                                                 3\n#define regABM3_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX                                                          0x0f5d\n#define regABM3_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX_BASE_IDX                                                 3\n#define regABM3_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX                                                         0x0f5e\n#define regABM3_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX_BASE_IDX                                                3\n#define regABM3_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX                                                        0x0f5f\n#define regABM3_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX_BASE_IDX                                               3\n#define regABM3_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX                                                        0x0f60\n#define regABM3_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX_BASE_IDX                                               3\n#define regABM3_DC_ABM1_HG_RESULT_1                                                                     0x0f61\n#define regABM3_DC_ABM1_HG_RESULT_1_BASE_IDX                                                            3\n#define regABM3_DC_ABM1_HG_RESULT_2                                                                     0x0f62\n#define regABM3_DC_ABM1_HG_RESULT_2_BASE_IDX                                                            3\n#define regABM3_DC_ABM1_HG_RESULT_3                                                                     0x0f63\n#define regABM3_DC_ABM1_HG_RESULT_3_BASE_IDX                                                            3\n#define regABM3_DC_ABM1_HG_RESULT_4                                                                     0x0f64\n#define regABM3_DC_ABM1_HG_RESULT_4_BASE_IDX                                                            3\n#define regABM3_DC_ABM1_HG_RESULT_5                                                                     0x0f65\n#define regABM3_DC_ABM1_HG_RESULT_5_BASE_IDX                                                            3\n#define regABM3_DC_ABM1_HG_RESULT_6                                                                     0x0f66\n#define regABM3_DC_ABM1_HG_RESULT_6_BASE_IDX                                                            3\n#define regABM3_DC_ABM1_HG_RESULT_7                                                                     0x0f67\n#define regABM3_DC_ABM1_HG_RESULT_7_BASE_IDX                                                            3\n#define regABM3_DC_ABM1_HG_RESULT_8                                                                     0x0f68\n#define regABM3_DC_ABM1_HG_RESULT_8_BASE_IDX                                                            3\n#define regABM3_DC_ABM1_HG_RESULT_9                                                                     0x0f69\n#define regABM3_DC_ABM1_HG_RESULT_9_BASE_IDX                                                            3\n#define regABM3_DC_ABM1_HG_RESULT_10                                                                    0x0f6a\n#define regABM3_DC_ABM1_HG_RESULT_10_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_HG_RESULT_11                                                                    0x0f6b\n#define regABM3_DC_ABM1_HG_RESULT_11_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_HG_RESULT_12                                                                    0x0f6c\n#define regABM3_DC_ABM1_HG_RESULT_12_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_HG_RESULT_13                                                                    0x0f6d\n#define regABM3_DC_ABM1_HG_RESULT_13_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_HG_RESULT_14                                                                    0x0f6e\n#define regABM3_DC_ABM1_HG_RESULT_14_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_HG_RESULT_15                                                                    0x0f6f\n#define regABM3_DC_ABM1_HG_RESULT_15_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_HG_RESULT_16                                                                    0x0f70\n#define regABM3_DC_ABM1_HG_RESULT_16_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_HG_RESULT_17                                                                    0x0f71\n#define regABM3_DC_ABM1_HG_RESULT_17_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_HG_RESULT_18                                                                    0x0f72\n#define regABM3_DC_ABM1_HG_RESULT_18_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_HG_RESULT_19                                                                    0x0f73\n#define regABM3_DC_ABM1_HG_RESULT_19_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_HG_RESULT_20                                                                    0x0f74\n#define regABM3_DC_ABM1_HG_RESULT_20_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_HG_RESULT_21                                                                    0x0f75\n#define regABM3_DC_ABM1_HG_RESULT_21_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_HG_RESULT_22                                                                    0x0f76\n#define regABM3_DC_ABM1_HG_RESULT_22_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_HG_RESULT_23                                                                    0x0f77\n#define regABM3_DC_ABM1_HG_RESULT_23_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_HG_RESULT_24                                                                    0x0f78\n#define regABM3_DC_ABM1_HG_RESULT_24_BASE_IDX                                                           3\n#define regABM3_DC_ABM1_BL_MASTER_LOCK                                                                  0x0f79\n#define regABM3_DC_ABM1_BL_MASTER_LOCK_BASE_IDX                                                         3\n\n\n\n\n#define regDPG0_DPG_CONTROL                                                                             0x1854\n#define regDPG0_DPG_CONTROL_BASE_IDX                                                                    2\n#define regDPG0_DPG_RAMP_CONTROL                                                                        0x1855\n#define regDPG0_DPG_RAMP_CONTROL_BASE_IDX                                                               2\n#define regDPG0_DPG_DIMENSIONS                                                                          0x1856\n#define regDPG0_DPG_DIMENSIONS_BASE_IDX                                                                 2\n#define regDPG0_DPG_COLOUR_R_CR                                                                         0x1857\n#define regDPG0_DPG_COLOUR_R_CR_BASE_IDX                                                                2\n#define regDPG0_DPG_COLOUR_G_Y                                                                          0x1858\n#define regDPG0_DPG_COLOUR_G_Y_BASE_IDX                                                                 2\n#define regDPG0_DPG_COLOUR_B_CB                                                                         0x1859\n#define regDPG0_DPG_COLOUR_B_CB_BASE_IDX                                                                2\n#define regDPG0_DPG_OFFSET_SEGMENT                                                                      0x185a\n#define regDPG0_DPG_OFFSET_SEGMENT_BASE_IDX                                                             2\n#define regDPG0_DPG_STATUS                                                                              0x185b\n#define regDPG0_DPG_STATUS_BASE_IDX                                                                     2\n\n\n\n\n#define regFMT0_FMT_CLAMP_COMPONENT_R                                                                   0x183c\n#define regFMT0_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define regFMT0_FMT_CLAMP_COMPONENT_G                                                                   0x183d\n#define regFMT0_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define regFMT0_FMT_CLAMP_COMPONENT_B                                                                   0x183e\n#define regFMT0_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define regFMT0_FMT_DYNAMIC_EXP_CNTL                                                                    0x183f\n#define regFMT0_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define regFMT0_FMT_CONTROL                                                                             0x1840\n#define regFMT0_FMT_CONTROL_BASE_IDX                                                                    2\n#define regFMT0_FMT_BIT_DEPTH_CONTROL                                                                   0x1841\n#define regFMT0_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define regFMT0_FMT_DITHER_RAND_R_SEED                                                                  0x1842\n#define regFMT0_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define regFMT0_FMT_DITHER_RAND_G_SEED                                                                  0x1843\n#define regFMT0_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define regFMT0_FMT_DITHER_RAND_B_SEED                                                                  0x1844\n#define regFMT0_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define regFMT0_FMT_CLAMP_CNTL                                                                          0x1845\n#define regFMT0_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define regFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x1846\n#define regFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define regFMT0_FMT_MAP420_MEMORY_CONTROL                                                               0x1847\n#define regFMT0_FMT_MAP420_MEMORY_CONTROL_BASE_IDX                                                      2\n#define regFMT0_FMT_422_CONTROL                                                                         0x1849\n#define regFMT0_FMT_422_CONTROL_BASE_IDX                                                                2\n\n\n\n\n#define regOPPBUF0_OPPBUF_CONTROL                                                                       0x1884\n#define regOPPBUF0_OPPBUF_CONTROL_BASE_IDX                                                              2\n#define regOPPBUF0_OPPBUF_3D_PARAMETERS_0                                                               0x1885\n#define regOPPBUF0_OPPBUF_3D_PARAMETERS_0_BASE_IDX                                                      2\n#define regOPPBUF0_OPPBUF_3D_PARAMETERS_1                                                               0x1886\n#define regOPPBUF0_OPPBUF_3D_PARAMETERS_1_BASE_IDX                                                      2\n#define regOPPBUF0_OPPBUF_CONTROL1                                                                      0x1889\n#define regOPPBUF0_OPPBUF_CONTROL1_BASE_IDX                                                             2\n\n\n\n\n#define regOPP_PIPE0_OPP_PIPE_CONTROL                                                                   0x188c\n#define regOPP_PIPE0_OPP_PIPE_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define regOPP_PIPE_CRC0_OPP_PIPE_CRC_CONTROL                                                           0x1891\n#define regOPP_PIPE_CRC0_OPP_PIPE_CRC_CONTROL_BASE_IDX                                                  2\n#define regOPP_PIPE_CRC0_OPP_PIPE_CRC_MASK                                                              0x1892\n#define regOPP_PIPE_CRC0_OPP_PIPE_CRC_MASK_BASE_IDX                                                     2\n#define regOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT0                                                           0x1893\n#define regOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT0_BASE_IDX                                                  2\n#define regOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT1                                                           0x1894\n#define regOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT1_BASE_IDX                                                  2\n#define regOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT2                                                           0x1895\n#define regOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT2_BASE_IDX                                                  2\n\n\n\n\n#define regDPG1_DPG_CONTROL                                                                             0x18ae\n#define regDPG1_DPG_CONTROL_BASE_IDX                                                                    2\n#define regDPG1_DPG_RAMP_CONTROL                                                                        0x18af\n#define regDPG1_DPG_RAMP_CONTROL_BASE_IDX                                                               2\n#define regDPG1_DPG_DIMENSIONS                                                                          0x18b0\n#define regDPG1_DPG_DIMENSIONS_BASE_IDX                                                                 2\n#define regDPG1_DPG_COLOUR_R_CR                                                                         0x18b1\n#define regDPG1_DPG_COLOUR_R_CR_BASE_IDX                                                                2\n#define regDPG1_DPG_COLOUR_G_Y                                                                          0x18b2\n#define regDPG1_DPG_COLOUR_G_Y_BASE_IDX                                                                 2\n#define regDPG1_DPG_COLOUR_B_CB                                                                         0x18b3\n#define regDPG1_DPG_COLOUR_B_CB_BASE_IDX                                                                2\n#define regDPG1_DPG_OFFSET_SEGMENT                                                                      0x18b4\n#define regDPG1_DPG_OFFSET_SEGMENT_BASE_IDX                                                             2\n#define regDPG1_DPG_STATUS                                                                              0x18b5\n#define regDPG1_DPG_STATUS_BASE_IDX                                                                     2\n\n\n\n\n#define regFMT1_FMT_CLAMP_COMPONENT_R                                                                   0x1896\n#define regFMT1_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define regFMT1_FMT_CLAMP_COMPONENT_G                                                                   0x1897\n#define regFMT1_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define regFMT1_FMT_CLAMP_COMPONENT_B                                                                   0x1898\n#define regFMT1_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define regFMT1_FMT_DYNAMIC_EXP_CNTL                                                                    0x1899\n#define regFMT1_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define regFMT1_FMT_CONTROL                                                                             0x189a\n#define regFMT1_FMT_CONTROL_BASE_IDX                                                                    2\n#define regFMT1_FMT_BIT_DEPTH_CONTROL                                                                   0x189b\n#define regFMT1_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define regFMT1_FMT_DITHER_RAND_R_SEED                                                                  0x189c\n#define regFMT1_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define regFMT1_FMT_DITHER_RAND_G_SEED                                                                  0x189d\n#define regFMT1_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define regFMT1_FMT_DITHER_RAND_B_SEED                                                                  0x189e\n#define regFMT1_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define regFMT1_FMT_CLAMP_CNTL                                                                          0x189f\n#define regFMT1_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define regFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x18a0\n#define regFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define regFMT1_FMT_MAP420_MEMORY_CONTROL                                                               0x18a1\n#define regFMT1_FMT_MAP420_MEMORY_CONTROL_BASE_IDX                                                      2\n#define regFMT1_FMT_422_CONTROL                                                                         0x18a3\n#define regFMT1_FMT_422_CONTROL_BASE_IDX                                                                2\n\n\n\n\n#define regOPPBUF1_OPPBUF_CONTROL                                                                       0x18de\n#define regOPPBUF1_OPPBUF_CONTROL_BASE_IDX                                                              2\n#define regOPPBUF1_OPPBUF_3D_PARAMETERS_0                                                               0x18df\n#define regOPPBUF1_OPPBUF_3D_PARAMETERS_0_BASE_IDX                                                      2\n#define regOPPBUF1_OPPBUF_3D_PARAMETERS_1                                                               0x18e0\n#define regOPPBUF1_OPPBUF_3D_PARAMETERS_1_BASE_IDX                                                      2\n#define regOPPBUF1_OPPBUF_CONTROL1                                                                      0x18e3\n#define regOPPBUF1_OPPBUF_CONTROL1_BASE_IDX                                                             2\n\n\n\n\n#define regOPP_PIPE1_OPP_PIPE_CONTROL                                                                   0x18e6\n#define regOPP_PIPE1_OPP_PIPE_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define regOPP_PIPE_CRC1_OPP_PIPE_CRC_CONTROL                                                           0x18eb\n#define regOPP_PIPE_CRC1_OPP_PIPE_CRC_CONTROL_BASE_IDX                                                  2\n#define regOPP_PIPE_CRC1_OPP_PIPE_CRC_MASK                                                              0x18ec\n#define regOPP_PIPE_CRC1_OPP_PIPE_CRC_MASK_BASE_IDX                                                     2\n#define regOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT0                                                           0x18ed\n#define regOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT0_BASE_IDX                                                  2\n#define regOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT1                                                           0x18ee\n#define regOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT1_BASE_IDX                                                  2\n#define regOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT2                                                           0x18ef\n#define regOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT2_BASE_IDX                                                  2\n\n\n\n\n#define regDPG2_DPG_CONTROL                                                                             0x1908\n#define regDPG2_DPG_CONTROL_BASE_IDX                                                                    2\n#define regDPG2_DPG_RAMP_CONTROL                                                                        0x1909\n#define regDPG2_DPG_RAMP_CONTROL_BASE_IDX                                                               2\n#define regDPG2_DPG_DIMENSIONS                                                                          0x190a\n#define regDPG2_DPG_DIMENSIONS_BASE_IDX                                                                 2\n#define regDPG2_DPG_COLOUR_R_CR                                                                         0x190b\n#define regDPG2_DPG_COLOUR_R_CR_BASE_IDX                                                                2\n#define regDPG2_DPG_COLOUR_G_Y                                                                          0x190c\n#define regDPG2_DPG_COLOUR_G_Y_BASE_IDX                                                                 2\n#define regDPG2_DPG_COLOUR_B_CB                                                                         0x190d\n#define regDPG2_DPG_COLOUR_B_CB_BASE_IDX                                                                2\n#define regDPG2_DPG_OFFSET_SEGMENT                                                                      0x190e\n#define regDPG2_DPG_OFFSET_SEGMENT_BASE_IDX                                                             2\n#define regDPG2_DPG_STATUS                                                                              0x190f\n#define regDPG2_DPG_STATUS_BASE_IDX                                                                     2\n\n\n\n\n#define regFMT2_FMT_CLAMP_COMPONENT_R                                                                   0x18f0\n#define regFMT2_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define regFMT2_FMT_CLAMP_COMPONENT_G                                                                   0x18f1\n#define regFMT2_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define regFMT2_FMT_CLAMP_COMPONENT_B                                                                   0x18f2\n#define regFMT2_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define regFMT2_FMT_DYNAMIC_EXP_CNTL                                                                    0x18f3\n#define regFMT2_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define regFMT2_FMT_CONTROL                                                                             0x18f4\n#define regFMT2_FMT_CONTROL_BASE_IDX                                                                    2\n#define regFMT2_FMT_BIT_DEPTH_CONTROL                                                                   0x18f5\n#define regFMT2_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define regFMT2_FMT_DITHER_RAND_R_SEED                                                                  0x18f6\n#define regFMT2_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define regFMT2_FMT_DITHER_RAND_G_SEED                                                                  0x18f7\n#define regFMT2_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define regFMT2_FMT_DITHER_RAND_B_SEED                                                                  0x18f8\n#define regFMT2_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define regFMT2_FMT_CLAMP_CNTL                                                                          0x18f9\n#define regFMT2_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define regFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x18fa\n#define regFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define regFMT2_FMT_MAP420_MEMORY_CONTROL                                                               0x18fb\n#define regFMT2_FMT_MAP420_MEMORY_CONTROL_BASE_IDX                                                      2\n#define regFMT2_FMT_422_CONTROL                                                                         0x18fd\n#define regFMT2_FMT_422_CONTROL_BASE_IDX                                                                2\n\n\n\n\n#define regOPPBUF2_OPPBUF_CONTROL                                                                       0x1938\n#define regOPPBUF2_OPPBUF_CONTROL_BASE_IDX                                                              2\n#define regOPPBUF2_OPPBUF_3D_PARAMETERS_0                                                               0x1939\n#define regOPPBUF2_OPPBUF_3D_PARAMETERS_0_BASE_IDX                                                      2\n#define regOPPBUF2_OPPBUF_3D_PARAMETERS_1                                                               0x193a\n#define regOPPBUF2_OPPBUF_3D_PARAMETERS_1_BASE_IDX                                                      2\n#define regOPPBUF2_OPPBUF_CONTROL1                                                                      0x193d\n#define regOPPBUF2_OPPBUF_CONTROL1_BASE_IDX                                                             2\n\n\n\n\n#define regOPP_PIPE2_OPP_PIPE_CONTROL                                                                   0x1940\n#define regOPP_PIPE2_OPP_PIPE_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define regOPP_PIPE_CRC2_OPP_PIPE_CRC_CONTROL                                                           0x1945\n#define regOPP_PIPE_CRC2_OPP_PIPE_CRC_CONTROL_BASE_IDX                                                  2\n#define regOPP_PIPE_CRC2_OPP_PIPE_CRC_MASK                                                              0x1946\n#define regOPP_PIPE_CRC2_OPP_PIPE_CRC_MASK_BASE_IDX                                                     2\n#define regOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT0                                                           0x1947\n#define regOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT0_BASE_IDX                                                  2\n#define regOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT1                                                           0x1948\n#define regOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT1_BASE_IDX                                                  2\n#define regOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT2                                                           0x1949\n#define regOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT2_BASE_IDX                                                  2\n\n\n\n\n#define regDPG3_DPG_CONTROL                                                                             0x1962\n#define regDPG3_DPG_CONTROL_BASE_IDX                                                                    2\n#define regDPG3_DPG_RAMP_CONTROL                                                                        0x1963\n#define regDPG3_DPG_RAMP_CONTROL_BASE_IDX                                                               2\n#define regDPG3_DPG_DIMENSIONS                                                                          0x1964\n#define regDPG3_DPG_DIMENSIONS_BASE_IDX                                                                 2\n#define regDPG3_DPG_COLOUR_R_CR                                                                         0x1965\n#define regDPG3_DPG_COLOUR_R_CR_BASE_IDX                                                                2\n#define regDPG3_DPG_COLOUR_G_Y                                                                          0x1966\n#define regDPG3_DPG_COLOUR_G_Y_BASE_IDX                                                                 2\n#define regDPG3_DPG_COLOUR_B_CB                                                                         0x1967\n#define regDPG3_DPG_COLOUR_B_CB_BASE_IDX                                                                2\n#define regDPG3_DPG_OFFSET_SEGMENT                                                                      0x1968\n#define regDPG3_DPG_OFFSET_SEGMENT_BASE_IDX                                                             2\n#define regDPG3_DPG_STATUS                                                                              0x1969\n#define regDPG3_DPG_STATUS_BASE_IDX                                                                     2\n\n\n\n\n#define regFMT3_FMT_CLAMP_COMPONENT_R                                                                   0x194a\n#define regFMT3_FMT_CLAMP_COMPONENT_R_BASE_IDX                                                          2\n#define regFMT3_FMT_CLAMP_COMPONENT_G                                                                   0x194b\n#define regFMT3_FMT_CLAMP_COMPONENT_G_BASE_IDX                                                          2\n#define regFMT3_FMT_CLAMP_COMPONENT_B                                                                   0x194c\n#define regFMT3_FMT_CLAMP_COMPONENT_B_BASE_IDX                                                          2\n#define regFMT3_FMT_DYNAMIC_EXP_CNTL                                                                    0x194d\n#define regFMT3_FMT_DYNAMIC_EXP_CNTL_BASE_IDX                                                           2\n#define regFMT3_FMT_CONTROL                                                                             0x194e\n#define regFMT3_FMT_CONTROL_BASE_IDX                                                                    2\n#define regFMT3_FMT_BIT_DEPTH_CONTROL                                                                   0x194f\n#define regFMT3_FMT_BIT_DEPTH_CONTROL_BASE_IDX                                                          2\n#define regFMT3_FMT_DITHER_RAND_R_SEED                                                                  0x1950\n#define regFMT3_FMT_DITHER_RAND_R_SEED_BASE_IDX                                                         2\n#define regFMT3_FMT_DITHER_RAND_G_SEED                                                                  0x1951\n#define regFMT3_FMT_DITHER_RAND_G_SEED_BASE_IDX                                                         2\n#define regFMT3_FMT_DITHER_RAND_B_SEED                                                                  0x1952\n#define regFMT3_FMT_DITHER_RAND_B_SEED_BASE_IDX                                                         2\n#define regFMT3_FMT_CLAMP_CNTL                                                                          0x1953\n#define regFMT3_FMT_CLAMP_CNTL_BASE_IDX                                                                 2\n#define regFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL                                                         0x1954\n#define regFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL_BASE_IDX                                                2\n#define regFMT3_FMT_MAP420_MEMORY_CONTROL                                                               0x1955\n#define regFMT3_FMT_MAP420_MEMORY_CONTROL_BASE_IDX                                                      2\n#define regFMT3_FMT_422_CONTROL                                                                         0x1957\n#define regFMT3_FMT_422_CONTROL_BASE_IDX                                                                2\n\n\n\n\n#define regOPPBUF3_OPPBUF_CONTROL                                                                       0x1992\n#define regOPPBUF3_OPPBUF_CONTROL_BASE_IDX                                                              2\n#define regOPPBUF3_OPPBUF_3D_PARAMETERS_0                                                               0x1993\n#define regOPPBUF3_OPPBUF_3D_PARAMETERS_0_BASE_IDX                                                      2\n#define regOPPBUF3_OPPBUF_3D_PARAMETERS_1                                                               0x1994\n#define regOPPBUF3_OPPBUF_3D_PARAMETERS_1_BASE_IDX                                                      2\n#define regOPPBUF3_OPPBUF_CONTROL1                                                                      0x1997\n#define regOPPBUF3_OPPBUF_CONTROL1_BASE_IDX                                                             2\n\n\n\n\n#define regOPP_PIPE3_OPP_PIPE_CONTROL                                                                   0x199a\n#define regOPP_PIPE3_OPP_PIPE_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define regOPP_PIPE_CRC3_OPP_PIPE_CRC_CONTROL                                                           0x199f\n#define regOPP_PIPE_CRC3_OPP_PIPE_CRC_CONTROL_BASE_IDX                                                  2\n#define regOPP_PIPE_CRC3_OPP_PIPE_CRC_MASK                                                              0x19a0\n#define regOPP_PIPE_CRC3_OPP_PIPE_CRC_MASK_BASE_IDX                                                     2\n#define regOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT0                                                           0x19a1\n#define regOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT0_BASE_IDX                                                  2\n#define regOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT1                                                           0x19a2\n#define regOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT1_BASE_IDX                                                  2\n#define regOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT2                                                           0x19a3\n#define regOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT2_BASE_IDX                                                  2\n\n\n\n\n#define regDSCRM0_DSCRM_DSC_FORWARD_CONFIG                                                              0x1a64\n#define regDSCRM0_DSCRM_DSC_FORWARD_CONFIG_BASE_IDX                                                     2\n\n\n\n\n#define regDSCRM1_DSCRM_DSC_FORWARD_CONFIG                                                              0x1a65\n#define regDSCRM1_DSCRM_DSC_FORWARD_CONFIG_BASE_IDX                                                     2\n\n\n\n\n#define regDSCRM2_DSCRM_DSC_FORWARD_CONFIG                                                              0x1a66\n#define regDSCRM2_DSCRM_DSC_FORWARD_CONFIG_BASE_IDX                                                     2\n\n\n\n\n#define regOPP_TOP_CLK_CONTROL                                                                          0x1a5e\n#define regOPP_TOP_CLK_CONTROL_BASE_IDX                                                                 2\n#define regOPP_ABM_CONTROL                                                                              0x1a60\n#define regOPP_ABM_CONTROL_BASE_IDX                                                                     2\n\n\n\n\n#define regDC_PERFMON16_PERFCOUNTER_CNTL                                                                0x1abe\n#define regDC_PERFMON16_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define regDC_PERFMON16_PERFCOUNTER_CNTL2                                                               0x1abf\n#define regDC_PERFMON16_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define regDC_PERFMON16_PERFCOUNTER_STATE                                                               0x1ac0\n#define regDC_PERFMON16_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define regDC_PERFMON16_PERFMON_CNTL                                                                    0x1ac1\n#define regDC_PERFMON16_PERFMON_CNTL_BASE_IDX                                                           2\n#define regDC_PERFMON16_PERFMON_CNTL2                                                                   0x1ac2\n#define regDC_PERFMON16_PERFMON_CNTL2_BASE_IDX                                                          2\n#define regDC_PERFMON16_PERFMON_CVALUE_INT_MISC                                                         0x1ac3\n#define regDC_PERFMON16_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define regDC_PERFMON16_PERFMON_CVALUE_LOW                                                              0x1ac4\n#define regDC_PERFMON16_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define regDC_PERFMON16_PERFMON_HI                                                                      0x1ac5\n#define regDC_PERFMON16_PERFMON_HI_BASE_IDX                                                             2\n#define regDC_PERFMON16_PERFMON_LOW                                                                     0x1ac6\n#define regDC_PERFMON16_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define regODM0_OPTC_INPUT_GLOBAL_CONTROL                                                               0x1aca\n#define regODM0_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX                                                      2\n#define regODM0_OPTC_DATA_SOURCE_SELECT                                                                 0x1acb\n#define regODM0_OPTC_DATA_SOURCE_SELECT_BASE_IDX                                                        2\n#define regODM0_OPTC_DATA_FORMAT_CONTROL                                                                0x1acc\n#define regODM0_OPTC_DATA_FORMAT_CONTROL_BASE_IDX                                                       2\n#define regODM0_OPTC_BYTES_PER_PIXEL                                                                    0x1acd\n#define regODM0_OPTC_BYTES_PER_PIXEL_BASE_IDX                                                           2\n#define regODM0_OPTC_WIDTH_CONTROL                                                                      0x1ace\n#define regODM0_OPTC_WIDTH_CONTROL_BASE_IDX                                                             2\n#define regODM0_OPTC_INPUT_CLOCK_CONTROL                                                                0x1acf\n#define regODM0_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX                                                       2\n#define regODM0_OPTC_MEMORY_CONFIG                                                                      0x1ad0\n#define regODM0_OPTC_MEMORY_CONFIG_BASE_IDX                                                             2\n#define regODM0_OPTC_INPUT_SPARE_REGISTER                                                               0x1ad1\n#define regODM0_OPTC_INPUT_SPARE_REGISTER_BASE_IDX                                                      2\n\n\n\n\n#define regODM1_OPTC_INPUT_GLOBAL_CONTROL                                                               0x1ada\n#define regODM1_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX                                                      2\n#define regODM1_OPTC_DATA_SOURCE_SELECT                                                                 0x1adb\n#define regODM1_OPTC_DATA_SOURCE_SELECT_BASE_IDX                                                        2\n#define regODM1_OPTC_DATA_FORMAT_CONTROL                                                                0x1adc\n#define regODM1_OPTC_DATA_FORMAT_CONTROL_BASE_IDX                                                       2\n#define regODM1_OPTC_BYTES_PER_PIXEL                                                                    0x1add\n#define regODM1_OPTC_BYTES_PER_PIXEL_BASE_IDX                                                           2\n#define regODM1_OPTC_WIDTH_CONTROL                                                                      0x1ade\n#define regODM1_OPTC_WIDTH_CONTROL_BASE_IDX                                                             2\n#define regODM1_OPTC_INPUT_CLOCK_CONTROL                                                                0x1adf\n#define regODM1_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX                                                       2\n#define regODM1_OPTC_MEMORY_CONFIG                                                                      0x1ae0\n#define regODM1_OPTC_MEMORY_CONFIG_BASE_IDX                                                             2\n#define regODM1_OPTC_INPUT_SPARE_REGISTER                                                               0x1ae1\n#define regODM1_OPTC_INPUT_SPARE_REGISTER_BASE_IDX                                                      2\n\n\n\n\n#define regODM2_OPTC_INPUT_GLOBAL_CONTROL                                                               0x1aea\n#define regODM2_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX                                                      2\n#define regODM2_OPTC_DATA_SOURCE_SELECT                                                                 0x1aeb\n#define regODM2_OPTC_DATA_SOURCE_SELECT_BASE_IDX                                                        2\n#define regODM2_OPTC_DATA_FORMAT_CONTROL                                                                0x1aec\n#define regODM2_OPTC_DATA_FORMAT_CONTROL_BASE_IDX                                                       2\n#define regODM2_OPTC_BYTES_PER_PIXEL                                                                    0x1aed\n#define regODM2_OPTC_BYTES_PER_PIXEL_BASE_IDX                                                           2\n#define regODM2_OPTC_WIDTH_CONTROL                                                                      0x1aee\n#define regODM2_OPTC_WIDTH_CONTROL_BASE_IDX                                                             2\n#define regODM2_OPTC_INPUT_CLOCK_CONTROL                                                                0x1aef\n#define regODM2_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX                                                       2\n#define regODM2_OPTC_MEMORY_CONFIG                                                                      0x1af0\n#define regODM2_OPTC_MEMORY_CONFIG_BASE_IDX                                                             2\n#define regODM2_OPTC_INPUT_SPARE_REGISTER                                                               0x1af1\n#define regODM2_OPTC_INPUT_SPARE_REGISTER_BASE_IDX                                                      2\n\n\n\n\n#define regODM3_OPTC_INPUT_GLOBAL_CONTROL                                                               0x1afa\n#define regODM3_OPTC_INPUT_GLOBAL_CONTROL_BASE_IDX                                                      2\n#define regODM3_OPTC_DATA_SOURCE_SELECT                                                                 0x1afb\n#define regODM3_OPTC_DATA_SOURCE_SELECT_BASE_IDX                                                        2\n#define regODM3_OPTC_DATA_FORMAT_CONTROL                                                                0x1afc\n#define regODM3_OPTC_DATA_FORMAT_CONTROL_BASE_IDX                                                       2\n#define regODM3_OPTC_BYTES_PER_PIXEL                                                                    0x1afd\n#define regODM3_OPTC_BYTES_PER_PIXEL_BASE_IDX                                                           2\n#define regODM3_OPTC_WIDTH_CONTROL                                                                      0x1afe\n#define regODM3_OPTC_WIDTH_CONTROL_BASE_IDX                                                             2\n#define regODM3_OPTC_INPUT_CLOCK_CONTROL                                                                0x1aff\n#define regODM3_OPTC_INPUT_CLOCK_CONTROL_BASE_IDX                                                       2\n#define regODM3_OPTC_MEMORY_CONFIG                                                                      0x1b00\n#define regODM3_OPTC_MEMORY_CONFIG_BASE_IDX                                                             2\n#define regODM3_OPTC_INPUT_SPARE_REGISTER                                                               0x1b01\n#define regODM3_OPTC_INPUT_SPARE_REGISTER_BASE_IDX                                                      2\n\n\n\n\n#define regOTG0_OTG_H_TOTAL                                                                             0x1b2a\n#define regOTG0_OTG_H_TOTAL_BASE_IDX                                                                    2\n#define regOTG0_OTG_H_BLANK_START_END                                                                   0x1b2b\n#define regOTG0_OTG_H_BLANK_START_END_BASE_IDX                                                          2\n#define regOTG0_OTG_H_SYNC_A                                                                            0x1b2c\n#define regOTG0_OTG_H_SYNC_A_BASE_IDX                                                                   2\n#define regOTG0_OTG_H_SYNC_A_CNTL                                                                       0x1b2d\n#define regOTG0_OTG_H_SYNC_A_CNTL_BASE_IDX                                                              2\n#define regOTG0_OTG_H_TIMING_CNTL                                                                       0x1b2e\n#define regOTG0_OTG_H_TIMING_CNTL_BASE_IDX                                                              2\n#define regOTG0_OTG_V_TOTAL                                                                             0x1b2f\n#define regOTG0_OTG_V_TOTAL_BASE_IDX                                                                    2\n#define regOTG0_OTG_V_TOTAL_MIN                                                                         0x1b30\n#define regOTG0_OTG_V_TOTAL_MIN_BASE_IDX                                                                2\n#define regOTG0_OTG_V_TOTAL_MAX                                                                         0x1b31\n#define regOTG0_OTG_V_TOTAL_MAX_BASE_IDX                                                                2\n#define regOTG0_OTG_V_TOTAL_MID                                                                         0x1b32\n#define regOTG0_OTG_V_TOTAL_MID_BASE_IDX                                                                2\n#define regOTG0_OTG_V_TOTAL_CONTROL                                                                     0x1b33\n#define regOTG0_OTG_V_TOTAL_CONTROL_BASE_IDX                                                            2\n#define regOTG0_OTG_V_TOTAL_INT_STATUS                                                                  0x1b34\n#define regOTG0_OTG_V_TOTAL_INT_STATUS_BASE_IDX                                                         2\n#define regOTG0_OTG_VSYNC_NOM_INT_STATUS                                                                0x1b35\n#define regOTG0_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX                                                       2\n#define regOTG0_OTG_V_BLANK_START_END                                                                   0x1b36\n#define regOTG0_OTG_V_BLANK_START_END_BASE_IDX                                                          2\n#define regOTG0_OTG_V_SYNC_A                                                                            0x1b37\n#define regOTG0_OTG_V_SYNC_A_BASE_IDX                                                                   2\n#define regOTG0_OTG_V_SYNC_A_CNTL                                                                       0x1b38\n#define regOTG0_OTG_V_SYNC_A_CNTL_BASE_IDX                                                              2\n#define regOTG0_OTG_TRIGA_CNTL                                                                          0x1b39\n#define regOTG0_OTG_TRIGA_CNTL_BASE_IDX                                                                 2\n#define regOTG0_OTG_TRIGA_MANUAL_TRIG                                                                   0x1b3a\n#define regOTG0_OTG_TRIGA_MANUAL_TRIG_BASE_IDX                                                          2\n#define regOTG0_OTG_TRIGB_CNTL                                                                          0x1b3b\n#define regOTG0_OTG_TRIGB_CNTL_BASE_IDX                                                                 2\n#define regOTG0_OTG_TRIGB_MANUAL_TRIG                                                                   0x1b3c\n#define regOTG0_OTG_TRIGB_MANUAL_TRIG_BASE_IDX                                                          2\n#define regOTG0_OTG_FORCE_COUNT_NOW_CNTL                                                                0x1b3d\n#define regOTG0_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                       2\n#define regOTG0_OTG_FLOW_CONTROL                                                                        0x1b3e\n#define regOTG0_OTG_FLOW_CONTROL_BASE_IDX                                                               2\n#define regOTG0_OTG_STEREO_FORCE_NEXT_EYE                                                               0x1b3f\n#define regOTG0_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                      2\n#define regOTG0_OTG_CONTROL                                                                             0x1b41\n#define regOTG0_OTG_CONTROL_BASE_IDX                                                                    2\n#define regOTG0_OTG_INTERLACE_CONTROL                                                                   0x1b44\n#define regOTG0_OTG_INTERLACE_CONTROL_BASE_IDX                                                          2\n#define regOTG0_OTG_INTERLACE_STATUS                                                                    0x1b45\n#define regOTG0_OTG_INTERLACE_STATUS_BASE_IDX                                                           2\n#define regOTG0_OTG_PIXEL_DATA_READBACK0                                                                0x1b47\n#define regOTG0_OTG_PIXEL_DATA_READBACK0_BASE_IDX                                                       2\n#define regOTG0_OTG_PIXEL_DATA_READBACK1                                                                0x1b48\n#define regOTG0_OTG_PIXEL_DATA_READBACK1_BASE_IDX                                                       2\n#define regOTG0_OTG_STATUS                                                                              0x1b49\n#define regOTG0_OTG_STATUS_BASE_IDX                                                                     2\n#define regOTG0_OTG_STATUS_POSITION                                                                     0x1b4a\n#define regOTG0_OTG_STATUS_POSITION_BASE_IDX                                                            2\n#define regOTG0_OTG_NOM_VERT_POSITION                                                                   0x1b4b\n#define regOTG0_OTG_NOM_VERT_POSITION_BASE_IDX                                                          2\n#define regOTG0_OTG_STATUS_FRAME_COUNT                                                                  0x1b4c\n#define regOTG0_OTG_STATUS_FRAME_COUNT_BASE_IDX                                                         2\n#define regOTG0_OTG_STATUS_VF_COUNT                                                                     0x1b4d\n#define regOTG0_OTG_STATUS_VF_COUNT_BASE_IDX                                                            2\n#define regOTG0_OTG_STATUS_HV_COUNT                                                                     0x1b4e\n#define regOTG0_OTG_STATUS_HV_COUNT_BASE_IDX                                                            2\n#define regOTG0_OTG_COUNT_CONTROL                                                                       0x1b4f\n#define regOTG0_OTG_COUNT_CONTROL_BASE_IDX                                                              2\n#define regOTG0_OTG_COUNT_RESET                                                                         0x1b50\n#define regOTG0_OTG_COUNT_RESET_BASE_IDX                                                                2\n#define regOTG0_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE                                                        0x1b51\n#define regOTG0_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                               2\n#define regOTG0_OTG_VERT_SYNC_CONTROL                                                                   0x1b52\n#define regOTG0_OTG_VERT_SYNC_CONTROL_BASE_IDX                                                          2\n#define regOTG0_OTG_STEREO_STATUS                                                                       0x1b53\n#define regOTG0_OTG_STEREO_STATUS_BASE_IDX                                                              2\n#define regOTG0_OTG_STEREO_CONTROL                                                                      0x1b54\n#define regOTG0_OTG_STEREO_CONTROL_BASE_IDX                                                             2\n#define regOTG0_OTG_SNAPSHOT_STATUS                                                                     0x1b55\n#define regOTG0_OTG_SNAPSHOT_STATUS_BASE_IDX                                                            2\n#define regOTG0_OTG_SNAPSHOT_CONTROL                                                                    0x1b56\n#define regOTG0_OTG_SNAPSHOT_CONTROL_BASE_IDX                                                           2\n#define regOTG0_OTG_SNAPSHOT_POSITION                                                                   0x1b57\n#define regOTG0_OTG_SNAPSHOT_POSITION_BASE_IDX                                                          2\n#define regOTG0_OTG_SNAPSHOT_FRAME                                                                      0x1b58\n#define regOTG0_OTG_SNAPSHOT_FRAME_BASE_IDX                                                             2\n#define regOTG0_OTG_UPDATE_LOCK                                                                         0x1b5a\n#define regOTG0_OTG_UPDATE_LOCK_BASE_IDX                                                                2\n#define regOTG0_OTG_DOUBLE_BUFFER_CONTROL                                                               0x1b5b\n#define regOTG0_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                      2\n#define regOTG0_OTG_MASTER_EN                                                                           0x1b5c\n#define regOTG0_OTG_MASTER_EN_BASE_IDX                                                                  2\n#define regOTG0_OTG_VERTICAL_INTERRUPT0_POSITION                                                        0x1b62\n#define regOTG0_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                               2\n#define regOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL                                                         0x1b63\n#define regOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                                2\n#define regOTG0_OTG_VERTICAL_INTERRUPT1_POSITION                                                        0x1b64\n#define regOTG0_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                               2\n#define regOTG0_OTG_VERTICAL_INTERRUPT1_CONTROL                                                         0x1b65\n#define regOTG0_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                                2\n#define regOTG0_OTG_VERTICAL_INTERRUPT2_POSITION                                                        0x1b66\n#define regOTG0_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                               2\n#define regOTG0_OTG_VERTICAL_INTERRUPT2_CONTROL                                                         0x1b67\n#define regOTG0_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                                2\n#define regOTG0_OTG_CRC_CNTL                                                                            0x1b68\n#define regOTG0_OTG_CRC_CNTL_BASE_IDX                                                                   2\n#define regOTG0_OTG_CRC_CNTL2                                                                           0x1b69\n#define regOTG0_OTG_CRC_CNTL2_BASE_IDX                                                                  2\n#define regOTG0_OTG_CRC0_WINDOWA_X_CONTROL                                                              0x1b6a\n#define regOTG0_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define regOTG0_OTG_CRC0_WINDOWA_Y_CONTROL                                                              0x1b6b\n#define regOTG0_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define regOTG0_OTG_CRC0_WINDOWB_X_CONTROL                                                              0x1b6c\n#define regOTG0_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define regOTG0_OTG_CRC0_WINDOWB_Y_CONTROL                                                              0x1b6d\n#define regOTG0_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define regOTG0_OTG_CRC0_DATA_RG                                                                        0x1b6e\n#define regOTG0_OTG_CRC0_DATA_RG_BASE_IDX                                                               2\n#define regOTG0_OTG_CRC0_DATA_B                                                                         0x1b6f\n#define regOTG0_OTG_CRC0_DATA_B_BASE_IDX                                                                2\n#define regOTG0_OTG_CRC1_WINDOWA_X_CONTROL                                                              0x1b70\n#define regOTG0_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define regOTG0_OTG_CRC1_WINDOWA_Y_CONTROL                                                              0x1b71\n#define regOTG0_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define regOTG0_OTG_CRC1_WINDOWB_X_CONTROL                                                              0x1b72\n#define regOTG0_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define regOTG0_OTG_CRC1_WINDOWB_Y_CONTROL                                                              0x1b73\n#define regOTG0_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define regOTG0_OTG_CRC1_DATA_RG                                                                        0x1b74\n#define regOTG0_OTG_CRC1_DATA_RG_BASE_IDX                                                               2\n#define regOTG0_OTG_CRC1_DATA_B                                                                         0x1b75\n#define regOTG0_OTG_CRC1_DATA_B_BASE_IDX                                                                2\n#define regOTG0_OTG_CRC2_DATA_RG                                                                        0x1b76\n#define regOTG0_OTG_CRC2_DATA_RG_BASE_IDX                                                               2\n#define regOTG0_OTG_CRC2_DATA_B                                                                         0x1b77\n#define regOTG0_OTG_CRC2_DATA_B_BASE_IDX                                                                2\n#define regOTG0_OTG_CRC3_DATA_RG                                                                        0x1b78\n#define regOTG0_OTG_CRC3_DATA_RG_BASE_IDX                                                               2\n#define regOTG0_OTG_CRC3_DATA_B                                                                         0x1b79\n#define regOTG0_OTG_CRC3_DATA_B_BASE_IDX                                                                2\n#define regOTG0_OTG_CRC_SIG_RED_GREEN_MASK                                                              0x1b7a\n#define regOTG0_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define regOTG0_OTG_CRC_SIG_BLUE_CONTROL_MASK                                                           0x1b7b\n#define regOTG0_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define regOTG0_OTG_STATIC_SCREEN_CONTROL                                                               0x1b82\n#define regOTG0_OTG_STATIC_SCREEN_CONTROL_BASE_IDX                                                      2\n#define regOTG0_OTG_3D_STRUCTURE_CONTROL                                                                0x1b83\n#define regOTG0_OTG_3D_STRUCTURE_CONTROL_BASE_IDX                                                       2\n#define regOTG0_OTG_GSL_VSYNC_GAP                                                                       0x1b84\n#define regOTG0_OTG_GSL_VSYNC_GAP_BASE_IDX                                                              2\n#define regOTG0_OTG_MASTER_UPDATE_MODE                                                                  0x1b85\n#define regOTG0_OTG_MASTER_UPDATE_MODE_BASE_IDX                                                         2\n#define regOTG0_OTG_CLOCK_CONTROL                                                                       0x1b86\n#define regOTG0_OTG_CLOCK_CONTROL_BASE_IDX                                                              2\n#define regOTG0_OTG_VSTARTUP_PARAM                                                                      0x1b87\n#define regOTG0_OTG_VSTARTUP_PARAM_BASE_IDX                                                             2\n#define regOTG0_OTG_VUPDATE_PARAM                                                                       0x1b88\n#define regOTG0_OTG_VUPDATE_PARAM_BASE_IDX                                                              2\n#define regOTG0_OTG_VREADY_PARAM                                                                        0x1b89\n#define regOTG0_OTG_VREADY_PARAM_BASE_IDX                                                               2\n#define regOTG0_OTG_GLOBAL_SYNC_STATUS                                                                  0x1b8a\n#define regOTG0_OTG_GLOBAL_SYNC_STATUS_BASE_IDX                                                         2\n#define regOTG0_OTG_MASTER_UPDATE_LOCK                                                                  0x1b8b\n#define regOTG0_OTG_MASTER_UPDATE_LOCK_BASE_IDX                                                         2\n#define regOTG0_OTG_GSL_CONTROL                                                                         0x1b8c\n#define regOTG0_OTG_GSL_CONTROL_BASE_IDX                                                                2\n#define regOTG0_OTG_GSL_WINDOW_X                                                                        0x1b8d\n#define regOTG0_OTG_GSL_WINDOW_X_BASE_IDX                                                               2\n#define regOTG0_OTG_GSL_WINDOW_Y                                                                        0x1b8e\n#define regOTG0_OTG_GSL_WINDOW_Y_BASE_IDX                                                               2\n#define regOTG0_OTG_VUPDATE_KEEPOUT                                                                     0x1b8f\n#define regOTG0_OTG_VUPDATE_KEEPOUT_BASE_IDX                                                            2\n#define regOTG0_OTG_GLOBAL_CONTROL0                                                                     0x1b90\n#define regOTG0_OTG_GLOBAL_CONTROL0_BASE_IDX                                                            2\n#define regOTG0_OTG_GLOBAL_CONTROL1                                                                     0x1b91\n#define regOTG0_OTG_GLOBAL_CONTROL1_BASE_IDX                                                            2\n#define regOTG0_OTG_GLOBAL_CONTROL2                                                                     0x1b92\n#define regOTG0_OTG_GLOBAL_CONTROL2_BASE_IDX                                                            2\n#define regOTG0_OTG_GLOBAL_CONTROL3                                                                     0x1b93\n#define regOTG0_OTG_GLOBAL_CONTROL3_BASE_IDX                                                            2\n#define regOTG0_OTG_GLOBAL_CONTROL4                                                                     0x1b94\n#define regOTG0_OTG_GLOBAL_CONTROL4_BASE_IDX                                                            2\n#define regOTG0_OTG_TRIG_MANUAL_CONTROL                                                                 0x1b95\n#define regOTG0_OTG_TRIG_MANUAL_CONTROL_BASE_IDX                                                        2\n#define regOTG0_OTG_MANUAL_FLOW_CONTROL                                                                 0x1b96\n#define regOTG0_OTG_MANUAL_FLOW_CONTROL_BASE_IDX                                                        2\n#define regOTG0_OTG_DRR_TIMING_INT_STATUS                                                               0x1b97\n#define regOTG0_OTG_DRR_TIMING_INT_STATUS_BASE_IDX                                                      2\n#define regOTG0_OTG_DRR_V_TOTAL_REACH_RANGE                                                             0x1b98\n#define regOTG0_OTG_DRR_V_TOTAL_REACH_RANGE_BASE_IDX                                                    2\n#define regOTG0_OTG_DRR_V_TOTAL_CHANGE                                                                  0x1b99\n#define regOTG0_OTG_DRR_V_TOTAL_CHANGE_BASE_IDX                                                         2\n#define regOTG0_OTG_DRR_TRIGGER_WINDOW                                                                  0x1b9a\n#define regOTG0_OTG_DRR_TRIGGER_WINDOW_BASE_IDX                                                         2\n#define regOTG0_OTG_DRR_CONTROL                                                                         0x1b9b\n#define regOTG0_OTG_DRR_CONTROL_BASE_IDX                                                                2\n#define regOTG0_OTG_M_CONST_DTO0                                                                        0x1b9c\n#define regOTG0_OTG_M_CONST_DTO0_BASE_IDX                                                               2\n#define regOTG0_OTG_M_CONST_DTO1                                                                        0x1b9d\n#define regOTG0_OTG_M_CONST_DTO1_BASE_IDX                                                               2\n#define regOTG0_OTG_REQUEST_CONTROL                                                                     0x1b9e\n#define regOTG0_OTG_REQUEST_CONTROL_BASE_IDX                                                            2\n#define regOTG0_OTG_DSC_START_POSITION                                                                  0x1b9f\n#define regOTG0_OTG_DSC_START_POSITION_BASE_IDX                                                         2\n#define regOTG0_OTG_PIPE_UPDATE_STATUS                                                                  0x1ba0\n#define regOTG0_OTG_PIPE_UPDATE_STATUS_BASE_IDX                                                         2\n#define regOTG0_OTG_SPARE_REGISTER                                                                      0x1ba2\n#define regOTG0_OTG_SPARE_REGISTER_BASE_IDX                                                             2\n\n\n\n\n#define regOTG1_OTG_H_TOTAL                                                                             0x1baa\n#define regOTG1_OTG_H_TOTAL_BASE_IDX                                                                    2\n#define regOTG1_OTG_H_BLANK_START_END                                                                   0x1bab\n#define regOTG1_OTG_H_BLANK_START_END_BASE_IDX                                                          2\n#define regOTG1_OTG_H_SYNC_A                                                                            0x1bac\n#define regOTG1_OTG_H_SYNC_A_BASE_IDX                                                                   2\n#define regOTG1_OTG_H_SYNC_A_CNTL                                                                       0x1bad\n#define regOTG1_OTG_H_SYNC_A_CNTL_BASE_IDX                                                              2\n#define regOTG1_OTG_H_TIMING_CNTL                                                                       0x1bae\n#define regOTG1_OTG_H_TIMING_CNTL_BASE_IDX                                                              2\n#define regOTG1_OTG_V_TOTAL                                                                             0x1baf\n#define regOTG1_OTG_V_TOTAL_BASE_IDX                                                                    2\n#define regOTG1_OTG_V_TOTAL_MIN                                                                         0x1bb0\n#define regOTG1_OTG_V_TOTAL_MIN_BASE_IDX                                                                2\n#define regOTG1_OTG_V_TOTAL_MAX                                                                         0x1bb1\n#define regOTG1_OTG_V_TOTAL_MAX_BASE_IDX                                                                2\n#define regOTG1_OTG_V_TOTAL_MID                                                                         0x1bb2\n#define regOTG1_OTG_V_TOTAL_MID_BASE_IDX                                                                2\n#define regOTG1_OTG_V_TOTAL_CONTROL                                                                     0x1bb3\n#define regOTG1_OTG_V_TOTAL_CONTROL_BASE_IDX                                                            2\n#define regOTG1_OTG_V_TOTAL_INT_STATUS                                                                  0x1bb4\n#define regOTG1_OTG_V_TOTAL_INT_STATUS_BASE_IDX                                                         2\n#define regOTG1_OTG_VSYNC_NOM_INT_STATUS                                                                0x1bb5\n#define regOTG1_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX                                                       2\n#define regOTG1_OTG_V_BLANK_START_END                                                                   0x1bb6\n#define regOTG1_OTG_V_BLANK_START_END_BASE_IDX                                                          2\n#define regOTG1_OTG_V_SYNC_A                                                                            0x1bb7\n#define regOTG1_OTG_V_SYNC_A_BASE_IDX                                                                   2\n#define regOTG1_OTG_V_SYNC_A_CNTL                                                                       0x1bb8\n#define regOTG1_OTG_V_SYNC_A_CNTL_BASE_IDX                                                              2\n#define regOTG1_OTG_TRIGA_CNTL                                                                          0x1bb9\n#define regOTG1_OTG_TRIGA_CNTL_BASE_IDX                                                                 2\n#define regOTG1_OTG_TRIGA_MANUAL_TRIG                                                                   0x1bba\n#define regOTG1_OTG_TRIGA_MANUAL_TRIG_BASE_IDX                                                          2\n#define regOTG1_OTG_TRIGB_CNTL                                                                          0x1bbb\n#define regOTG1_OTG_TRIGB_CNTL_BASE_IDX                                                                 2\n#define regOTG1_OTG_TRIGB_MANUAL_TRIG                                                                   0x1bbc\n#define regOTG1_OTG_TRIGB_MANUAL_TRIG_BASE_IDX                                                          2\n#define regOTG1_OTG_FORCE_COUNT_NOW_CNTL                                                                0x1bbd\n#define regOTG1_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                       2\n#define regOTG1_OTG_FLOW_CONTROL                                                                        0x1bbe\n#define regOTG1_OTG_FLOW_CONTROL_BASE_IDX                                                               2\n#define regOTG1_OTG_STEREO_FORCE_NEXT_EYE                                                               0x1bbf\n#define regOTG1_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                      2\n#define regOTG1_OTG_CONTROL                                                                             0x1bc1\n#define regOTG1_OTG_CONTROL_BASE_IDX                                                                    2\n#define regOTG1_OTG_INTERLACE_CONTROL                                                                   0x1bc4\n#define regOTG1_OTG_INTERLACE_CONTROL_BASE_IDX                                                          2\n#define regOTG1_OTG_INTERLACE_STATUS                                                                    0x1bc5\n#define regOTG1_OTG_INTERLACE_STATUS_BASE_IDX                                                           2\n#define regOTG1_OTG_PIXEL_DATA_READBACK0                                                                0x1bc7\n#define regOTG1_OTG_PIXEL_DATA_READBACK0_BASE_IDX                                                       2\n#define regOTG1_OTG_PIXEL_DATA_READBACK1                                                                0x1bc8\n#define regOTG1_OTG_PIXEL_DATA_READBACK1_BASE_IDX                                                       2\n#define regOTG1_OTG_STATUS                                                                              0x1bc9\n#define regOTG1_OTG_STATUS_BASE_IDX                                                                     2\n#define regOTG1_OTG_STATUS_POSITION                                                                     0x1bca\n#define regOTG1_OTG_STATUS_POSITION_BASE_IDX                                                            2\n#define regOTG1_OTG_NOM_VERT_POSITION                                                                   0x1bcb\n#define regOTG1_OTG_NOM_VERT_POSITION_BASE_IDX                                                          2\n#define regOTG1_OTG_STATUS_FRAME_COUNT                                                                  0x1bcc\n#define regOTG1_OTG_STATUS_FRAME_COUNT_BASE_IDX                                                         2\n#define regOTG1_OTG_STATUS_VF_COUNT                                                                     0x1bcd\n#define regOTG1_OTG_STATUS_VF_COUNT_BASE_IDX                                                            2\n#define regOTG1_OTG_STATUS_HV_COUNT                                                                     0x1bce\n#define regOTG1_OTG_STATUS_HV_COUNT_BASE_IDX                                                            2\n#define regOTG1_OTG_COUNT_CONTROL                                                                       0x1bcf\n#define regOTG1_OTG_COUNT_CONTROL_BASE_IDX                                                              2\n#define regOTG1_OTG_COUNT_RESET                                                                         0x1bd0\n#define regOTG1_OTG_COUNT_RESET_BASE_IDX                                                                2\n#define regOTG1_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE                                                        0x1bd1\n#define regOTG1_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                               2\n#define regOTG1_OTG_VERT_SYNC_CONTROL                                                                   0x1bd2\n#define regOTG1_OTG_VERT_SYNC_CONTROL_BASE_IDX                                                          2\n#define regOTG1_OTG_STEREO_STATUS                                                                       0x1bd3\n#define regOTG1_OTG_STEREO_STATUS_BASE_IDX                                                              2\n#define regOTG1_OTG_STEREO_CONTROL                                                                      0x1bd4\n#define regOTG1_OTG_STEREO_CONTROL_BASE_IDX                                                             2\n#define regOTG1_OTG_SNAPSHOT_STATUS                                                                     0x1bd5\n#define regOTG1_OTG_SNAPSHOT_STATUS_BASE_IDX                                                            2\n#define regOTG1_OTG_SNAPSHOT_CONTROL                                                                    0x1bd6\n#define regOTG1_OTG_SNAPSHOT_CONTROL_BASE_IDX                                                           2\n#define regOTG1_OTG_SNAPSHOT_POSITION                                                                   0x1bd7\n#define regOTG1_OTG_SNAPSHOT_POSITION_BASE_IDX                                                          2\n#define regOTG1_OTG_SNAPSHOT_FRAME                                                                      0x1bd8\n#define regOTG1_OTG_SNAPSHOT_FRAME_BASE_IDX                                                             2\n#define regOTG1_OTG_UPDATE_LOCK                                                                         0x1bda\n#define regOTG1_OTG_UPDATE_LOCK_BASE_IDX                                                                2\n#define regOTG1_OTG_DOUBLE_BUFFER_CONTROL                                                               0x1bdb\n#define regOTG1_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                      2\n#define regOTG1_OTG_MASTER_EN                                                                           0x1bdc\n#define regOTG1_OTG_MASTER_EN_BASE_IDX                                                                  2\n#define regOTG1_OTG_VERTICAL_INTERRUPT0_POSITION                                                        0x1be2\n#define regOTG1_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                               2\n#define regOTG1_OTG_VERTICAL_INTERRUPT0_CONTROL                                                         0x1be3\n#define regOTG1_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                                2\n#define regOTG1_OTG_VERTICAL_INTERRUPT1_POSITION                                                        0x1be4\n#define regOTG1_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                               2\n#define regOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL                                                         0x1be5\n#define regOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                                2\n#define regOTG1_OTG_VERTICAL_INTERRUPT2_POSITION                                                        0x1be6\n#define regOTG1_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                               2\n#define regOTG1_OTG_VERTICAL_INTERRUPT2_CONTROL                                                         0x1be7\n#define regOTG1_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                                2\n#define regOTG1_OTG_CRC_CNTL                                                                            0x1be8\n#define regOTG1_OTG_CRC_CNTL_BASE_IDX                                                                   2\n#define regOTG1_OTG_CRC_CNTL2                                                                           0x1be9\n#define regOTG1_OTG_CRC_CNTL2_BASE_IDX                                                                  2\n#define regOTG1_OTG_CRC0_WINDOWA_X_CONTROL                                                              0x1bea\n#define regOTG1_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define regOTG1_OTG_CRC0_WINDOWA_Y_CONTROL                                                              0x1beb\n#define regOTG1_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define regOTG1_OTG_CRC0_WINDOWB_X_CONTROL                                                              0x1bec\n#define regOTG1_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define regOTG1_OTG_CRC0_WINDOWB_Y_CONTROL                                                              0x1bed\n#define regOTG1_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define regOTG1_OTG_CRC0_DATA_RG                                                                        0x1bee\n#define regOTG1_OTG_CRC0_DATA_RG_BASE_IDX                                                               2\n#define regOTG1_OTG_CRC0_DATA_B                                                                         0x1bef\n#define regOTG1_OTG_CRC0_DATA_B_BASE_IDX                                                                2\n#define regOTG1_OTG_CRC1_WINDOWA_X_CONTROL                                                              0x1bf0\n#define regOTG1_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define regOTG1_OTG_CRC1_WINDOWA_Y_CONTROL                                                              0x1bf1\n#define regOTG1_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define regOTG1_OTG_CRC1_WINDOWB_X_CONTROL                                                              0x1bf2\n#define regOTG1_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define regOTG1_OTG_CRC1_WINDOWB_Y_CONTROL                                                              0x1bf3\n#define regOTG1_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define regOTG1_OTG_CRC1_DATA_RG                                                                        0x1bf4\n#define regOTG1_OTG_CRC1_DATA_RG_BASE_IDX                                                               2\n#define regOTG1_OTG_CRC1_DATA_B                                                                         0x1bf5\n#define regOTG1_OTG_CRC1_DATA_B_BASE_IDX                                                                2\n#define regOTG1_OTG_CRC2_DATA_RG                                                                        0x1bf6\n#define regOTG1_OTG_CRC2_DATA_RG_BASE_IDX                                                               2\n#define regOTG1_OTG_CRC2_DATA_B                                                                         0x1bf7\n#define regOTG1_OTG_CRC2_DATA_B_BASE_IDX                                                                2\n#define regOTG1_OTG_CRC3_DATA_RG                                                                        0x1bf8\n#define regOTG1_OTG_CRC3_DATA_RG_BASE_IDX                                                               2\n#define regOTG1_OTG_CRC3_DATA_B                                                                         0x1bf9\n#define regOTG1_OTG_CRC3_DATA_B_BASE_IDX                                                                2\n#define regOTG1_OTG_CRC_SIG_RED_GREEN_MASK                                                              0x1bfa\n#define regOTG1_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define regOTG1_OTG_CRC_SIG_BLUE_CONTROL_MASK                                                           0x1bfb\n#define regOTG1_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define regOTG1_OTG_STATIC_SCREEN_CONTROL                                                               0x1c02\n#define regOTG1_OTG_STATIC_SCREEN_CONTROL_BASE_IDX                                                      2\n#define regOTG1_OTG_3D_STRUCTURE_CONTROL                                                                0x1c03\n#define regOTG1_OTG_3D_STRUCTURE_CONTROL_BASE_IDX                                                       2\n#define regOTG1_OTG_GSL_VSYNC_GAP                                                                       0x1c04\n#define regOTG1_OTG_GSL_VSYNC_GAP_BASE_IDX                                                              2\n#define regOTG1_OTG_MASTER_UPDATE_MODE                                                                  0x1c05\n#define regOTG1_OTG_MASTER_UPDATE_MODE_BASE_IDX                                                         2\n#define regOTG1_OTG_CLOCK_CONTROL                                                                       0x1c06\n#define regOTG1_OTG_CLOCK_CONTROL_BASE_IDX                                                              2\n#define regOTG1_OTG_VSTARTUP_PARAM                                                                      0x1c07\n#define regOTG1_OTG_VSTARTUP_PARAM_BASE_IDX                                                             2\n#define regOTG1_OTG_VUPDATE_PARAM                                                                       0x1c08\n#define regOTG1_OTG_VUPDATE_PARAM_BASE_IDX                                                              2\n#define regOTG1_OTG_VREADY_PARAM                                                                        0x1c09\n#define regOTG1_OTG_VREADY_PARAM_BASE_IDX                                                               2\n#define regOTG1_OTG_GLOBAL_SYNC_STATUS                                                                  0x1c0a\n#define regOTG1_OTG_GLOBAL_SYNC_STATUS_BASE_IDX                                                         2\n#define regOTG1_OTG_MASTER_UPDATE_LOCK                                                                  0x1c0b\n#define regOTG1_OTG_MASTER_UPDATE_LOCK_BASE_IDX                                                         2\n#define regOTG1_OTG_GSL_CONTROL                                                                         0x1c0c\n#define regOTG1_OTG_GSL_CONTROL_BASE_IDX                                                                2\n#define regOTG1_OTG_GSL_WINDOW_X                                                                        0x1c0d\n#define regOTG1_OTG_GSL_WINDOW_X_BASE_IDX                                                               2\n#define regOTG1_OTG_GSL_WINDOW_Y                                                                        0x1c0e\n#define regOTG1_OTG_GSL_WINDOW_Y_BASE_IDX                                                               2\n#define regOTG1_OTG_VUPDATE_KEEPOUT                                                                     0x1c0f\n#define regOTG1_OTG_VUPDATE_KEEPOUT_BASE_IDX                                                            2\n#define regOTG1_OTG_GLOBAL_CONTROL0                                                                     0x1c10\n#define regOTG1_OTG_GLOBAL_CONTROL0_BASE_IDX                                                            2\n#define regOTG1_OTG_GLOBAL_CONTROL1                                                                     0x1c11\n#define regOTG1_OTG_GLOBAL_CONTROL1_BASE_IDX                                                            2\n#define regOTG1_OTG_GLOBAL_CONTROL2                                                                     0x1c12\n#define regOTG1_OTG_GLOBAL_CONTROL2_BASE_IDX                                                            2\n#define regOTG1_OTG_GLOBAL_CONTROL3                                                                     0x1c13\n#define regOTG1_OTG_GLOBAL_CONTROL3_BASE_IDX                                                            2\n#define regOTG1_OTG_GLOBAL_CONTROL4                                                                     0x1c14\n#define regOTG1_OTG_GLOBAL_CONTROL4_BASE_IDX                                                            2\n#define regOTG1_OTG_TRIG_MANUAL_CONTROL                                                                 0x1c15\n#define regOTG1_OTG_TRIG_MANUAL_CONTROL_BASE_IDX                                                        2\n#define regOTG1_OTG_MANUAL_FLOW_CONTROL                                                                 0x1c16\n#define regOTG1_OTG_MANUAL_FLOW_CONTROL_BASE_IDX                                                        2\n#define regOTG1_OTG_DRR_TIMING_INT_STATUS                                                               0x1c17\n#define regOTG1_OTG_DRR_TIMING_INT_STATUS_BASE_IDX                                                      2\n#define regOTG1_OTG_DRR_V_TOTAL_REACH_RANGE                                                             0x1c18\n#define regOTG1_OTG_DRR_V_TOTAL_REACH_RANGE_BASE_IDX                                                    2\n#define regOTG1_OTG_DRR_V_TOTAL_CHANGE                                                                  0x1c19\n#define regOTG1_OTG_DRR_V_TOTAL_CHANGE_BASE_IDX                                                         2\n#define regOTG1_OTG_DRR_TRIGGER_WINDOW                                                                  0x1c1a\n#define regOTG1_OTG_DRR_TRIGGER_WINDOW_BASE_IDX                                                         2\n#define regOTG1_OTG_DRR_CONTROL                                                                         0x1c1b\n#define regOTG1_OTG_DRR_CONTROL_BASE_IDX                                                                2\n#define regOTG1_OTG_M_CONST_DTO0                                                                        0x1c1c\n#define regOTG1_OTG_M_CONST_DTO0_BASE_IDX                                                               2\n#define regOTG1_OTG_M_CONST_DTO1                                                                        0x1c1d\n#define regOTG1_OTG_M_CONST_DTO1_BASE_IDX                                                               2\n#define regOTG1_OTG_REQUEST_CONTROL                                                                     0x1c1e\n#define regOTG1_OTG_REQUEST_CONTROL_BASE_IDX                                                            2\n#define regOTG1_OTG_DSC_START_POSITION                                                                  0x1c1f\n#define regOTG1_OTG_DSC_START_POSITION_BASE_IDX                                                         2\n#define regOTG1_OTG_PIPE_UPDATE_STATUS                                                                  0x1c20\n#define regOTG1_OTG_PIPE_UPDATE_STATUS_BASE_IDX                                                         2\n#define regOTG1_OTG_SPARE_REGISTER                                                                      0x1c22\n#define regOTG1_OTG_SPARE_REGISTER_BASE_IDX                                                             2\n\n\n\n\n#define regOTG2_OTG_H_TOTAL                                                                             0x1c2a\n#define regOTG2_OTG_H_TOTAL_BASE_IDX                                                                    2\n#define regOTG2_OTG_H_BLANK_START_END                                                                   0x1c2b\n#define regOTG2_OTG_H_BLANK_START_END_BASE_IDX                                                          2\n#define regOTG2_OTG_H_SYNC_A                                                                            0x1c2c\n#define regOTG2_OTG_H_SYNC_A_BASE_IDX                                                                   2\n#define regOTG2_OTG_H_SYNC_A_CNTL                                                                       0x1c2d\n#define regOTG2_OTG_H_SYNC_A_CNTL_BASE_IDX                                                              2\n#define regOTG2_OTG_H_TIMING_CNTL                                                                       0x1c2e\n#define regOTG2_OTG_H_TIMING_CNTL_BASE_IDX                                                              2\n#define regOTG2_OTG_V_TOTAL                                                                             0x1c2f\n#define regOTG2_OTG_V_TOTAL_BASE_IDX                                                                    2\n#define regOTG2_OTG_V_TOTAL_MIN                                                                         0x1c30\n#define regOTG2_OTG_V_TOTAL_MIN_BASE_IDX                                                                2\n#define regOTG2_OTG_V_TOTAL_MAX                                                                         0x1c31\n#define regOTG2_OTG_V_TOTAL_MAX_BASE_IDX                                                                2\n#define regOTG2_OTG_V_TOTAL_MID                                                                         0x1c32\n#define regOTG2_OTG_V_TOTAL_MID_BASE_IDX                                                                2\n#define regOTG2_OTG_V_TOTAL_CONTROL                                                                     0x1c33\n#define regOTG2_OTG_V_TOTAL_CONTROL_BASE_IDX                                                            2\n#define regOTG2_OTG_V_TOTAL_INT_STATUS                                                                  0x1c34\n#define regOTG2_OTG_V_TOTAL_INT_STATUS_BASE_IDX                                                         2\n#define regOTG2_OTG_VSYNC_NOM_INT_STATUS                                                                0x1c35\n#define regOTG2_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX                                                       2\n#define regOTG2_OTG_V_BLANK_START_END                                                                   0x1c36\n#define regOTG2_OTG_V_BLANK_START_END_BASE_IDX                                                          2\n#define regOTG2_OTG_V_SYNC_A                                                                            0x1c37\n#define regOTG2_OTG_V_SYNC_A_BASE_IDX                                                                   2\n#define regOTG2_OTG_V_SYNC_A_CNTL                                                                       0x1c38\n#define regOTG2_OTG_V_SYNC_A_CNTL_BASE_IDX                                                              2\n#define regOTG2_OTG_TRIGA_CNTL                                                                          0x1c39\n#define regOTG2_OTG_TRIGA_CNTL_BASE_IDX                                                                 2\n#define regOTG2_OTG_TRIGA_MANUAL_TRIG                                                                   0x1c3a\n#define regOTG2_OTG_TRIGA_MANUAL_TRIG_BASE_IDX                                                          2\n#define regOTG2_OTG_TRIGB_CNTL                                                                          0x1c3b\n#define regOTG2_OTG_TRIGB_CNTL_BASE_IDX                                                                 2\n#define regOTG2_OTG_TRIGB_MANUAL_TRIG                                                                   0x1c3c\n#define regOTG2_OTG_TRIGB_MANUAL_TRIG_BASE_IDX                                                          2\n#define regOTG2_OTG_FORCE_COUNT_NOW_CNTL                                                                0x1c3d\n#define regOTG2_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                       2\n#define regOTG2_OTG_FLOW_CONTROL                                                                        0x1c3e\n#define regOTG2_OTG_FLOW_CONTROL_BASE_IDX                                                               2\n#define regOTG2_OTG_STEREO_FORCE_NEXT_EYE                                                               0x1c3f\n#define regOTG2_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                      2\n#define regOTG2_OTG_CONTROL                                                                             0x1c41\n#define regOTG2_OTG_CONTROL_BASE_IDX                                                                    2\n#define regOTG2_OTG_INTERLACE_CONTROL                                                                   0x1c44\n#define regOTG2_OTG_INTERLACE_CONTROL_BASE_IDX                                                          2\n#define regOTG2_OTG_INTERLACE_STATUS                                                                    0x1c45\n#define regOTG2_OTG_INTERLACE_STATUS_BASE_IDX                                                           2\n#define regOTG2_OTG_PIXEL_DATA_READBACK0                                                                0x1c47\n#define regOTG2_OTG_PIXEL_DATA_READBACK0_BASE_IDX                                                       2\n#define regOTG2_OTG_PIXEL_DATA_READBACK1                                                                0x1c48\n#define regOTG2_OTG_PIXEL_DATA_READBACK1_BASE_IDX                                                       2\n#define regOTG2_OTG_STATUS                                                                              0x1c49\n#define regOTG2_OTG_STATUS_BASE_IDX                                                                     2\n#define regOTG2_OTG_STATUS_POSITION                                                                     0x1c4a\n#define regOTG2_OTG_STATUS_POSITION_BASE_IDX                                                            2\n#define regOTG2_OTG_NOM_VERT_POSITION                                                                   0x1c4b\n#define regOTG2_OTG_NOM_VERT_POSITION_BASE_IDX                                                          2\n#define regOTG2_OTG_STATUS_FRAME_COUNT                                                                  0x1c4c\n#define regOTG2_OTG_STATUS_FRAME_COUNT_BASE_IDX                                                         2\n#define regOTG2_OTG_STATUS_VF_COUNT                                                                     0x1c4d\n#define regOTG2_OTG_STATUS_VF_COUNT_BASE_IDX                                                            2\n#define regOTG2_OTG_STATUS_HV_COUNT                                                                     0x1c4e\n#define regOTG2_OTG_STATUS_HV_COUNT_BASE_IDX                                                            2\n#define regOTG2_OTG_COUNT_CONTROL                                                                       0x1c4f\n#define regOTG2_OTG_COUNT_CONTROL_BASE_IDX                                                              2\n#define regOTG2_OTG_COUNT_RESET                                                                         0x1c50\n#define regOTG2_OTG_COUNT_RESET_BASE_IDX                                                                2\n#define regOTG2_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE                                                        0x1c51\n#define regOTG2_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                               2\n#define regOTG2_OTG_VERT_SYNC_CONTROL                                                                   0x1c52\n#define regOTG2_OTG_VERT_SYNC_CONTROL_BASE_IDX                                                          2\n#define regOTG2_OTG_STEREO_STATUS                                                                       0x1c53\n#define regOTG2_OTG_STEREO_STATUS_BASE_IDX                                                              2\n#define regOTG2_OTG_STEREO_CONTROL                                                                      0x1c54\n#define regOTG2_OTG_STEREO_CONTROL_BASE_IDX                                                             2\n#define regOTG2_OTG_SNAPSHOT_STATUS                                                                     0x1c55\n#define regOTG2_OTG_SNAPSHOT_STATUS_BASE_IDX                                                            2\n#define regOTG2_OTG_SNAPSHOT_CONTROL                                                                    0x1c56\n#define regOTG2_OTG_SNAPSHOT_CONTROL_BASE_IDX                                                           2\n#define regOTG2_OTG_SNAPSHOT_POSITION                                                                   0x1c57\n#define regOTG2_OTG_SNAPSHOT_POSITION_BASE_IDX                                                          2\n#define regOTG2_OTG_SNAPSHOT_FRAME                                                                      0x1c58\n#define regOTG2_OTG_SNAPSHOT_FRAME_BASE_IDX                                                             2\n#define regOTG2_OTG_UPDATE_LOCK                                                                         0x1c5a\n#define regOTG2_OTG_UPDATE_LOCK_BASE_IDX                                                                2\n#define regOTG2_OTG_DOUBLE_BUFFER_CONTROL                                                               0x1c5b\n#define regOTG2_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                      2\n#define regOTG2_OTG_MASTER_EN                                                                           0x1c5c\n#define regOTG2_OTG_MASTER_EN_BASE_IDX                                                                  2\n#define regOTG2_OTG_VERTICAL_INTERRUPT0_POSITION                                                        0x1c62\n#define regOTG2_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                               2\n#define regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL                                                         0x1c63\n#define regOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                                2\n#define regOTG2_OTG_VERTICAL_INTERRUPT1_POSITION                                                        0x1c64\n#define regOTG2_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                               2\n#define regOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL                                                         0x1c65\n#define regOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                                2\n#define regOTG2_OTG_VERTICAL_INTERRUPT2_POSITION                                                        0x1c66\n#define regOTG2_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                               2\n#define regOTG2_OTG_VERTICAL_INTERRUPT2_CONTROL                                                         0x1c67\n#define regOTG2_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                                2\n#define regOTG2_OTG_CRC_CNTL                                                                            0x1c68\n#define regOTG2_OTG_CRC_CNTL_BASE_IDX                                                                   2\n#define regOTG2_OTG_CRC_CNTL2                                                                           0x1c69\n#define regOTG2_OTG_CRC_CNTL2_BASE_IDX                                                                  2\n#define regOTG2_OTG_CRC0_WINDOWA_X_CONTROL                                                              0x1c6a\n#define regOTG2_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define regOTG2_OTG_CRC0_WINDOWA_Y_CONTROL                                                              0x1c6b\n#define regOTG2_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define regOTG2_OTG_CRC0_WINDOWB_X_CONTROL                                                              0x1c6c\n#define regOTG2_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define regOTG2_OTG_CRC0_WINDOWB_Y_CONTROL                                                              0x1c6d\n#define regOTG2_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define regOTG2_OTG_CRC0_DATA_RG                                                                        0x1c6e\n#define regOTG2_OTG_CRC0_DATA_RG_BASE_IDX                                                               2\n#define regOTG2_OTG_CRC0_DATA_B                                                                         0x1c6f\n#define regOTG2_OTG_CRC0_DATA_B_BASE_IDX                                                                2\n#define regOTG2_OTG_CRC1_WINDOWA_X_CONTROL                                                              0x1c70\n#define regOTG2_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define regOTG2_OTG_CRC1_WINDOWA_Y_CONTROL                                                              0x1c71\n#define regOTG2_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define regOTG2_OTG_CRC1_WINDOWB_X_CONTROL                                                              0x1c72\n#define regOTG2_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define regOTG2_OTG_CRC1_WINDOWB_Y_CONTROL                                                              0x1c73\n#define regOTG2_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define regOTG2_OTG_CRC1_DATA_RG                                                                        0x1c74\n#define regOTG2_OTG_CRC1_DATA_RG_BASE_IDX                                                               2\n#define regOTG2_OTG_CRC1_DATA_B                                                                         0x1c75\n#define regOTG2_OTG_CRC1_DATA_B_BASE_IDX                                                                2\n#define regOTG2_OTG_CRC2_DATA_RG                                                                        0x1c76\n#define regOTG2_OTG_CRC2_DATA_RG_BASE_IDX                                                               2\n#define regOTG2_OTG_CRC2_DATA_B                                                                         0x1c77\n#define regOTG2_OTG_CRC2_DATA_B_BASE_IDX                                                                2\n#define regOTG2_OTG_CRC3_DATA_RG                                                                        0x1c78\n#define regOTG2_OTG_CRC3_DATA_RG_BASE_IDX                                                               2\n#define regOTG2_OTG_CRC3_DATA_B                                                                         0x1c79\n#define regOTG2_OTG_CRC3_DATA_B_BASE_IDX                                                                2\n#define regOTG2_OTG_CRC_SIG_RED_GREEN_MASK                                                              0x1c7a\n#define regOTG2_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define regOTG2_OTG_CRC_SIG_BLUE_CONTROL_MASK                                                           0x1c7b\n#define regOTG2_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define regOTG2_OTG_STATIC_SCREEN_CONTROL                                                               0x1c82\n#define regOTG2_OTG_STATIC_SCREEN_CONTROL_BASE_IDX                                                      2\n#define regOTG2_OTG_3D_STRUCTURE_CONTROL                                                                0x1c83\n#define regOTG2_OTG_3D_STRUCTURE_CONTROL_BASE_IDX                                                       2\n#define regOTG2_OTG_GSL_VSYNC_GAP                                                                       0x1c84\n#define regOTG2_OTG_GSL_VSYNC_GAP_BASE_IDX                                                              2\n#define regOTG2_OTG_MASTER_UPDATE_MODE                                                                  0x1c85\n#define regOTG2_OTG_MASTER_UPDATE_MODE_BASE_IDX                                                         2\n#define regOTG2_OTG_CLOCK_CONTROL                                                                       0x1c86\n#define regOTG2_OTG_CLOCK_CONTROL_BASE_IDX                                                              2\n#define regOTG2_OTG_VSTARTUP_PARAM                                                                      0x1c87\n#define regOTG2_OTG_VSTARTUP_PARAM_BASE_IDX                                                             2\n#define regOTG2_OTG_VUPDATE_PARAM                                                                       0x1c88\n#define regOTG2_OTG_VUPDATE_PARAM_BASE_IDX                                                              2\n#define regOTG2_OTG_VREADY_PARAM                                                                        0x1c89\n#define regOTG2_OTG_VREADY_PARAM_BASE_IDX                                                               2\n#define regOTG2_OTG_GLOBAL_SYNC_STATUS                                                                  0x1c8a\n#define regOTG2_OTG_GLOBAL_SYNC_STATUS_BASE_IDX                                                         2\n#define regOTG2_OTG_MASTER_UPDATE_LOCK                                                                  0x1c8b\n#define regOTG2_OTG_MASTER_UPDATE_LOCK_BASE_IDX                                                         2\n#define regOTG2_OTG_GSL_CONTROL                                                                         0x1c8c\n#define regOTG2_OTG_GSL_CONTROL_BASE_IDX                                                                2\n#define regOTG2_OTG_GSL_WINDOW_X                                                                        0x1c8d\n#define regOTG2_OTG_GSL_WINDOW_X_BASE_IDX                                                               2\n#define regOTG2_OTG_GSL_WINDOW_Y                                                                        0x1c8e\n#define regOTG2_OTG_GSL_WINDOW_Y_BASE_IDX                                                               2\n#define regOTG2_OTG_VUPDATE_KEEPOUT                                                                     0x1c8f\n#define regOTG2_OTG_VUPDATE_KEEPOUT_BASE_IDX                                                            2\n#define regOTG2_OTG_GLOBAL_CONTROL0                                                                     0x1c90\n#define regOTG2_OTG_GLOBAL_CONTROL0_BASE_IDX                                                            2\n#define regOTG2_OTG_GLOBAL_CONTROL1                                                                     0x1c91\n#define regOTG2_OTG_GLOBAL_CONTROL1_BASE_IDX                                                            2\n#define regOTG2_OTG_GLOBAL_CONTROL2                                                                     0x1c92\n#define regOTG2_OTG_GLOBAL_CONTROL2_BASE_IDX                                                            2\n#define regOTG2_OTG_GLOBAL_CONTROL3                                                                     0x1c93\n#define regOTG2_OTG_GLOBAL_CONTROL3_BASE_IDX                                                            2\n#define regOTG2_OTG_GLOBAL_CONTROL4                                                                     0x1c94\n#define regOTG2_OTG_GLOBAL_CONTROL4_BASE_IDX                                                            2\n#define regOTG2_OTG_TRIG_MANUAL_CONTROL                                                                 0x1c95\n#define regOTG2_OTG_TRIG_MANUAL_CONTROL_BASE_IDX                                                        2\n#define regOTG2_OTG_MANUAL_FLOW_CONTROL                                                                 0x1c96\n#define regOTG2_OTG_MANUAL_FLOW_CONTROL_BASE_IDX                                                        2\n#define regOTG2_OTG_DRR_TIMING_INT_STATUS                                                               0x1c97\n#define regOTG2_OTG_DRR_TIMING_INT_STATUS_BASE_IDX                                                      2\n#define regOTG2_OTG_DRR_V_TOTAL_REACH_RANGE                                                             0x1c98\n#define regOTG2_OTG_DRR_V_TOTAL_REACH_RANGE_BASE_IDX                                                    2\n#define regOTG2_OTG_DRR_V_TOTAL_CHANGE                                                                  0x1c99\n#define regOTG2_OTG_DRR_V_TOTAL_CHANGE_BASE_IDX                                                         2\n#define regOTG2_OTG_DRR_TRIGGER_WINDOW                                                                  0x1c9a\n#define regOTG2_OTG_DRR_TRIGGER_WINDOW_BASE_IDX                                                         2\n#define regOTG2_OTG_DRR_CONTROL                                                                         0x1c9b\n#define regOTG2_OTG_DRR_CONTROL_BASE_IDX                                                                2\n#define regOTG2_OTG_M_CONST_DTO0                                                                        0x1c9c\n#define regOTG2_OTG_M_CONST_DTO0_BASE_IDX                                                               2\n#define regOTG2_OTG_M_CONST_DTO1                                                                        0x1c9d\n#define regOTG2_OTG_M_CONST_DTO1_BASE_IDX                                                               2\n#define regOTG2_OTG_REQUEST_CONTROL                                                                     0x1c9e\n#define regOTG2_OTG_REQUEST_CONTROL_BASE_IDX                                                            2\n#define regOTG2_OTG_DSC_START_POSITION                                                                  0x1c9f\n#define regOTG2_OTG_DSC_START_POSITION_BASE_IDX                                                         2\n#define regOTG2_OTG_PIPE_UPDATE_STATUS                                                                  0x1ca0\n#define regOTG2_OTG_PIPE_UPDATE_STATUS_BASE_IDX                                                         2\n#define regOTG2_OTG_SPARE_REGISTER                                                                      0x1ca2\n#define regOTG2_OTG_SPARE_REGISTER_BASE_IDX                                                             2\n\n\n\n\n#define regOTG3_OTG_H_TOTAL                                                                             0x1caa\n#define regOTG3_OTG_H_TOTAL_BASE_IDX                                                                    2\n#define regOTG3_OTG_H_BLANK_START_END                                                                   0x1cab\n#define regOTG3_OTG_H_BLANK_START_END_BASE_IDX                                                          2\n#define regOTG3_OTG_H_SYNC_A                                                                            0x1cac\n#define regOTG3_OTG_H_SYNC_A_BASE_IDX                                                                   2\n#define regOTG3_OTG_H_SYNC_A_CNTL                                                                       0x1cad\n#define regOTG3_OTG_H_SYNC_A_CNTL_BASE_IDX                                                              2\n#define regOTG3_OTG_H_TIMING_CNTL                                                                       0x1cae\n#define regOTG3_OTG_H_TIMING_CNTL_BASE_IDX                                                              2\n#define regOTG3_OTG_V_TOTAL                                                                             0x1caf\n#define regOTG3_OTG_V_TOTAL_BASE_IDX                                                                    2\n#define regOTG3_OTG_V_TOTAL_MIN                                                                         0x1cb0\n#define regOTG3_OTG_V_TOTAL_MIN_BASE_IDX                                                                2\n#define regOTG3_OTG_V_TOTAL_MAX                                                                         0x1cb1\n#define regOTG3_OTG_V_TOTAL_MAX_BASE_IDX                                                                2\n#define regOTG3_OTG_V_TOTAL_MID                                                                         0x1cb2\n#define regOTG3_OTG_V_TOTAL_MID_BASE_IDX                                                                2\n#define regOTG3_OTG_V_TOTAL_CONTROL                                                                     0x1cb3\n#define regOTG3_OTG_V_TOTAL_CONTROL_BASE_IDX                                                            2\n#define regOTG3_OTG_V_TOTAL_INT_STATUS                                                                  0x1cb4\n#define regOTG3_OTG_V_TOTAL_INT_STATUS_BASE_IDX                                                         2\n#define regOTG3_OTG_VSYNC_NOM_INT_STATUS                                                                0x1cb5\n#define regOTG3_OTG_VSYNC_NOM_INT_STATUS_BASE_IDX                                                       2\n#define regOTG3_OTG_V_BLANK_START_END                                                                   0x1cb6\n#define regOTG3_OTG_V_BLANK_START_END_BASE_IDX                                                          2\n#define regOTG3_OTG_V_SYNC_A                                                                            0x1cb7\n#define regOTG3_OTG_V_SYNC_A_BASE_IDX                                                                   2\n#define regOTG3_OTG_V_SYNC_A_CNTL                                                                       0x1cb8\n#define regOTG3_OTG_V_SYNC_A_CNTL_BASE_IDX                                                              2\n#define regOTG3_OTG_TRIGA_CNTL                                                                          0x1cb9\n#define regOTG3_OTG_TRIGA_CNTL_BASE_IDX                                                                 2\n#define regOTG3_OTG_TRIGA_MANUAL_TRIG                                                                   0x1cba\n#define regOTG3_OTG_TRIGA_MANUAL_TRIG_BASE_IDX                                                          2\n#define regOTG3_OTG_TRIGB_CNTL                                                                          0x1cbb\n#define regOTG3_OTG_TRIGB_CNTL_BASE_IDX                                                                 2\n#define regOTG3_OTG_TRIGB_MANUAL_TRIG                                                                   0x1cbc\n#define regOTG3_OTG_TRIGB_MANUAL_TRIG_BASE_IDX                                                          2\n#define regOTG3_OTG_FORCE_COUNT_NOW_CNTL                                                                0x1cbd\n#define regOTG3_OTG_FORCE_COUNT_NOW_CNTL_BASE_IDX                                                       2\n#define regOTG3_OTG_FLOW_CONTROL                                                                        0x1cbe\n#define regOTG3_OTG_FLOW_CONTROL_BASE_IDX                                                               2\n#define regOTG3_OTG_STEREO_FORCE_NEXT_EYE                                                               0x1cbf\n#define regOTG3_OTG_STEREO_FORCE_NEXT_EYE_BASE_IDX                                                      2\n#define regOTG3_OTG_CONTROL                                                                             0x1cc1\n#define regOTG3_OTG_CONTROL_BASE_IDX                                                                    2\n#define regOTG3_OTG_INTERLACE_CONTROL                                                                   0x1cc4\n#define regOTG3_OTG_INTERLACE_CONTROL_BASE_IDX                                                          2\n#define regOTG3_OTG_INTERLACE_STATUS                                                                    0x1cc5\n#define regOTG3_OTG_INTERLACE_STATUS_BASE_IDX                                                           2\n#define regOTG3_OTG_PIXEL_DATA_READBACK0                                                                0x1cc7\n#define regOTG3_OTG_PIXEL_DATA_READBACK0_BASE_IDX                                                       2\n#define regOTG3_OTG_PIXEL_DATA_READBACK1                                                                0x1cc8\n#define regOTG3_OTG_PIXEL_DATA_READBACK1_BASE_IDX                                                       2\n#define regOTG3_OTG_STATUS                                                                              0x1cc9\n#define regOTG3_OTG_STATUS_BASE_IDX                                                                     2\n#define regOTG3_OTG_STATUS_POSITION                                                                     0x1cca\n#define regOTG3_OTG_STATUS_POSITION_BASE_IDX                                                            2\n#define regOTG3_OTG_NOM_VERT_POSITION                                                                   0x1ccb\n#define regOTG3_OTG_NOM_VERT_POSITION_BASE_IDX                                                          2\n#define regOTG3_OTG_STATUS_FRAME_COUNT                                                                  0x1ccc\n#define regOTG3_OTG_STATUS_FRAME_COUNT_BASE_IDX                                                         2\n#define regOTG3_OTG_STATUS_VF_COUNT                                                                     0x1ccd\n#define regOTG3_OTG_STATUS_VF_COUNT_BASE_IDX                                                            2\n#define regOTG3_OTG_STATUS_HV_COUNT                                                                     0x1cce\n#define regOTG3_OTG_STATUS_HV_COUNT_BASE_IDX                                                            2\n#define regOTG3_OTG_COUNT_CONTROL                                                                       0x1ccf\n#define regOTG3_OTG_COUNT_CONTROL_BASE_IDX                                                              2\n#define regOTG3_OTG_COUNT_RESET                                                                         0x1cd0\n#define regOTG3_OTG_COUNT_RESET_BASE_IDX                                                                2\n#define regOTG3_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE                                                        0x1cd1\n#define regOTG3_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE_BASE_IDX                                               2\n#define regOTG3_OTG_VERT_SYNC_CONTROL                                                                   0x1cd2\n#define regOTG3_OTG_VERT_SYNC_CONTROL_BASE_IDX                                                          2\n#define regOTG3_OTG_STEREO_STATUS                                                                       0x1cd3\n#define regOTG3_OTG_STEREO_STATUS_BASE_IDX                                                              2\n#define regOTG3_OTG_STEREO_CONTROL                                                                      0x1cd4\n#define regOTG3_OTG_STEREO_CONTROL_BASE_IDX                                                             2\n#define regOTG3_OTG_SNAPSHOT_STATUS                                                                     0x1cd5\n#define regOTG3_OTG_SNAPSHOT_STATUS_BASE_IDX                                                            2\n#define regOTG3_OTG_SNAPSHOT_CONTROL                                                                    0x1cd6\n#define regOTG3_OTG_SNAPSHOT_CONTROL_BASE_IDX                                                           2\n#define regOTG3_OTG_SNAPSHOT_POSITION                                                                   0x1cd7\n#define regOTG3_OTG_SNAPSHOT_POSITION_BASE_IDX                                                          2\n#define regOTG3_OTG_SNAPSHOT_FRAME                                                                      0x1cd8\n#define regOTG3_OTG_SNAPSHOT_FRAME_BASE_IDX                                                             2\n#define regOTG3_OTG_UPDATE_LOCK                                                                         0x1cda\n#define regOTG3_OTG_UPDATE_LOCK_BASE_IDX                                                                2\n#define regOTG3_OTG_DOUBLE_BUFFER_CONTROL                                                               0x1cdb\n#define regOTG3_OTG_DOUBLE_BUFFER_CONTROL_BASE_IDX                                                      2\n#define regOTG3_OTG_MASTER_EN                                                                           0x1cdc\n#define regOTG3_OTG_MASTER_EN_BASE_IDX                                                                  2\n#define regOTG3_OTG_VERTICAL_INTERRUPT0_POSITION                                                        0x1ce2\n#define regOTG3_OTG_VERTICAL_INTERRUPT0_POSITION_BASE_IDX                                               2\n#define regOTG3_OTG_VERTICAL_INTERRUPT0_CONTROL                                                         0x1ce3\n#define regOTG3_OTG_VERTICAL_INTERRUPT0_CONTROL_BASE_IDX                                                2\n#define regOTG3_OTG_VERTICAL_INTERRUPT1_POSITION                                                        0x1ce4\n#define regOTG3_OTG_VERTICAL_INTERRUPT1_POSITION_BASE_IDX                                               2\n#define regOTG3_OTG_VERTICAL_INTERRUPT1_CONTROL                                                         0x1ce5\n#define regOTG3_OTG_VERTICAL_INTERRUPT1_CONTROL_BASE_IDX                                                2\n#define regOTG3_OTG_VERTICAL_INTERRUPT2_POSITION                                                        0x1ce6\n#define regOTG3_OTG_VERTICAL_INTERRUPT2_POSITION_BASE_IDX                                               2\n#define regOTG3_OTG_VERTICAL_INTERRUPT2_CONTROL                                                         0x1ce7\n#define regOTG3_OTG_VERTICAL_INTERRUPT2_CONTROL_BASE_IDX                                                2\n#define regOTG3_OTG_CRC_CNTL                                                                            0x1ce8\n#define regOTG3_OTG_CRC_CNTL_BASE_IDX                                                                   2\n#define regOTG3_OTG_CRC_CNTL2                                                                           0x1ce9\n#define regOTG3_OTG_CRC_CNTL2_BASE_IDX                                                                  2\n#define regOTG3_OTG_CRC0_WINDOWA_X_CONTROL                                                              0x1cea\n#define regOTG3_OTG_CRC0_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define regOTG3_OTG_CRC0_WINDOWA_Y_CONTROL                                                              0x1ceb\n#define regOTG3_OTG_CRC0_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define regOTG3_OTG_CRC0_WINDOWB_X_CONTROL                                                              0x1cec\n#define regOTG3_OTG_CRC0_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define regOTG3_OTG_CRC0_WINDOWB_Y_CONTROL                                                              0x1ced\n#define regOTG3_OTG_CRC0_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define regOTG3_OTG_CRC0_DATA_RG                                                                        0x1cee\n#define regOTG3_OTG_CRC0_DATA_RG_BASE_IDX                                                               2\n#define regOTG3_OTG_CRC0_DATA_B                                                                         0x1cef\n#define regOTG3_OTG_CRC0_DATA_B_BASE_IDX                                                                2\n#define regOTG3_OTG_CRC1_WINDOWA_X_CONTROL                                                              0x1cf0\n#define regOTG3_OTG_CRC1_WINDOWA_X_CONTROL_BASE_IDX                                                     2\n#define regOTG3_OTG_CRC1_WINDOWA_Y_CONTROL                                                              0x1cf1\n#define regOTG3_OTG_CRC1_WINDOWA_Y_CONTROL_BASE_IDX                                                     2\n#define regOTG3_OTG_CRC1_WINDOWB_X_CONTROL                                                              0x1cf2\n#define regOTG3_OTG_CRC1_WINDOWB_X_CONTROL_BASE_IDX                                                     2\n#define regOTG3_OTG_CRC1_WINDOWB_Y_CONTROL                                                              0x1cf3\n#define regOTG3_OTG_CRC1_WINDOWB_Y_CONTROL_BASE_IDX                                                     2\n#define regOTG3_OTG_CRC1_DATA_RG                                                                        0x1cf4\n#define regOTG3_OTG_CRC1_DATA_RG_BASE_IDX                                                               2\n#define regOTG3_OTG_CRC1_DATA_B                                                                         0x1cf5\n#define regOTG3_OTG_CRC1_DATA_B_BASE_IDX                                                                2\n#define regOTG3_OTG_CRC2_DATA_RG                                                                        0x1cf6\n#define regOTG3_OTG_CRC2_DATA_RG_BASE_IDX                                                               2\n#define regOTG3_OTG_CRC2_DATA_B                                                                         0x1cf7\n#define regOTG3_OTG_CRC2_DATA_B_BASE_IDX                                                                2\n#define regOTG3_OTG_CRC3_DATA_RG                                                                        0x1cf8\n#define regOTG3_OTG_CRC3_DATA_RG_BASE_IDX                                                               2\n#define regOTG3_OTG_CRC3_DATA_B                                                                         0x1cf9\n#define regOTG3_OTG_CRC3_DATA_B_BASE_IDX                                                                2\n#define regOTG3_OTG_CRC_SIG_RED_GREEN_MASK                                                              0x1cfa\n#define regOTG3_OTG_CRC_SIG_RED_GREEN_MASK_BASE_IDX                                                     2\n#define regOTG3_OTG_CRC_SIG_BLUE_CONTROL_MASK                                                           0x1cfb\n#define regOTG3_OTG_CRC_SIG_BLUE_CONTROL_MASK_BASE_IDX                                                  2\n#define regOTG3_OTG_STATIC_SCREEN_CONTROL                                                               0x1d02\n#define regOTG3_OTG_STATIC_SCREEN_CONTROL_BASE_IDX                                                      2\n#define regOTG3_OTG_3D_STRUCTURE_CONTROL                                                                0x1d03\n#define regOTG3_OTG_3D_STRUCTURE_CONTROL_BASE_IDX                                                       2\n#define regOTG3_OTG_GSL_VSYNC_GAP                                                                       0x1d04\n#define regOTG3_OTG_GSL_VSYNC_GAP_BASE_IDX                                                              2\n#define regOTG3_OTG_MASTER_UPDATE_MODE                                                                  0x1d05\n#define regOTG3_OTG_MASTER_UPDATE_MODE_BASE_IDX                                                         2\n#define regOTG3_OTG_CLOCK_CONTROL                                                                       0x1d06\n#define regOTG3_OTG_CLOCK_CONTROL_BASE_IDX                                                              2\n#define regOTG3_OTG_VSTARTUP_PARAM                                                                      0x1d07\n#define regOTG3_OTG_VSTARTUP_PARAM_BASE_IDX                                                             2\n#define regOTG3_OTG_VUPDATE_PARAM                                                                       0x1d08\n#define regOTG3_OTG_VUPDATE_PARAM_BASE_IDX                                                              2\n#define regOTG3_OTG_VREADY_PARAM                                                                        0x1d09\n#define regOTG3_OTG_VREADY_PARAM_BASE_IDX                                                               2\n#define regOTG3_OTG_GLOBAL_SYNC_STATUS                                                                  0x1d0a\n#define regOTG3_OTG_GLOBAL_SYNC_STATUS_BASE_IDX                                                         2\n#define regOTG3_OTG_MASTER_UPDATE_LOCK                                                                  0x1d0b\n#define regOTG3_OTG_MASTER_UPDATE_LOCK_BASE_IDX                                                         2\n#define regOTG3_OTG_GSL_CONTROL                                                                         0x1d0c\n#define regOTG3_OTG_GSL_CONTROL_BASE_IDX                                                                2\n#define regOTG3_OTG_GSL_WINDOW_X                                                                        0x1d0d\n#define regOTG3_OTG_GSL_WINDOW_X_BASE_IDX                                                               2\n#define regOTG3_OTG_GSL_WINDOW_Y                                                                        0x1d0e\n#define regOTG3_OTG_GSL_WINDOW_Y_BASE_IDX                                                               2\n#define regOTG3_OTG_VUPDATE_KEEPOUT                                                                     0x1d0f\n#define regOTG3_OTG_VUPDATE_KEEPOUT_BASE_IDX                                                            2\n#define regOTG3_OTG_GLOBAL_CONTROL0                                                                     0x1d10\n#define regOTG3_OTG_GLOBAL_CONTROL0_BASE_IDX                                                            2\n#define regOTG3_OTG_GLOBAL_CONTROL1                                                                     0x1d11\n#define regOTG3_OTG_GLOBAL_CONTROL1_BASE_IDX                                                            2\n#define regOTG3_OTG_GLOBAL_CONTROL2                                                                     0x1d12\n#define regOTG3_OTG_GLOBAL_CONTROL2_BASE_IDX                                                            2\n#define regOTG3_OTG_GLOBAL_CONTROL3                                                                     0x1d13\n#define regOTG3_OTG_GLOBAL_CONTROL3_BASE_IDX                                                            2\n#define regOTG3_OTG_GLOBAL_CONTROL4                                                                     0x1d14\n#define regOTG3_OTG_GLOBAL_CONTROL4_BASE_IDX                                                            2\n#define regOTG3_OTG_TRIG_MANUAL_CONTROL                                                                 0x1d15\n#define regOTG3_OTG_TRIG_MANUAL_CONTROL_BASE_IDX                                                        2\n#define regOTG3_OTG_MANUAL_FLOW_CONTROL                                                                 0x1d16\n#define regOTG3_OTG_MANUAL_FLOW_CONTROL_BASE_IDX                                                        2\n#define regOTG3_OTG_DRR_TIMING_INT_STATUS                                                               0x1d17\n#define regOTG3_OTG_DRR_TIMING_INT_STATUS_BASE_IDX                                                      2\n#define regOTG3_OTG_DRR_V_TOTAL_REACH_RANGE                                                             0x1d18\n#define regOTG3_OTG_DRR_V_TOTAL_REACH_RANGE_BASE_IDX                                                    2\n#define regOTG3_OTG_DRR_V_TOTAL_CHANGE                                                                  0x1d19\n#define regOTG3_OTG_DRR_V_TOTAL_CHANGE_BASE_IDX                                                         2\n#define regOTG3_OTG_DRR_TRIGGER_WINDOW                                                                  0x1d1a\n#define regOTG3_OTG_DRR_TRIGGER_WINDOW_BASE_IDX                                                         2\n#define regOTG3_OTG_DRR_CONTROL                                                                         0x1d1b\n#define regOTG3_OTG_DRR_CONTROL_BASE_IDX                                                                2\n#define regOTG3_OTG_M_CONST_DTO0                                                                        0x1d1c\n#define regOTG3_OTG_M_CONST_DTO0_BASE_IDX                                                               2\n#define regOTG3_OTG_M_CONST_DTO1                                                                        0x1d1d\n#define regOTG3_OTG_M_CONST_DTO1_BASE_IDX                                                               2\n#define regOTG3_OTG_REQUEST_CONTROL                                                                     0x1d1e\n#define regOTG3_OTG_REQUEST_CONTROL_BASE_IDX                                                            2\n#define regOTG3_OTG_DSC_START_POSITION                                                                  0x1d1f\n#define regOTG3_OTG_DSC_START_POSITION_BASE_IDX                                                         2\n#define regOTG3_OTG_PIPE_UPDATE_STATUS                                                                  0x1d20\n#define regOTG3_OTG_PIPE_UPDATE_STATUS_BASE_IDX                                                         2\n#define regOTG3_OTG_SPARE_REGISTER                                                                      0x1d22\n#define regOTG3_OTG_SPARE_REGISTER_BASE_IDX                                                             2\n\n\n\n\n#define regDWB_SOURCE_SELECT                                                                            0x1e2a\n#define regDWB_SOURCE_SELECT_BASE_IDX                                                                   2\n#define regGSL_SOURCE_SELECT                                                                            0x1e2b\n#define regGSL_SOURCE_SELECT_BASE_IDX                                                                   2\n#define regOPTC_CLOCK_CONTROL                                                                           0x1e2c\n#define regOPTC_CLOCK_CONTROL_BASE_IDX                                                                  2\n#define regODM_MEM_PWR_CTRL                                                                             0x1e2d\n#define regODM_MEM_PWR_CTRL_BASE_IDX                                                                    2\n#define regODM_MEM_PWR_CTRL3                                                                            0x1e2f\n#define regODM_MEM_PWR_CTRL3_BASE_IDX                                                                   2\n#define regODM_MEM_PWR_STATUS                                                                           0x1e30\n#define regODM_MEM_PWR_STATUS_BASE_IDX                                                                  2\n#define regOPTC_MISC_SPARE_REGISTER                                                                     0x1e31\n#define regOPTC_MISC_SPARE_REGISTER_BASE_IDX                                                            2\n\n\n\n\n#define regDC_PERFMON17_PERFCOUNTER_CNTL                                                                0x1e6a\n#define regDC_PERFMON17_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define regDC_PERFMON17_PERFCOUNTER_CNTL2                                                               0x1e6b\n#define regDC_PERFMON17_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define regDC_PERFMON17_PERFCOUNTER_STATE                                                               0x1e6c\n#define regDC_PERFMON17_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define regDC_PERFMON17_PERFMON_CNTL                                                                    0x1e6d\n#define regDC_PERFMON17_PERFMON_CNTL_BASE_IDX                                                           2\n#define regDC_PERFMON17_PERFMON_CNTL2                                                                   0x1e6e\n#define regDC_PERFMON17_PERFMON_CNTL2_BASE_IDX                                                          2\n#define regDC_PERFMON17_PERFMON_CVALUE_INT_MISC                                                         0x1e6f\n#define regDC_PERFMON17_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define regDC_PERFMON17_PERFMON_CVALUE_LOW                                                              0x1e70\n#define regDC_PERFMON17_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define regDC_PERFMON17_PERFMON_HI                                                                      0x1e71\n#define regDC_PERFMON17_PERFMON_HI_BASE_IDX                                                             2\n#define regDC_PERFMON17_PERFMON_LOW                                                                     0x1e72\n#define regDC_PERFMON17_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define regHPD0_DC_HPD_INT_STATUS                                                                       0x1f14\n#define regHPD0_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define regHPD0_DC_HPD_INT_CONTROL                                                                      0x1f15\n#define regHPD0_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define regHPD0_DC_HPD_CONTROL                                                                          0x1f16\n#define regHPD0_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define regHPD0_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1f17\n#define regHPD0_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define regHPD0_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1f18\n#define regHPD0_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define regHPD1_DC_HPD_INT_STATUS                                                                       0x1f1c\n#define regHPD1_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define regHPD1_DC_HPD_INT_CONTROL                                                                      0x1f1d\n#define regHPD1_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define regHPD1_DC_HPD_CONTROL                                                                          0x1f1e\n#define regHPD1_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define regHPD1_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1f1f\n#define regHPD1_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define regHPD1_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1f20\n#define regHPD1_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define regHPD2_DC_HPD_INT_STATUS                                                                       0x1f24\n#define regHPD2_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define regHPD2_DC_HPD_INT_CONTROL                                                                      0x1f25\n#define regHPD2_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define regHPD2_DC_HPD_CONTROL                                                                          0x1f26\n#define regHPD2_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define regHPD2_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1f27\n#define regHPD2_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define regHPD2_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1f28\n#define regHPD2_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define regHPD3_DC_HPD_INT_STATUS                                                                       0x1f2c\n#define regHPD3_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define regHPD3_DC_HPD_INT_CONTROL                                                                      0x1f2d\n#define regHPD3_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define regHPD3_DC_HPD_CONTROL                                                                          0x1f2e\n#define regHPD3_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define regHPD3_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1f2f\n#define regHPD3_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define regHPD3_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1f30\n#define regHPD3_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define regHPD4_DC_HPD_INT_STATUS                                                                       0x1f34\n#define regHPD4_DC_HPD_INT_STATUS_BASE_IDX                                                              2\n#define regHPD4_DC_HPD_INT_CONTROL                                                                      0x1f35\n#define regHPD4_DC_HPD_INT_CONTROL_BASE_IDX                                                             2\n#define regHPD4_DC_HPD_CONTROL                                                                          0x1f36\n#define regHPD4_DC_HPD_CONTROL_BASE_IDX                                                                 2\n#define regHPD4_DC_HPD_FAST_TRAIN_CNTL                                                                  0x1f37\n#define regHPD4_DC_HPD_FAST_TRAIN_CNTL_BASE_IDX                                                         2\n#define regHPD4_DC_HPD_TOGGLE_FILT_CNTL                                                                 0x1f38\n#define regHPD4_DC_HPD_TOGGLE_FILT_CNTL_BASE_IDX                                                        2\n\n\n\n\n#define regDP0_DP_LINK_CNTL                                                                             0x2108\n#define regDP0_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define regDP0_DP_PIXEL_FORMAT                                                                          0x2109\n#define regDP0_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define regDP0_DP_MSA_COLORIMETRY                                                                       0x210a\n#define regDP0_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define regDP0_DP_CONFIG                                                                                0x210b\n#define regDP0_DP_CONFIG_BASE_IDX                                                                       2\n#define regDP0_DP_VID_STREAM_CNTL                                                                       0x210c\n#define regDP0_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define regDP0_DP_STEER_FIFO                                                                            0x210d\n#define regDP0_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define regDP0_DP_MSA_MISC                                                                              0x210e\n#define regDP0_DP_MSA_MISC_BASE_IDX                                                                     2\n#define regDP0_DP_DPHY_INTERNAL_CTRL                                                                    0x210f\n#define regDP0_DP_DPHY_INTERNAL_CTRL_BASE_IDX                                                           2\n#define regDP0_DP_VID_TIMING                                                                            0x2110\n#define regDP0_DP_VID_TIMING_BASE_IDX                                                                   2\n#define regDP0_DP_VID_N                                                                                 0x2111\n#define regDP0_DP_VID_N_BASE_IDX                                                                        2\n#define regDP0_DP_VID_M                                                                                 0x2112\n#define regDP0_DP_VID_M_BASE_IDX                                                                        2\n#define regDP0_DP_LINK_FRAMING_CNTL                                                                     0x2113\n#define regDP0_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define regDP0_DP_HBR2_EYE_PATTERN                                                                      0x2114\n#define regDP0_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define regDP0_DP_VID_MSA_VBID                                                                          0x2115\n#define regDP0_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define regDP0_DP_VID_INTERRUPT_CNTL                                                                    0x2116\n#define regDP0_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define regDP0_DP_DPHY_CNTL                                                                             0x2117\n#define regDP0_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define regDP0_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x2118\n#define regDP0_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define regDP0_DP_DPHY_SYM0                                                                             0x2119\n#define regDP0_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define regDP0_DP_DPHY_SYM1                                                                             0x211a\n#define regDP0_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define regDP0_DP_DPHY_SYM2                                                                             0x211b\n#define regDP0_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define regDP0_DP_DPHY_8B10B_CNTL                                                                       0x211c\n#define regDP0_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define regDP0_DP_DPHY_PRBS_CNTL                                                                        0x211d\n#define regDP0_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define regDP0_DP_DPHY_SCRAM_CNTL                                                                       0x211e\n#define regDP0_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define regDP0_DP_DPHY_CRC_EN                                                                           0x211f\n#define regDP0_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define regDP0_DP_DPHY_CRC_CNTL                                                                         0x2120\n#define regDP0_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define regDP0_DP_DPHY_CRC_RESULT                                                                       0x2121\n#define regDP0_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define regDP0_DP_DPHY_CRC_MST_CNTL                                                                     0x2122\n#define regDP0_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define regDP0_DP_DPHY_CRC_MST_STATUS                                                                   0x2123\n#define regDP0_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define regDP0_DP_DPHY_FAST_TRAINING                                                                    0x2124\n#define regDP0_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define regDP0_DP_DPHY_FAST_TRAINING_STATUS                                                             0x2125\n#define regDP0_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define regDP0_DP_SEC_CNTL                                                                              0x212b\n#define regDP0_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define regDP0_DP_SEC_CNTL1                                                                             0x212c\n#define regDP0_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define regDP0_DP_SEC_FRAMING1                                                                          0x212d\n#define regDP0_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define regDP0_DP_SEC_FRAMING2                                                                          0x212e\n#define regDP0_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define regDP0_DP_SEC_FRAMING3                                                                          0x212f\n#define regDP0_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define regDP0_DP_SEC_FRAMING4                                                                          0x2130\n#define regDP0_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define regDP0_DP_SEC_AUD_N                                                                             0x2131\n#define regDP0_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define regDP0_DP_SEC_AUD_N_READBACK                                                                    0x2132\n#define regDP0_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define regDP0_DP_SEC_AUD_M                                                                             0x2133\n#define regDP0_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define regDP0_DP_SEC_AUD_M_READBACK                                                                    0x2134\n#define regDP0_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define regDP0_DP_SEC_TIMESTAMP                                                                         0x2135\n#define regDP0_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define regDP0_DP_SEC_PACKET_CNTL                                                                       0x2136\n#define regDP0_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define regDP0_DP_MSE_RATE_CNTL                                                                         0x2137\n#define regDP0_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define regDP0_DP_MSE_RATE_UPDATE                                                                       0x2139\n#define regDP0_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define regDP0_DP_MSE_SAT0                                                                              0x213a\n#define regDP0_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define regDP0_DP_MSE_SAT1                                                                              0x213b\n#define regDP0_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define regDP0_DP_MSE_SAT2                                                                              0x213c\n#define regDP0_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define regDP0_DP_MSE_SAT_UPDATE                                                                        0x213d\n#define regDP0_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define regDP0_DP_MSE_LINK_TIMING                                                                       0x213e\n#define regDP0_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define regDP0_DP_MSE_MISC_CNTL                                                                         0x213f\n#define regDP0_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define regDP0_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x2144\n#define regDP0_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define regDP0_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x2145\n#define regDP0_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define regDP0_DP_MSE_SAT0_STATUS                                                                       0x2147\n#define regDP0_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define regDP0_DP_MSE_SAT1_STATUS                                                                       0x2148\n#define regDP0_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define regDP0_DP_MSE_SAT2_STATUS                                                                       0x2149\n#define regDP0_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n#define regDP0_DP_MSA_TIMING_PARAM1                                                                     0x214c\n#define regDP0_DP_MSA_TIMING_PARAM1_BASE_IDX                                                            2\n#define regDP0_DP_MSA_TIMING_PARAM2                                                                     0x214d\n#define regDP0_DP_MSA_TIMING_PARAM2_BASE_IDX                                                            2\n#define regDP0_DP_MSA_TIMING_PARAM3                                                                     0x214e\n#define regDP0_DP_MSA_TIMING_PARAM3_BASE_IDX                                                            2\n#define regDP0_DP_MSA_TIMING_PARAM4                                                                     0x214f\n#define regDP0_DP_MSA_TIMING_PARAM4_BASE_IDX                                                            2\n#define regDP0_DP_MSO_CNTL                                                                              0x2150\n#define regDP0_DP_MSO_CNTL_BASE_IDX                                                                     2\n#define regDP0_DP_MSO_CNTL1                                                                             0x2151\n#define regDP0_DP_MSO_CNTL1_BASE_IDX                                                                    2\n#define regDP0_DP_DSC_CNTL                                                                              0x2152\n#define regDP0_DP_DSC_CNTL_BASE_IDX                                                                     2\n#define regDP0_DP_SEC_CNTL2                                                                             0x2153\n#define regDP0_DP_SEC_CNTL2_BASE_IDX                                                                    2\n#define regDP0_DP_SEC_CNTL3                                                                             0x2154\n#define regDP0_DP_SEC_CNTL3_BASE_IDX                                                                    2\n#define regDP0_DP_SEC_CNTL4                                                                             0x2155\n#define regDP0_DP_SEC_CNTL4_BASE_IDX                                                                    2\n#define regDP0_DP_SEC_CNTL5                                                                             0x2156\n#define regDP0_DP_SEC_CNTL5_BASE_IDX                                                                    2\n#define regDP0_DP_SEC_CNTL6                                                                             0x2157\n#define regDP0_DP_SEC_CNTL6_BASE_IDX                                                                    2\n#define regDP0_DP_SEC_CNTL7                                                                             0x2158\n#define regDP0_DP_SEC_CNTL7_BASE_IDX                                                                    2\n#define regDP0_DP_DB_CNTL                                                                               0x2159\n#define regDP0_DP_DB_CNTL_BASE_IDX                                                                      2\n#define regDP0_DP_MSA_VBID_MISC                                                                         0x215a\n#define regDP0_DP_MSA_VBID_MISC_BASE_IDX                                                                2\n#define regDP0_DP_SEC_METADATA_TRANSMISSION                                                             0x215b\n#define regDP0_DP_SEC_METADATA_TRANSMISSION_BASE_IDX                                                    2\n#define regDP0_DP_DSC_BYTES_PER_PIXEL                                                                   0x215c\n#define regDP0_DP_DSC_BYTES_PER_PIXEL_BASE_IDX                                                          2\n#define regDP0_DP_ALPM_CNTL                                                                             0x215d\n#define regDP0_DP_ALPM_CNTL_BASE_IDX                                                                    2\n#define regDP0_DP_GSP8_CNTL                                                                             0x215e\n#define regDP0_DP_GSP8_CNTL_BASE_IDX                                                                    2\n#define regDP0_DP_GSP9_CNTL                                                                             0x215f\n#define regDP0_DP_GSP9_CNTL_BASE_IDX                                                                    2\n#define regDP0_DP_GSP10_CNTL                                                                            0x2160\n#define regDP0_DP_GSP10_CNTL_BASE_IDX                                                                   2\n#define regDP0_DP_GSP11_CNTL                                                                            0x2161\n#define regDP0_DP_GSP11_CNTL_BASE_IDX                                                                   2\n#define regDP0_DP_GSP_EN_DB_STATUS                                                                      0x2162\n#define regDP0_DP_GSP_EN_DB_STATUS_BASE_IDX                                                             2\n\n\n\n\n#define regDIG0_DIG_FE_CNTL                                                                             0x208b\n#define regDIG0_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define regDIG0_DIG_OUTPUT_CRC_CNTL                                                                     0x208c\n#define regDIG0_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define regDIG0_DIG_OUTPUT_CRC_RESULT                                                                   0x208d\n#define regDIG0_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define regDIG0_DIG_CLOCK_PATTERN                                                                       0x208e\n#define regDIG0_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define regDIG0_DIG_TEST_PATTERN                                                                        0x208f\n#define regDIG0_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define regDIG0_DIG_RANDOM_PATTERN_SEED                                                                 0x2090\n#define regDIG0_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define regDIG0_DIG_FIFO_STATUS                                                                         0x2091\n#define regDIG0_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define regDIG0_HDMI_METADATA_PACKET_CONTROL                                                            0x2092\n#define regDIG0_HDMI_METADATA_PACKET_CONTROL_BASE_IDX                                                   2\n#define regDIG0_HDMI_CONTROL                                                                            0x2093\n#define regDIG0_HDMI_CONTROL_BASE_IDX                                                                   2\n#define regDIG0_HDMI_STATUS                                                                             0x2094\n#define regDIG0_HDMI_STATUS_BASE_IDX                                                                    2\n#define regDIG0_HDMI_AUDIO_PACKET_CONTROL                                                               0x2095\n#define regDIG0_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define regDIG0_HDMI_ACR_PACKET_CONTROL                                                                 0x2096\n#define regDIG0_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define regDIG0_HDMI_VBI_PACKET_CONTROL                                                                 0x2097\n#define regDIG0_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define regDIG0_HDMI_INFOFRAME_CONTROL0                                                                 0x2098\n#define regDIG0_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define regDIG0_HDMI_INFOFRAME_CONTROL1                                                                 0x2099\n#define regDIG0_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL0                                                            0x209a\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL6                                                            0x209b\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL6_BASE_IDX                                                   2\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL5                                                            0x209c\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL5_BASE_IDX                                                   2\n#define regDIG0_HDMI_GC                                                                                 0x209d\n#define regDIG0_HDMI_GC_BASE_IDX                                                                        2\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL1                                                            0x209e\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL2                                                            0x209f\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX                                                   2\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL3                                                            0x20a0\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX                                                   2\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL4                                                            0x20a1\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL4_BASE_IDX                                                   2\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL7                                                            0x20a2\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL7_BASE_IDX                                                   2\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL8                                                            0x20a3\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL8_BASE_IDX                                                   2\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL9                                                            0x20a4\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL9_BASE_IDX                                                   2\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL10                                                           0x20a5\n#define regDIG0_HDMI_GENERIC_PACKET_CONTROL10_BASE_IDX                                                  2\n#define regDIG0_HDMI_DB_CONTROL                                                                         0x20a6\n#define regDIG0_HDMI_DB_CONTROL_BASE_IDX                                                                2\n#define regDIG0_HDMI_ACR_32_0                                                                           0x20a7\n#define regDIG0_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define regDIG0_HDMI_ACR_32_1                                                                           0x20a8\n#define regDIG0_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define regDIG0_HDMI_ACR_44_0                                                                           0x20a9\n#define regDIG0_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define regDIG0_HDMI_ACR_44_1                                                                           0x20aa\n#define regDIG0_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define regDIG0_HDMI_ACR_48_0                                                                           0x20ab\n#define regDIG0_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define regDIG0_HDMI_ACR_48_1                                                                           0x20ac\n#define regDIG0_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define regDIG0_HDMI_ACR_STATUS_0                                                                       0x20ad\n#define regDIG0_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define regDIG0_HDMI_ACR_STATUS_1                                                                       0x20ae\n#define regDIG0_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define regDIG0_AFMT_CNTL                                                                               0x20af\n#define regDIG0_AFMT_CNTL_BASE_IDX                                                                      2\n#define regDIG0_DIG_BE_CNTL                                                                             0x20b0\n#define regDIG0_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define regDIG0_DIG_BE_EN_CNTL                                                                          0x20b1\n#define regDIG0_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define regDIG0_TMDS_CNTL                                                                               0x20d7\n#define regDIG0_TMDS_CNTL_BASE_IDX                                                                      2\n#define regDIG0_TMDS_CONTROL_CHAR                                                                       0x20d8\n#define regDIG0_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define regDIG0_TMDS_CONTROL0_FEEDBACK                                                                  0x20d9\n#define regDIG0_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define regDIG0_TMDS_STEREOSYNC_CTL_SEL                                                                 0x20da\n#define regDIG0_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define regDIG0_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x20db\n#define regDIG0_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define regDIG0_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x20dc\n#define regDIG0_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define regDIG0_TMDS_CTL_BITS                                                                           0x20de\n#define regDIG0_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define regDIG0_TMDS_DCBALANCER_CONTROL                                                                 0x20df\n#define regDIG0_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define regDIG0_TMDS_SYNC_DCBALANCE_CHAR                                                                0x20e0\n#define regDIG0_TMDS_SYNC_DCBALANCE_CHAR_BASE_IDX                                                       2\n#define regDIG0_TMDS_CTL0_1_GEN_CNTL                                                                    0x20e1\n#define regDIG0_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define regDIG0_TMDS_CTL2_3_GEN_CNTL                                                                    0x20e2\n#define regDIG0_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define regDIG0_DIG_VERSION                                                                             0x20e4\n#define regDIG0_DIG_VERSION_BASE_IDX                                                                    2\n#define regDIG0_FORCE_DIG_DISABLE                                                                       0x20e5\n#define regDIG0_FORCE_DIG_DISABLE_BASE_IDX                                                              2\n\n\n\n\n#define regDP1_DP_LINK_CNTL                                                                             0x2208\n#define regDP1_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define regDP1_DP_PIXEL_FORMAT                                                                          0x2209\n#define regDP1_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define regDP1_DP_MSA_COLORIMETRY                                                                       0x220a\n#define regDP1_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define regDP1_DP_CONFIG                                                                                0x220b\n#define regDP1_DP_CONFIG_BASE_IDX                                                                       2\n#define regDP1_DP_VID_STREAM_CNTL                                                                       0x220c\n#define regDP1_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define regDP1_DP_STEER_FIFO                                                                            0x220d\n#define regDP1_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define regDP1_DP_MSA_MISC                                                                              0x220e\n#define regDP1_DP_MSA_MISC_BASE_IDX                                                                     2\n#define regDP1_DP_DPHY_INTERNAL_CTRL                                                                    0x220f\n#define regDP1_DP_DPHY_INTERNAL_CTRL_BASE_IDX                                                           2\n#define regDP1_DP_VID_TIMING                                                                            0x2210\n#define regDP1_DP_VID_TIMING_BASE_IDX                                                                   2\n#define regDP1_DP_VID_N                                                                                 0x2211\n#define regDP1_DP_VID_N_BASE_IDX                                                                        2\n#define regDP1_DP_VID_M                                                                                 0x2212\n#define regDP1_DP_VID_M_BASE_IDX                                                                        2\n#define regDP1_DP_LINK_FRAMING_CNTL                                                                     0x2213\n#define regDP1_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define regDP1_DP_HBR2_EYE_PATTERN                                                                      0x2214\n#define regDP1_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define regDP1_DP_VID_MSA_VBID                                                                          0x2215\n#define regDP1_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define regDP1_DP_VID_INTERRUPT_CNTL                                                                    0x2216\n#define regDP1_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define regDP1_DP_DPHY_CNTL                                                                             0x2217\n#define regDP1_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define regDP1_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x2218\n#define regDP1_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define regDP1_DP_DPHY_SYM0                                                                             0x2219\n#define regDP1_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define regDP1_DP_DPHY_SYM1                                                                             0x221a\n#define regDP1_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define regDP1_DP_DPHY_SYM2                                                                             0x221b\n#define regDP1_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define regDP1_DP_DPHY_8B10B_CNTL                                                                       0x221c\n#define regDP1_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define regDP1_DP_DPHY_PRBS_CNTL                                                                        0x221d\n#define regDP1_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define regDP1_DP_DPHY_SCRAM_CNTL                                                                       0x221e\n#define regDP1_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define regDP1_DP_DPHY_CRC_EN                                                                           0x221f\n#define regDP1_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define regDP1_DP_DPHY_CRC_CNTL                                                                         0x2220\n#define regDP1_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define regDP1_DP_DPHY_CRC_RESULT                                                                       0x2221\n#define regDP1_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define regDP1_DP_DPHY_CRC_MST_CNTL                                                                     0x2222\n#define regDP1_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define regDP1_DP_DPHY_CRC_MST_STATUS                                                                   0x2223\n#define regDP1_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define regDP1_DP_DPHY_FAST_TRAINING                                                                    0x2224\n#define regDP1_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define regDP1_DP_DPHY_FAST_TRAINING_STATUS                                                             0x2225\n#define regDP1_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define regDP1_DP_SEC_CNTL                                                                              0x222b\n#define regDP1_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define regDP1_DP_SEC_CNTL1                                                                             0x222c\n#define regDP1_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define regDP1_DP_SEC_FRAMING1                                                                          0x222d\n#define regDP1_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define regDP1_DP_SEC_FRAMING2                                                                          0x222e\n#define regDP1_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define regDP1_DP_SEC_FRAMING3                                                                          0x222f\n#define regDP1_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define regDP1_DP_SEC_FRAMING4                                                                          0x2230\n#define regDP1_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define regDP1_DP_SEC_AUD_N                                                                             0x2231\n#define regDP1_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define regDP1_DP_SEC_AUD_N_READBACK                                                                    0x2232\n#define regDP1_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define regDP1_DP_SEC_AUD_M                                                                             0x2233\n#define regDP1_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define regDP1_DP_SEC_AUD_M_READBACK                                                                    0x2234\n#define regDP1_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define regDP1_DP_SEC_TIMESTAMP                                                                         0x2235\n#define regDP1_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define regDP1_DP_SEC_PACKET_CNTL                                                                       0x2236\n#define regDP1_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define regDP1_DP_MSE_RATE_CNTL                                                                         0x2237\n#define regDP1_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define regDP1_DP_MSE_RATE_UPDATE                                                                       0x2239\n#define regDP1_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define regDP1_DP_MSE_SAT0                                                                              0x223a\n#define regDP1_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define regDP1_DP_MSE_SAT1                                                                              0x223b\n#define regDP1_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define regDP1_DP_MSE_SAT2                                                                              0x223c\n#define regDP1_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define regDP1_DP_MSE_SAT_UPDATE                                                                        0x223d\n#define regDP1_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define regDP1_DP_MSE_LINK_TIMING                                                                       0x223e\n#define regDP1_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define regDP1_DP_MSE_MISC_CNTL                                                                         0x223f\n#define regDP1_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define regDP1_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x2244\n#define regDP1_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define regDP1_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x2245\n#define regDP1_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define regDP1_DP_MSE_SAT0_STATUS                                                                       0x2247\n#define regDP1_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define regDP1_DP_MSE_SAT1_STATUS                                                                       0x2248\n#define regDP1_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define regDP1_DP_MSE_SAT2_STATUS                                                                       0x2249\n#define regDP1_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n#define regDP1_DP_MSA_TIMING_PARAM1                                                                     0x224c\n#define regDP1_DP_MSA_TIMING_PARAM1_BASE_IDX                                                            2\n#define regDP1_DP_MSA_TIMING_PARAM2                                                                     0x224d\n#define regDP1_DP_MSA_TIMING_PARAM2_BASE_IDX                                                            2\n#define regDP1_DP_MSA_TIMING_PARAM3                                                                     0x224e\n#define regDP1_DP_MSA_TIMING_PARAM3_BASE_IDX                                                            2\n#define regDP1_DP_MSA_TIMING_PARAM4                                                                     0x224f\n#define regDP1_DP_MSA_TIMING_PARAM4_BASE_IDX                                                            2\n#define regDP1_DP_MSO_CNTL                                                                              0x2250\n#define regDP1_DP_MSO_CNTL_BASE_IDX                                                                     2\n#define regDP1_DP_MSO_CNTL1                                                                             0x2251\n#define regDP1_DP_MSO_CNTL1_BASE_IDX                                                                    2\n#define regDP1_DP_DSC_CNTL                                                                              0x2252\n#define regDP1_DP_DSC_CNTL_BASE_IDX                                                                     2\n#define regDP1_DP_SEC_CNTL2                                                                             0x2253\n#define regDP1_DP_SEC_CNTL2_BASE_IDX                                                                    2\n#define regDP1_DP_SEC_CNTL3                                                                             0x2254\n#define regDP1_DP_SEC_CNTL3_BASE_IDX                                                                    2\n#define regDP1_DP_SEC_CNTL4                                                                             0x2255\n#define regDP1_DP_SEC_CNTL4_BASE_IDX                                                                    2\n#define regDP1_DP_SEC_CNTL5                                                                             0x2256\n#define regDP1_DP_SEC_CNTL5_BASE_IDX                                                                    2\n#define regDP1_DP_SEC_CNTL6                                                                             0x2257\n#define regDP1_DP_SEC_CNTL6_BASE_IDX                                                                    2\n#define regDP1_DP_SEC_CNTL7                                                                             0x2258\n#define regDP1_DP_SEC_CNTL7_BASE_IDX                                                                    2\n#define regDP1_DP_DB_CNTL                                                                               0x2259\n#define regDP1_DP_DB_CNTL_BASE_IDX                                                                      2\n#define regDP1_DP_MSA_VBID_MISC                                                                         0x225a\n#define regDP1_DP_MSA_VBID_MISC_BASE_IDX                                                                2\n#define regDP1_DP_SEC_METADATA_TRANSMISSION                                                             0x225b\n#define regDP1_DP_SEC_METADATA_TRANSMISSION_BASE_IDX                                                    2\n#define regDP1_DP_DSC_BYTES_PER_PIXEL                                                                   0x225c\n#define regDP1_DP_DSC_BYTES_PER_PIXEL_BASE_IDX                                                          2\n#define regDP1_DP_ALPM_CNTL                                                                             0x225d\n#define regDP1_DP_ALPM_CNTL_BASE_IDX                                                                    2\n#define regDP1_DP_GSP8_CNTL                                                                             0x225e\n#define regDP1_DP_GSP8_CNTL_BASE_IDX                                                                    2\n#define regDP1_DP_GSP9_CNTL                                                                             0x225f\n#define regDP1_DP_GSP9_CNTL_BASE_IDX                                                                    2\n#define regDP1_DP_GSP10_CNTL                                                                            0x2260\n#define regDP1_DP_GSP10_CNTL_BASE_IDX                                                                   2\n#define regDP1_DP_GSP11_CNTL                                                                            0x2261\n#define regDP1_DP_GSP11_CNTL_BASE_IDX                                                                   2\n#define regDP1_DP_GSP_EN_DB_STATUS                                                                      0x2262\n#define regDP1_DP_GSP_EN_DB_STATUS_BASE_IDX                                                             2\n\n\n\n\n#define regDIG1_DIG_FE_CNTL                                                                             0x218b\n#define regDIG1_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define regDIG1_DIG_OUTPUT_CRC_CNTL                                                                     0x218c\n#define regDIG1_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define regDIG1_DIG_OUTPUT_CRC_RESULT                                                                   0x218d\n#define regDIG1_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define regDIG1_DIG_CLOCK_PATTERN                                                                       0x218e\n#define regDIG1_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define regDIG1_DIG_TEST_PATTERN                                                                        0x218f\n#define regDIG1_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define regDIG1_DIG_RANDOM_PATTERN_SEED                                                                 0x2190\n#define regDIG1_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define regDIG1_DIG_FIFO_STATUS                                                                         0x2191\n#define regDIG1_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define regDIG1_HDMI_METADATA_PACKET_CONTROL                                                            0x2192\n#define regDIG1_HDMI_METADATA_PACKET_CONTROL_BASE_IDX                                                   2\n#define regDIG1_HDMI_CONTROL                                                                            0x2193\n#define regDIG1_HDMI_CONTROL_BASE_IDX                                                                   2\n#define regDIG1_HDMI_STATUS                                                                             0x2194\n#define regDIG1_HDMI_STATUS_BASE_IDX                                                                    2\n#define regDIG1_HDMI_AUDIO_PACKET_CONTROL                                                               0x2195\n#define regDIG1_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define regDIG1_HDMI_ACR_PACKET_CONTROL                                                                 0x2196\n#define regDIG1_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define regDIG1_HDMI_VBI_PACKET_CONTROL                                                                 0x2197\n#define regDIG1_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define regDIG1_HDMI_INFOFRAME_CONTROL0                                                                 0x2198\n#define regDIG1_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define regDIG1_HDMI_INFOFRAME_CONTROL1                                                                 0x2199\n#define regDIG1_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL0                                                            0x219a\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL6                                                            0x219b\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL6_BASE_IDX                                                   2\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL5                                                            0x219c\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL5_BASE_IDX                                                   2\n#define regDIG1_HDMI_GC                                                                                 0x219d\n#define regDIG1_HDMI_GC_BASE_IDX                                                                        2\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL1                                                            0x219e\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL2                                                            0x219f\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX                                                   2\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL3                                                            0x21a0\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX                                                   2\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL4                                                            0x21a1\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL4_BASE_IDX                                                   2\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL7                                                            0x21a2\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL7_BASE_IDX                                                   2\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL8                                                            0x21a3\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL8_BASE_IDX                                                   2\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL9                                                            0x21a4\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL9_BASE_IDX                                                   2\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL10                                                           0x21a5\n#define regDIG1_HDMI_GENERIC_PACKET_CONTROL10_BASE_IDX                                                  2\n#define regDIG1_HDMI_DB_CONTROL                                                                         0x21a6\n#define regDIG1_HDMI_DB_CONTROL_BASE_IDX                                                                2\n#define regDIG1_HDMI_ACR_32_0                                                                           0x21a7\n#define regDIG1_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define regDIG1_HDMI_ACR_32_1                                                                           0x21a8\n#define regDIG1_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define regDIG1_HDMI_ACR_44_0                                                                           0x21a9\n#define regDIG1_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define regDIG1_HDMI_ACR_44_1                                                                           0x21aa\n#define regDIG1_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define regDIG1_HDMI_ACR_48_0                                                                           0x21ab\n#define regDIG1_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define regDIG1_HDMI_ACR_48_1                                                                           0x21ac\n#define regDIG1_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define regDIG1_HDMI_ACR_STATUS_0                                                                       0x21ad\n#define regDIG1_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define regDIG1_HDMI_ACR_STATUS_1                                                                       0x21ae\n#define regDIG1_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define regDIG1_AFMT_CNTL                                                                               0x21af\n#define regDIG1_AFMT_CNTL_BASE_IDX                                                                      2\n#define regDIG1_DIG_BE_CNTL                                                                             0x21b0\n#define regDIG1_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define regDIG1_DIG_BE_EN_CNTL                                                                          0x21b1\n#define regDIG1_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define regDIG1_TMDS_CNTL                                                                               0x21d7\n#define regDIG1_TMDS_CNTL_BASE_IDX                                                                      2\n#define regDIG1_TMDS_CONTROL_CHAR                                                                       0x21d8\n#define regDIG1_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define regDIG1_TMDS_CONTROL0_FEEDBACK                                                                  0x21d9\n#define regDIG1_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define regDIG1_TMDS_STEREOSYNC_CTL_SEL                                                                 0x21da\n#define regDIG1_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define regDIG1_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x21db\n#define regDIG1_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define regDIG1_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x21dc\n#define regDIG1_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define regDIG1_TMDS_CTL_BITS                                                                           0x21de\n#define regDIG1_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define regDIG1_TMDS_DCBALANCER_CONTROL                                                                 0x21df\n#define regDIG1_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define regDIG1_TMDS_SYNC_DCBALANCE_CHAR                                                                0x21e0\n#define regDIG1_TMDS_SYNC_DCBALANCE_CHAR_BASE_IDX                                                       2\n#define regDIG1_TMDS_CTL0_1_GEN_CNTL                                                                    0x21e1\n#define regDIG1_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define regDIG1_TMDS_CTL2_3_GEN_CNTL                                                                    0x21e2\n#define regDIG1_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define regDIG1_DIG_VERSION                                                                             0x21e4\n#define regDIG1_DIG_VERSION_BASE_IDX                                                                    2\n#define regDIG1_FORCE_DIG_DISABLE                                                                       0x21e5\n#define regDIG1_FORCE_DIG_DISABLE_BASE_IDX                                                              2\n\n\n\n\n#define regDP2_DP_LINK_CNTL                                                                             0x2308\n#define regDP2_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define regDP2_DP_PIXEL_FORMAT                                                                          0x2309\n#define regDP2_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define regDP2_DP_MSA_COLORIMETRY                                                                       0x230a\n#define regDP2_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define regDP2_DP_CONFIG                                                                                0x230b\n#define regDP2_DP_CONFIG_BASE_IDX                                                                       2\n#define regDP2_DP_VID_STREAM_CNTL                                                                       0x230c\n#define regDP2_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define regDP2_DP_STEER_FIFO                                                                            0x230d\n#define regDP2_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define regDP2_DP_MSA_MISC                                                                              0x230e\n#define regDP2_DP_MSA_MISC_BASE_IDX                                                                     2\n#define regDP2_DP_DPHY_INTERNAL_CTRL                                                                    0x230f\n#define regDP2_DP_DPHY_INTERNAL_CTRL_BASE_IDX                                                           2\n#define regDP2_DP_VID_TIMING                                                                            0x2310\n#define regDP2_DP_VID_TIMING_BASE_IDX                                                                   2\n#define regDP2_DP_VID_N                                                                                 0x2311\n#define regDP2_DP_VID_N_BASE_IDX                                                                        2\n#define regDP2_DP_VID_M                                                                                 0x2312\n#define regDP2_DP_VID_M_BASE_IDX                                                                        2\n#define regDP2_DP_LINK_FRAMING_CNTL                                                                     0x2313\n#define regDP2_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define regDP2_DP_HBR2_EYE_PATTERN                                                                      0x2314\n#define regDP2_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define regDP2_DP_VID_MSA_VBID                                                                          0x2315\n#define regDP2_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define regDP2_DP_VID_INTERRUPT_CNTL                                                                    0x2316\n#define regDP2_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define regDP2_DP_DPHY_CNTL                                                                             0x2317\n#define regDP2_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define regDP2_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x2318\n#define regDP2_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define regDP2_DP_DPHY_SYM0                                                                             0x2319\n#define regDP2_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define regDP2_DP_DPHY_SYM1                                                                             0x231a\n#define regDP2_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define regDP2_DP_DPHY_SYM2                                                                             0x231b\n#define regDP2_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define regDP2_DP_DPHY_8B10B_CNTL                                                                       0x231c\n#define regDP2_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define regDP2_DP_DPHY_PRBS_CNTL                                                                        0x231d\n#define regDP2_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define regDP2_DP_DPHY_SCRAM_CNTL                                                                       0x231e\n#define regDP2_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define regDP2_DP_DPHY_CRC_EN                                                                           0x231f\n#define regDP2_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define regDP2_DP_DPHY_CRC_CNTL                                                                         0x2320\n#define regDP2_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define regDP2_DP_DPHY_CRC_RESULT                                                                       0x2321\n#define regDP2_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define regDP2_DP_DPHY_CRC_MST_CNTL                                                                     0x2322\n#define regDP2_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define regDP2_DP_DPHY_CRC_MST_STATUS                                                                   0x2323\n#define regDP2_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define regDP2_DP_DPHY_FAST_TRAINING                                                                    0x2324\n#define regDP2_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define regDP2_DP_DPHY_FAST_TRAINING_STATUS                                                             0x2325\n#define regDP2_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define regDP2_DP_SEC_CNTL                                                                              0x232b\n#define regDP2_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define regDP2_DP_SEC_CNTL1                                                                             0x232c\n#define regDP2_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define regDP2_DP_SEC_FRAMING1                                                                          0x232d\n#define regDP2_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define regDP2_DP_SEC_FRAMING2                                                                          0x232e\n#define regDP2_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define regDP2_DP_SEC_FRAMING3                                                                          0x232f\n#define regDP2_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define regDP2_DP_SEC_FRAMING4                                                                          0x2330\n#define regDP2_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define regDP2_DP_SEC_AUD_N                                                                             0x2331\n#define regDP2_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define regDP2_DP_SEC_AUD_N_READBACK                                                                    0x2332\n#define regDP2_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define regDP2_DP_SEC_AUD_M                                                                             0x2333\n#define regDP2_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define regDP2_DP_SEC_AUD_M_READBACK                                                                    0x2334\n#define regDP2_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define regDP2_DP_SEC_TIMESTAMP                                                                         0x2335\n#define regDP2_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define regDP2_DP_SEC_PACKET_CNTL                                                                       0x2336\n#define regDP2_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define regDP2_DP_MSE_RATE_CNTL                                                                         0x2337\n#define regDP2_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define regDP2_DP_MSE_RATE_UPDATE                                                                       0x2339\n#define regDP2_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define regDP2_DP_MSE_SAT0                                                                              0x233a\n#define regDP2_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define regDP2_DP_MSE_SAT1                                                                              0x233b\n#define regDP2_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define regDP2_DP_MSE_SAT2                                                                              0x233c\n#define regDP2_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define regDP2_DP_MSE_SAT_UPDATE                                                                        0x233d\n#define regDP2_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define regDP2_DP_MSE_LINK_TIMING                                                                       0x233e\n#define regDP2_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define regDP2_DP_MSE_MISC_CNTL                                                                         0x233f\n#define regDP2_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define regDP2_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x2344\n#define regDP2_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define regDP2_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x2345\n#define regDP2_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define regDP2_DP_MSE_SAT0_STATUS                                                                       0x2347\n#define regDP2_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define regDP2_DP_MSE_SAT1_STATUS                                                                       0x2348\n#define regDP2_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define regDP2_DP_MSE_SAT2_STATUS                                                                       0x2349\n#define regDP2_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n#define regDP2_DP_MSA_TIMING_PARAM1                                                                     0x234c\n#define regDP2_DP_MSA_TIMING_PARAM1_BASE_IDX                                                            2\n#define regDP2_DP_MSA_TIMING_PARAM2                                                                     0x234d\n#define regDP2_DP_MSA_TIMING_PARAM2_BASE_IDX                                                            2\n#define regDP2_DP_MSA_TIMING_PARAM3                                                                     0x234e\n#define regDP2_DP_MSA_TIMING_PARAM3_BASE_IDX                                                            2\n#define regDP2_DP_MSA_TIMING_PARAM4                                                                     0x234f\n#define regDP2_DP_MSA_TIMING_PARAM4_BASE_IDX                                                            2\n#define regDP2_DP_MSO_CNTL                                                                              0x2350\n#define regDP2_DP_MSO_CNTL_BASE_IDX                                                                     2\n#define regDP2_DP_MSO_CNTL1                                                                             0x2351\n#define regDP2_DP_MSO_CNTL1_BASE_IDX                                                                    2\n#define regDP2_DP_DSC_CNTL                                                                              0x2352\n#define regDP2_DP_DSC_CNTL_BASE_IDX                                                                     2\n#define regDP2_DP_SEC_CNTL2                                                                             0x2353\n#define regDP2_DP_SEC_CNTL2_BASE_IDX                                                                    2\n#define regDP2_DP_SEC_CNTL3                                                                             0x2354\n#define regDP2_DP_SEC_CNTL3_BASE_IDX                                                                    2\n#define regDP2_DP_SEC_CNTL4                                                                             0x2355\n#define regDP2_DP_SEC_CNTL4_BASE_IDX                                                                    2\n#define regDP2_DP_SEC_CNTL5                                                                             0x2356\n#define regDP2_DP_SEC_CNTL5_BASE_IDX                                                                    2\n#define regDP2_DP_SEC_CNTL6                                                                             0x2357\n#define regDP2_DP_SEC_CNTL6_BASE_IDX                                                                    2\n#define regDP2_DP_SEC_CNTL7                                                                             0x2358\n#define regDP2_DP_SEC_CNTL7_BASE_IDX                                                                    2\n#define regDP2_DP_DB_CNTL                                                                               0x2359\n#define regDP2_DP_DB_CNTL_BASE_IDX                                                                      2\n#define regDP2_DP_MSA_VBID_MISC                                                                         0x235a\n#define regDP2_DP_MSA_VBID_MISC_BASE_IDX                                                                2\n#define regDP2_DP_SEC_METADATA_TRANSMISSION                                                             0x235b\n#define regDP2_DP_SEC_METADATA_TRANSMISSION_BASE_IDX                                                    2\n#define regDP2_DP_DSC_BYTES_PER_PIXEL                                                                   0x235c\n#define regDP2_DP_DSC_BYTES_PER_PIXEL_BASE_IDX                                                          2\n#define regDP2_DP_ALPM_CNTL                                                                             0x235d\n#define regDP2_DP_ALPM_CNTL_BASE_IDX                                                                    2\n#define regDP2_DP_GSP8_CNTL                                                                             0x235e\n#define regDP2_DP_GSP8_CNTL_BASE_IDX                                                                    2\n#define regDP2_DP_GSP9_CNTL                                                                             0x235f\n#define regDP2_DP_GSP9_CNTL_BASE_IDX                                                                    2\n#define regDP2_DP_GSP10_CNTL                                                                            0x2360\n#define regDP2_DP_GSP10_CNTL_BASE_IDX                                                                   2\n#define regDP2_DP_GSP11_CNTL                                                                            0x2361\n#define regDP2_DP_GSP11_CNTL_BASE_IDX                                                                   2\n#define regDP2_DP_GSP_EN_DB_STATUS                                                                      0x2362\n#define regDP2_DP_GSP_EN_DB_STATUS_BASE_IDX                                                             2\n\n\n\n\n#define regDIG2_DIG_FE_CNTL                                                                             0x228b\n#define regDIG2_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define regDIG2_DIG_OUTPUT_CRC_CNTL                                                                     0x228c\n#define regDIG2_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define regDIG2_DIG_OUTPUT_CRC_RESULT                                                                   0x228d\n#define regDIG2_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define regDIG2_DIG_CLOCK_PATTERN                                                                       0x228e\n#define regDIG2_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define regDIG2_DIG_TEST_PATTERN                                                                        0x228f\n#define regDIG2_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define regDIG2_DIG_RANDOM_PATTERN_SEED                                                                 0x2290\n#define regDIG2_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define regDIG2_DIG_FIFO_STATUS                                                                         0x2291\n#define regDIG2_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define regDIG2_HDMI_METADATA_PACKET_CONTROL                                                            0x2292\n#define regDIG2_HDMI_METADATA_PACKET_CONTROL_BASE_IDX                                                   2\n#define regDIG2_HDMI_CONTROL                                                                            0x2293\n#define regDIG2_HDMI_CONTROL_BASE_IDX                                                                   2\n#define regDIG2_HDMI_STATUS                                                                             0x2294\n#define regDIG2_HDMI_STATUS_BASE_IDX                                                                    2\n#define regDIG2_HDMI_AUDIO_PACKET_CONTROL                                                               0x2295\n#define regDIG2_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define regDIG2_HDMI_ACR_PACKET_CONTROL                                                                 0x2296\n#define regDIG2_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define regDIG2_HDMI_VBI_PACKET_CONTROL                                                                 0x2297\n#define regDIG2_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define regDIG2_HDMI_INFOFRAME_CONTROL0                                                                 0x2298\n#define regDIG2_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define regDIG2_HDMI_INFOFRAME_CONTROL1                                                                 0x2299\n#define regDIG2_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL0                                                            0x229a\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL6                                                            0x229b\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL6_BASE_IDX                                                   2\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL5                                                            0x229c\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL5_BASE_IDX                                                   2\n#define regDIG2_HDMI_GC                                                                                 0x229d\n#define regDIG2_HDMI_GC_BASE_IDX                                                                        2\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL1                                                            0x229e\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL2                                                            0x229f\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX                                                   2\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL3                                                            0x22a0\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX                                                   2\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL4                                                            0x22a1\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL4_BASE_IDX                                                   2\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL7                                                            0x22a2\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL7_BASE_IDX                                                   2\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL8                                                            0x22a3\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL8_BASE_IDX                                                   2\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL9                                                            0x22a4\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL9_BASE_IDX                                                   2\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL10                                                           0x22a5\n#define regDIG2_HDMI_GENERIC_PACKET_CONTROL10_BASE_IDX                                                  2\n#define regDIG2_HDMI_DB_CONTROL                                                                         0x22a6\n#define regDIG2_HDMI_DB_CONTROL_BASE_IDX                                                                2\n#define regDIG2_HDMI_ACR_32_0                                                                           0x22a7\n#define regDIG2_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define regDIG2_HDMI_ACR_32_1                                                                           0x22a8\n#define regDIG2_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define regDIG2_HDMI_ACR_44_0                                                                           0x22a9\n#define regDIG2_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define regDIG2_HDMI_ACR_44_1                                                                           0x22aa\n#define regDIG2_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define regDIG2_HDMI_ACR_48_0                                                                           0x22ab\n#define regDIG2_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define regDIG2_HDMI_ACR_48_1                                                                           0x22ac\n#define regDIG2_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define regDIG2_HDMI_ACR_STATUS_0                                                                       0x22ad\n#define regDIG2_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define regDIG2_HDMI_ACR_STATUS_1                                                                       0x22ae\n#define regDIG2_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define regDIG2_AFMT_CNTL                                                                               0x22af\n#define regDIG2_AFMT_CNTL_BASE_IDX                                                                      2\n#define regDIG2_DIG_BE_CNTL                                                                             0x22b0\n#define regDIG2_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define regDIG2_DIG_BE_EN_CNTL                                                                          0x22b1\n#define regDIG2_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define regDIG2_TMDS_CNTL                                                                               0x22d7\n#define regDIG2_TMDS_CNTL_BASE_IDX                                                                      2\n#define regDIG2_TMDS_CONTROL_CHAR                                                                       0x22d8\n#define regDIG2_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define regDIG2_TMDS_CONTROL0_FEEDBACK                                                                  0x22d9\n#define regDIG2_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define regDIG2_TMDS_STEREOSYNC_CTL_SEL                                                                 0x22da\n#define regDIG2_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define regDIG2_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x22db\n#define regDIG2_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define regDIG2_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x22dc\n#define regDIG2_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define regDIG2_TMDS_CTL_BITS                                                                           0x22de\n#define regDIG2_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define regDIG2_TMDS_DCBALANCER_CONTROL                                                                 0x22df\n#define regDIG2_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define regDIG2_TMDS_SYNC_DCBALANCE_CHAR                                                                0x22e0\n#define regDIG2_TMDS_SYNC_DCBALANCE_CHAR_BASE_IDX                                                       2\n#define regDIG2_TMDS_CTL0_1_GEN_CNTL                                                                    0x22e1\n#define regDIG2_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define regDIG2_TMDS_CTL2_3_GEN_CNTL                                                                    0x22e2\n#define regDIG2_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define regDIG2_DIG_VERSION                                                                             0x22e4\n#define regDIG2_DIG_VERSION_BASE_IDX                                                                    2\n#define regDIG2_FORCE_DIG_DISABLE                                                                       0x22e5\n#define regDIG2_FORCE_DIG_DISABLE_BASE_IDX                                                              2\n\n\n\n\n#define regDP3_DP_LINK_CNTL                                                                             0x2408\n#define regDP3_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define regDP3_DP_PIXEL_FORMAT                                                                          0x2409\n#define regDP3_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define regDP3_DP_MSA_COLORIMETRY                                                                       0x240a\n#define regDP3_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define regDP3_DP_CONFIG                                                                                0x240b\n#define regDP3_DP_CONFIG_BASE_IDX                                                                       2\n#define regDP3_DP_VID_STREAM_CNTL                                                                       0x240c\n#define regDP3_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define regDP3_DP_STEER_FIFO                                                                            0x240d\n#define regDP3_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define regDP3_DP_MSA_MISC                                                                              0x240e\n#define regDP3_DP_MSA_MISC_BASE_IDX                                                                     2\n#define regDP3_DP_DPHY_INTERNAL_CTRL                                                                    0x240f\n#define regDP3_DP_DPHY_INTERNAL_CTRL_BASE_IDX                                                           2\n#define regDP3_DP_VID_TIMING                                                                            0x2410\n#define regDP3_DP_VID_TIMING_BASE_IDX                                                                   2\n#define regDP3_DP_VID_N                                                                                 0x2411\n#define regDP3_DP_VID_N_BASE_IDX                                                                        2\n#define regDP3_DP_VID_M                                                                                 0x2412\n#define regDP3_DP_VID_M_BASE_IDX                                                                        2\n#define regDP3_DP_LINK_FRAMING_CNTL                                                                     0x2413\n#define regDP3_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define regDP3_DP_HBR2_EYE_PATTERN                                                                      0x2414\n#define regDP3_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define regDP3_DP_VID_MSA_VBID                                                                          0x2415\n#define regDP3_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define regDP3_DP_VID_INTERRUPT_CNTL                                                                    0x2416\n#define regDP3_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define regDP3_DP_DPHY_CNTL                                                                             0x2417\n#define regDP3_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define regDP3_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x2418\n#define regDP3_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define regDP3_DP_DPHY_SYM0                                                                             0x2419\n#define regDP3_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define regDP3_DP_DPHY_SYM1                                                                             0x241a\n#define regDP3_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define regDP3_DP_DPHY_SYM2                                                                             0x241b\n#define regDP3_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define regDP3_DP_DPHY_8B10B_CNTL                                                                       0x241c\n#define regDP3_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define regDP3_DP_DPHY_PRBS_CNTL                                                                        0x241d\n#define regDP3_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define regDP3_DP_DPHY_SCRAM_CNTL                                                                       0x241e\n#define regDP3_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define regDP3_DP_DPHY_CRC_EN                                                                           0x241f\n#define regDP3_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define regDP3_DP_DPHY_CRC_CNTL                                                                         0x2420\n#define regDP3_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define regDP3_DP_DPHY_CRC_RESULT                                                                       0x2421\n#define regDP3_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define regDP3_DP_DPHY_CRC_MST_CNTL                                                                     0x2422\n#define regDP3_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define regDP3_DP_DPHY_CRC_MST_STATUS                                                                   0x2423\n#define regDP3_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define regDP3_DP_DPHY_FAST_TRAINING                                                                    0x2424\n#define regDP3_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define regDP3_DP_DPHY_FAST_TRAINING_STATUS                                                             0x2425\n#define regDP3_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define regDP3_DP_SEC_CNTL                                                                              0x242b\n#define regDP3_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define regDP3_DP_SEC_CNTL1                                                                             0x242c\n#define regDP3_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define regDP3_DP_SEC_FRAMING1                                                                          0x242d\n#define regDP3_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define regDP3_DP_SEC_FRAMING2                                                                          0x242e\n#define regDP3_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define regDP3_DP_SEC_FRAMING3                                                                          0x242f\n#define regDP3_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define regDP3_DP_SEC_FRAMING4                                                                          0x2430\n#define regDP3_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define regDP3_DP_SEC_AUD_N                                                                             0x2431\n#define regDP3_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define regDP3_DP_SEC_AUD_N_READBACK                                                                    0x2432\n#define regDP3_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define regDP3_DP_SEC_AUD_M                                                                             0x2433\n#define regDP3_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define regDP3_DP_SEC_AUD_M_READBACK                                                                    0x2434\n#define regDP3_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define regDP3_DP_SEC_TIMESTAMP                                                                         0x2435\n#define regDP3_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define regDP3_DP_SEC_PACKET_CNTL                                                                       0x2436\n#define regDP3_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define regDP3_DP_MSE_RATE_CNTL                                                                         0x2437\n#define regDP3_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define regDP3_DP_MSE_RATE_UPDATE                                                                       0x2439\n#define regDP3_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define regDP3_DP_MSE_SAT0                                                                              0x243a\n#define regDP3_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define regDP3_DP_MSE_SAT1                                                                              0x243b\n#define regDP3_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define regDP3_DP_MSE_SAT2                                                                              0x243c\n#define regDP3_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define regDP3_DP_MSE_SAT_UPDATE                                                                        0x243d\n#define regDP3_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define regDP3_DP_MSE_LINK_TIMING                                                                       0x243e\n#define regDP3_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define regDP3_DP_MSE_MISC_CNTL                                                                         0x243f\n#define regDP3_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define regDP3_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x2444\n#define regDP3_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define regDP3_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x2445\n#define regDP3_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define regDP3_DP_MSE_SAT0_STATUS                                                                       0x2447\n#define regDP3_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define regDP3_DP_MSE_SAT1_STATUS                                                                       0x2448\n#define regDP3_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define regDP3_DP_MSE_SAT2_STATUS                                                                       0x2449\n#define regDP3_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n#define regDP3_DP_MSA_TIMING_PARAM1                                                                     0x244c\n#define regDP3_DP_MSA_TIMING_PARAM1_BASE_IDX                                                            2\n#define regDP3_DP_MSA_TIMING_PARAM2                                                                     0x244d\n#define regDP3_DP_MSA_TIMING_PARAM2_BASE_IDX                                                            2\n#define regDP3_DP_MSA_TIMING_PARAM3                                                                     0x244e\n#define regDP3_DP_MSA_TIMING_PARAM3_BASE_IDX                                                            2\n#define regDP3_DP_MSA_TIMING_PARAM4                                                                     0x244f\n#define regDP3_DP_MSA_TIMING_PARAM4_BASE_IDX                                                            2\n#define regDP3_DP_MSO_CNTL                                                                              0x2450\n#define regDP3_DP_MSO_CNTL_BASE_IDX                                                                     2\n#define regDP3_DP_MSO_CNTL1                                                                             0x2451\n#define regDP3_DP_MSO_CNTL1_BASE_IDX                                                                    2\n#define regDP3_DP_DSC_CNTL                                                                              0x2452\n#define regDP3_DP_DSC_CNTL_BASE_IDX                                                                     2\n#define regDP3_DP_SEC_CNTL2                                                                             0x2453\n#define regDP3_DP_SEC_CNTL2_BASE_IDX                                                                    2\n#define regDP3_DP_SEC_CNTL3                                                                             0x2454\n#define regDP3_DP_SEC_CNTL3_BASE_IDX                                                                    2\n#define regDP3_DP_SEC_CNTL4                                                                             0x2455\n#define regDP3_DP_SEC_CNTL4_BASE_IDX                                                                    2\n#define regDP3_DP_SEC_CNTL5                                                                             0x2456\n#define regDP3_DP_SEC_CNTL5_BASE_IDX                                                                    2\n#define regDP3_DP_SEC_CNTL6                                                                             0x2457\n#define regDP3_DP_SEC_CNTL6_BASE_IDX                                                                    2\n#define regDP3_DP_SEC_CNTL7                                                                             0x2458\n#define regDP3_DP_SEC_CNTL7_BASE_IDX                                                                    2\n#define regDP3_DP_DB_CNTL                                                                               0x2459\n#define regDP3_DP_DB_CNTL_BASE_IDX                                                                      2\n#define regDP3_DP_MSA_VBID_MISC                                                                         0x245a\n#define regDP3_DP_MSA_VBID_MISC_BASE_IDX                                                                2\n#define regDP3_DP_SEC_METADATA_TRANSMISSION                                                             0x245b\n#define regDP3_DP_SEC_METADATA_TRANSMISSION_BASE_IDX                                                    2\n#define regDP3_DP_DSC_BYTES_PER_PIXEL                                                                   0x245c\n#define regDP3_DP_DSC_BYTES_PER_PIXEL_BASE_IDX                                                          2\n#define regDP3_DP_ALPM_CNTL                                                                             0x245d\n#define regDP3_DP_ALPM_CNTL_BASE_IDX                                                                    2\n#define regDP3_DP_GSP8_CNTL                                                                             0x245e\n#define regDP3_DP_GSP8_CNTL_BASE_IDX                                                                    2\n#define regDP3_DP_GSP9_CNTL                                                                             0x245f\n#define regDP3_DP_GSP9_CNTL_BASE_IDX                                                                    2\n#define regDP3_DP_GSP10_CNTL                                                                            0x2460\n#define regDP3_DP_GSP10_CNTL_BASE_IDX                                                                   2\n#define regDP3_DP_GSP11_CNTL                                                                            0x2461\n#define regDP3_DP_GSP11_CNTL_BASE_IDX                                                                   2\n#define regDP3_DP_GSP_EN_DB_STATUS                                                                      0x2462\n#define regDP3_DP_GSP_EN_DB_STATUS_BASE_IDX                                                             2\n\n\n\n\n#define regDIG3_DIG_FE_CNTL                                                                             0x238b\n#define regDIG3_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define regDIG3_DIG_OUTPUT_CRC_CNTL                                                                     0x238c\n#define regDIG3_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define regDIG3_DIG_OUTPUT_CRC_RESULT                                                                   0x238d\n#define regDIG3_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define regDIG3_DIG_CLOCK_PATTERN                                                                       0x238e\n#define regDIG3_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define regDIG3_DIG_TEST_PATTERN                                                                        0x238f\n#define regDIG3_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define regDIG3_DIG_RANDOM_PATTERN_SEED                                                                 0x2390\n#define regDIG3_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define regDIG3_DIG_FIFO_STATUS                                                                         0x2391\n#define regDIG3_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define regDIG3_HDMI_METADATA_PACKET_CONTROL                                                            0x2392\n#define regDIG3_HDMI_METADATA_PACKET_CONTROL_BASE_IDX                                                   2\n#define regDIG3_HDMI_CONTROL                                                                            0x2393\n#define regDIG3_HDMI_CONTROL_BASE_IDX                                                                   2\n#define regDIG3_HDMI_STATUS                                                                             0x2394\n#define regDIG3_HDMI_STATUS_BASE_IDX                                                                    2\n#define regDIG3_HDMI_AUDIO_PACKET_CONTROL                                                               0x2395\n#define regDIG3_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define regDIG3_HDMI_ACR_PACKET_CONTROL                                                                 0x2396\n#define regDIG3_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define regDIG3_HDMI_VBI_PACKET_CONTROL                                                                 0x2397\n#define regDIG3_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define regDIG3_HDMI_INFOFRAME_CONTROL0                                                                 0x2398\n#define regDIG3_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define regDIG3_HDMI_INFOFRAME_CONTROL1                                                                 0x2399\n#define regDIG3_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL0                                                            0x239a\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL6                                                            0x239b\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL6_BASE_IDX                                                   2\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL5                                                            0x239c\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL5_BASE_IDX                                                   2\n#define regDIG3_HDMI_GC                                                                                 0x239d\n#define regDIG3_HDMI_GC_BASE_IDX                                                                        2\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL1                                                            0x239e\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL2                                                            0x239f\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX                                                   2\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL3                                                            0x23a0\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX                                                   2\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL4                                                            0x23a1\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL4_BASE_IDX                                                   2\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL7                                                            0x23a2\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL7_BASE_IDX                                                   2\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL8                                                            0x23a3\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL8_BASE_IDX                                                   2\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL9                                                            0x23a4\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL9_BASE_IDX                                                   2\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL10                                                           0x23a5\n#define regDIG3_HDMI_GENERIC_PACKET_CONTROL10_BASE_IDX                                                  2\n#define regDIG3_HDMI_DB_CONTROL                                                                         0x23a6\n#define regDIG3_HDMI_DB_CONTROL_BASE_IDX                                                                2\n#define regDIG3_HDMI_ACR_32_0                                                                           0x23a7\n#define regDIG3_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define regDIG3_HDMI_ACR_32_1                                                                           0x23a8\n#define regDIG3_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define regDIG3_HDMI_ACR_44_0                                                                           0x23a9\n#define regDIG3_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define regDIG3_HDMI_ACR_44_1                                                                           0x23aa\n#define regDIG3_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define regDIG3_HDMI_ACR_48_0                                                                           0x23ab\n#define regDIG3_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define regDIG3_HDMI_ACR_48_1                                                                           0x23ac\n#define regDIG3_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define regDIG3_HDMI_ACR_STATUS_0                                                                       0x23ad\n#define regDIG3_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define regDIG3_HDMI_ACR_STATUS_1                                                                       0x23ae\n#define regDIG3_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define regDIG3_AFMT_CNTL                                                                               0x23af\n#define regDIG3_AFMT_CNTL_BASE_IDX                                                                      2\n#define regDIG3_DIG_BE_CNTL                                                                             0x23b0\n#define regDIG3_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define regDIG3_DIG_BE_EN_CNTL                                                                          0x23b1\n#define regDIG3_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define regDIG3_TMDS_CNTL                                                                               0x23d7\n#define regDIG3_TMDS_CNTL_BASE_IDX                                                                      2\n#define regDIG3_TMDS_CONTROL_CHAR                                                                       0x23d8\n#define regDIG3_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define regDIG3_TMDS_CONTROL0_FEEDBACK                                                                  0x23d9\n#define regDIG3_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define regDIG3_TMDS_STEREOSYNC_CTL_SEL                                                                 0x23da\n#define regDIG3_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define regDIG3_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x23db\n#define regDIG3_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define regDIG3_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x23dc\n#define regDIG3_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define regDIG3_TMDS_CTL_BITS                                                                           0x23de\n#define regDIG3_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define regDIG3_TMDS_DCBALANCER_CONTROL                                                                 0x23df\n#define regDIG3_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define regDIG3_TMDS_SYNC_DCBALANCE_CHAR                                                                0x23e0\n#define regDIG3_TMDS_SYNC_DCBALANCE_CHAR_BASE_IDX                                                       2\n#define regDIG3_TMDS_CTL0_1_GEN_CNTL                                                                    0x23e1\n#define regDIG3_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define regDIG3_TMDS_CTL2_3_GEN_CNTL                                                                    0x23e2\n#define regDIG3_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define regDIG3_DIG_VERSION                                                                             0x23e4\n#define regDIG3_DIG_VERSION_BASE_IDX                                                                    2\n#define regDIG3_FORCE_DIG_DISABLE                                                                       0x23e5\n#define regDIG3_FORCE_DIG_DISABLE_BASE_IDX                                                              2\n\n\n\n\n#define regDP4_DP_LINK_CNTL                                                                             0x2508\n#define regDP4_DP_LINK_CNTL_BASE_IDX                                                                    2\n#define regDP4_DP_PIXEL_FORMAT                                                                          0x2509\n#define regDP4_DP_PIXEL_FORMAT_BASE_IDX                                                                 2\n#define regDP4_DP_MSA_COLORIMETRY                                                                       0x250a\n#define regDP4_DP_MSA_COLORIMETRY_BASE_IDX                                                              2\n#define regDP4_DP_CONFIG                                                                                0x250b\n#define regDP4_DP_CONFIG_BASE_IDX                                                                       2\n#define regDP4_DP_VID_STREAM_CNTL                                                                       0x250c\n#define regDP4_DP_VID_STREAM_CNTL_BASE_IDX                                                              2\n#define regDP4_DP_STEER_FIFO                                                                            0x250d\n#define regDP4_DP_STEER_FIFO_BASE_IDX                                                                   2\n#define regDP4_DP_MSA_MISC                                                                              0x250e\n#define regDP4_DP_MSA_MISC_BASE_IDX                                                                     2\n#define regDP4_DP_DPHY_INTERNAL_CTRL                                                                    0x250f\n#define regDP4_DP_DPHY_INTERNAL_CTRL_BASE_IDX                                                           2\n#define regDP4_DP_VID_TIMING                                                                            0x2510\n#define regDP4_DP_VID_TIMING_BASE_IDX                                                                   2\n#define regDP4_DP_VID_N                                                                                 0x2511\n#define regDP4_DP_VID_N_BASE_IDX                                                                        2\n#define regDP4_DP_VID_M                                                                                 0x2512\n#define regDP4_DP_VID_M_BASE_IDX                                                                        2\n#define regDP4_DP_LINK_FRAMING_CNTL                                                                     0x2513\n#define regDP4_DP_LINK_FRAMING_CNTL_BASE_IDX                                                            2\n#define regDP4_DP_HBR2_EYE_PATTERN                                                                      0x2514\n#define regDP4_DP_HBR2_EYE_PATTERN_BASE_IDX                                                             2\n#define regDP4_DP_VID_MSA_VBID                                                                          0x2515\n#define regDP4_DP_VID_MSA_VBID_BASE_IDX                                                                 2\n#define regDP4_DP_VID_INTERRUPT_CNTL                                                                    0x2516\n#define regDP4_DP_VID_INTERRUPT_CNTL_BASE_IDX                                                           2\n#define regDP4_DP_DPHY_CNTL                                                                             0x2517\n#define regDP4_DP_DPHY_CNTL_BASE_IDX                                                                    2\n#define regDP4_DP_DPHY_TRAINING_PATTERN_SEL                                                             0x2518\n#define regDP4_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX                                                    2\n#define regDP4_DP_DPHY_SYM0                                                                             0x2519\n#define regDP4_DP_DPHY_SYM0_BASE_IDX                                                                    2\n#define regDP4_DP_DPHY_SYM1                                                                             0x251a\n#define regDP4_DP_DPHY_SYM1_BASE_IDX                                                                    2\n#define regDP4_DP_DPHY_SYM2                                                                             0x251b\n#define regDP4_DP_DPHY_SYM2_BASE_IDX                                                                    2\n#define regDP4_DP_DPHY_8B10B_CNTL                                                                       0x251c\n#define regDP4_DP_DPHY_8B10B_CNTL_BASE_IDX                                                              2\n#define regDP4_DP_DPHY_PRBS_CNTL                                                                        0x251d\n#define regDP4_DP_DPHY_PRBS_CNTL_BASE_IDX                                                               2\n#define regDP4_DP_DPHY_SCRAM_CNTL                                                                       0x251e\n#define regDP4_DP_DPHY_SCRAM_CNTL_BASE_IDX                                                              2\n#define regDP4_DP_DPHY_CRC_EN                                                                           0x251f\n#define regDP4_DP_DPHY_CRC_EN_BASE_IDX                                                                  2\n#define regDP4_DP_DPHY_CRC_CNTL                                                                         0x2520\n#define regDP4_DP_DPHY_CRC_CNTL_BASE_IDX                                                                2\n#define regDP4_DP_DPHY_CRC_RESULT                                                                       0x2521\n#define regDP4_DP_DPHY_CRC_RESULT_BASE_IDX                                                              2\n#define regDP4_DP_DPHY_CRC_MST_CNTL                                                                     0x2522\n#define regDP4_DP_DPHY_CRC_MST_CNTL_BASE_IDX                                                            2\n#define regDP4_DP_DPHY_CRC_MST_STATUS                                                                   0x2523\n#define regDP4_DP_DPHY_CRC_MST_STATUS_BASE_IDX                                                          2\n#define regDP4_DP_DPHY_FAST_TRAINING                                                                    0x2524\n#define regDP4_DP_DPHY_FAST_TRAINING_BASE_IDX                                                           2\n#define regDP4_DP_DPHY_FAST_TRAINING_STATUS                                                             0x2525\n#define regDP4_DP_DPHY_FAST_TRAINING_STATUS_BASE_IDX                                                    2\n#define regDP4_DP_SEC_CNTL                                                                              0x252b\n#define regDP4_DP_SEC_CNTL_BASE_IDX                                                                     2\n#define regDP4_DP_SEC_CNTL1                                                                             0x252c\n#define regDP4_DP_SEC_CNTL1_BASE_IDX                                                                    2\n#define regDP4_DP_SEC_FRAMING1                                                                          0x252d\n#define regDP4_DP_SEC_FRAMING1_BASE_IDX                                                                 2\n#define regDP4_DP_SEC_FRAMING2                                                                          0x252e\n#define regDP4_DP_SEC_FRAMING2_BASE_IDX                                                                 2\n#define regDP4_DP_SEC_FRAMING3                                                                          0x252f\n#define regDP4_DP_SEC_FRAMING3_BASE_IDX                                                                 2\n#define regDP4_DP_SEC_FRAMING4                                                                          0x2530\n#define regDP4_DP_SEC_FRAMING4_BASE_IDX                                                                 2\n#define regDP4_DP_SEC_AUD_N                                                                             0x2531\n#define regDP4_DP_SEC_AUD_N_BASE_IDX                                                                    2\n#define regDP4_DP_SEC_AUD_N_READBACK                                                                    0x2532\n#define regDP4_DP_SEC_AUD_N_READBACK_BASE_IDX                                                           2\n#define regDP4_DP_SEC_AUD_M                                                                             0x2533\n#define regDP4_DP_SEC_AUD_M_BASE_IDX                                                                    2\n#define regDP4_DP_SEC_AUD_M_READBACK                                                                    0x2534\n#define regDP4_DP_SEC_AUD_M_READBACK_BASE_IDX                                                           2\n#define regDP4_DP_SEC_TIMESTAMP                                                                         0x2535\n#define regDP4_DP_SEC_TIMESTAMP_BASE_IDX                                                                2\n#define regDP4_DP_SEC_PACKET_CNTL                                                                       0x2536\n#define regDP4_DP_SEC_PACKET_CNTL_BASE_IDX                                                              2\n#define regDP4_DP_MSE_RATE_CNTL                                                                         0x2537\n#define regDP4_DP_MSE_RATE_CNTL_BASE_IDX                                                                2\n#define regDP4_DP_MSE_RATE_UPDATE                                                                       0x2539\n#define regDP4_DP_MSE_RATE_UPDATE_BASE_IDX                                                              2\n#define regDP4_DP_MSE_SAT0                                                                              0x253a\n#define regDP4_DP_MSE_SAT0_BASE_IDX                                                                     2\n#define regDP4_DP_MSE_SAT1                                                                              0x253b\n#define regDP4_DP_MSE_SAT1_BASE_IDX                                                                     2\n#define regDP4_DP_MSE_SAT2                                                                              0x253c\n#define regDP4_DP_MSE_SAT2_BASE_IDX                                                                     2\n#define regDP4_DP_MSE_SAT_UPDATE                                                                        0x253d\n#define regDP4_DP_MSE_SAT_UPDATE_BASE_IDX                                                               2\n#define regDP4_DP_MSE_LINK_TIMING                                                                       0x253e\n#define regDP4_DP_MSE_LINK_TIMING_BASE_IDX                                                              2\n#define regDP4_DP_MSE_MISC_CNTL                                                                         0x253f\n#define regDP4_DP_MSE_MISC_CNTL_BASE_IDX                                                                2\n#define regDP4_DP_DPHY_BS_SR_SWAP_CNTL                                                                  0x2544\n#define regDP4_DP_DPHY_BS_SR_SWAP_CNTL_BASE_IDX                                                         2\n#define regDP4_DP_DPHY_HBR2_PATTERN_CONTROL                                                             0x2545\n#define regDP4_DP_DPHY_HBR2_PATTERN_CONTROL_BASE_IDX                                                    2\n#define regDP4_DP_MSE_SAT0_STATUS                                                                       0x2547\n#define regDP4_DP_MSE_SAT0_STATUS_BASE_IDX                                                              2\n#define regDP4_DP_MSE_SAT1_STATUS                                                                       0x2548\n#define regDP4_DP_MSE_SAT1_STATUS_BASE_IDX                                                              2\n#define regDP4_DP_MSE_SAT2_STATUS                                                                       0x2549\n#define regDP4_DP_MSE_SAT2_STATUS_BASE_IDX                                                              2\n#define regDP4_DP_MSA_TIMING_PARAM1                                                                     0x254c\n#define regDP4_DP_MSA_TIMING_PARAM1_BASE_IDX                                                            2\n#define regDP4_DP_MSA_TIMING_PARAM2                                                                     0x254d\n#define regDP4_DP_MSA_TIMING_PARAM2_BASE_IDX                                                            2\n#define regDP4_DP_MSA_TIMING_PARAM3                                                                     0x254e\n#define regDP4_DP_MSA_TIMING_PARAM3_BASE_IDX                                                            2\n#define regDP4_DP_MSA_TIMING_PARAM4                                                                     0x254f\n#define regDP4_DP_MSA_TIMING_PARAM4_BASE_IDX                                                            2\n#define regDP4_DP_MSO_CNTL                                                                              0x2550\n#define regDP4_DP_MSO_CNTL_BASE_IDX                                                                     2\n#define regDP4_DP_MSO_CNTL1                                                                             0x2551\n#define regDP4_DP_MSO_CNTL1_BASE_IDX                                                                    2\n#define regDP4_DP_DSC_CNTL                                                                              0x2552\n#define regDP4_DP_DSC_CNTL_BASE_IDX                                                                     2\n#define regDP4_DP_SEC_CNTL2                                                                             0x2553\n#define regDP4_DP_SEC_CNTL2_BASE_IDX                                                                    2\n#define regDP4_DP_SEC_CNTL3                                                                             0x2554\n#define regDP4_DP_SEC_CNTL3_BASE_IDX                                                                    2\n#define regDP4_DP_SEC_CNTL4                                                                             0x2555\n#define regDP4_DP_SEC_CNTL4_BASE_IDX                                                                    2\n#define regDP4_DP_SEC_CNTL5                                                                             0x2556\n#define regDP4_DP_SEC_CNTL5_BASE_IDX                                                                    2\n#define regDP4_DP_SEC_CNTL6                                                                             0x2557\n#define regDP4_DP_SEC_CNTL6_BASE_IDX                                                                    2\n#define regDP4_DP_SEC_CNTL7                                                                             0x2558\n#define regDP4_DP_SEC_CNTL7_BASE_IDX                                                                    2\n#define regDP4_DP_DB_CNTL                                                                               0x2559\n#define regDP4_DP_DB_CNTL_BASE_IDX                                                                      2\n#define regDP4_DP_MSA_VBID_MISC                                                                         0x255a\n#define regDP4_DP_MSA_VBID_MISC_BASE_IDX                                                                2\n#define regDP4_DP_SEC_METADATA_TRANSMISSION                                                             0x255b\n#define regDP4_DP_SEC_METADATA_TRANSMISSION_BASE_IDX                                                    2\n#define regDP4_DP_DSC_BYTES_PER_PIXEL                                                                   0x255c\n#define regDP4_DP_DSC_BYTES_PER_PIXEL_BASE_IDX                                                          2\n#define regDP4_DP_ALPM_CNTL                                                                             0x255d\n#define regDP4_DP_ALPM_CNTL_BASE_IDX                                                                    2\n#define regDP4_DP_GSP8_CNTL                                                                             0x255e\n#define regDP4_DP_GSP8_CNTL_BASE_IDX                                                                    2\n#define regDP4_DP_GSP9_CNTL                                                                             0x255f\n#define regDP4_DP_GSP9_CNTL_BASE_IDX                                                                    2\n#define regDP4_DP_GSP10_CNTL                                                                            0x2560\n#define regDP4_DP_GSP10_CNTL_BASE_IDX                                                                   2\n#define regDP4_DP_GSP11_CNTL                                                                            0x2561\n#define regDP4_DP_GSP11_CNTL_BASE_IDX                                                                   2\n#define regDP4_DP_GSP_EN_DB_STATUS                                                                      0x2562\n#define regDP4_DP_GSP_EN_DB_STATUS_BASE_IDX                                                             2\n\n\n\n\n#define regDIG4_DIG_FE_CNTL                                                                             0x248b\n#define regDIG4_DIG_FE_CNTL_BASE_IDX                                                                    2\n#define regDIG4_DIG_OUTPUT_CRC_CNTL                                                                     0x248c\n#define regDIG4_DIG_OUTPUT_CRC_CNTL_BASE_IDX                                                            2\n#define regDIG4_DIG_OUTPUT_CRC_RESULT                                                                   0x248d\n#define regDIG4_DIG_OUTPUT_CRC_RESULT_BASE_IDX                                                          2\n#define regDIG4_DIG_CLOCK_PATTERN                                                                       0x248e\n#define regDIG4_DIG_CLOCK_PATTERN_BASE_IDX                                                              2\n#define regDIG4_DIG_TEST_PATTERN                                                                        0x248f\n#define regDIG4_DIG_TEST_PATTERN_BASE_IDX                                                               2\n#define regDIG4_DIG_RANDOM_PATTERN_SEED                                                                 0x2490\n#define regDIG4_DIG_RANDOM_PATTERN_SEED_BASE_IDX                                                        2\n#define regDIG4_DIG_FIFO_STATUS                                                                         0x2491\n#define regDIG4_DIG_FIFO_STATUS_BASE_IDX                                                                2\n#define regDIG4_HDMI_METADATA_PACKET_CONTROL                                                            0x2492\n#define regDIG4_HDMI_METADATA_PACKET_CONTROL_BASE_IDX                                                   2\n#define regDIG4_HDMI_CONTROL                                                                            0x2493\n#define regDIG4_HDMI_CONTROL_BASE_IDX                                                                   2\n#define regDIG4_HDMI_STATUS                                                                             0x2494\n#define regDIG4_HDMI_STATUS_BASE_IDX                                                                    2\n#define regDIG4_HDMI_AUDIO_PACKET_CONTROL                                                               0x2495\n#define regDIG4_HDMI_AUDIO_PACKET_CONTROL_BASE_IDX                                                      2\n#define regDIG4_HDMI_ACR_PACKET_CONTROL                                                                 0x2496\n#define regDIG4_HDMI_ACR_PACKET_CONTROL_BASE_IDX                                                        2\n#define regDIG4_HDMI_VBI_PACKET_CONTROL                                                                 0x2497\n#define regDIG4_HDMI_VBI_PACKET_CONTROL_BASE_IDX                                                        2\n#define regDIG4_HDMI_INFOFRAME_CONTROL0                                                                 0x2498\n#define regDIG4_HDMI_INFOFRAME_CONTROL0_BASE_IDX                                                        2\n#define regDIG4_HDMI_INFOFRAME_CONTROL1                                                                 0x2499\n#define regDIG4_HDMI_INFOFRAME_CONTROL1_BASE_IDX                                                        2\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL0                                                            0x249a\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL0_BASE_IDX                                                   2\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL6                                                            0x249b\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL6_BASE_IDX                                                   2\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL5                                                            0x249c\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL5_BASE_IDX                                                   2\n#define regDIG4_HDMI_GC                                                                                 0x249d\n#define regDIG4_HDMI_GC_BASE_IDX                                                                        2\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL1                                                            0x249e\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL1_BASE_IDX                                                   2\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL2                                                            0x249f\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL2_BASE_IDX                                                   2\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL3                                                            0x24a0\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL3_BASE_IDX                                                   2\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL4                                                            0x24a1\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL4_BASE_IDX                                                   2\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL7                                                            0x24a2\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL7_BASE_IDX                                                   2\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL8                                                            0x24a3\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL8_BASE_IDX                                                   2\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL9                                                            0x24a4\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL9_BASE_IDX                                                   2\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL10                                                           0x24a5\n#define regDIG4_HDMI_GENERIC_PACKET_CONTROL10_BASE_IDX                                                  2\n#define regDIG4_HDMI_DB_CONTROL                                                                         0x24a6\n#define regDIG4_HDMI_DB_CONTROL_BASE_IDX                                                                2\n#define regDIG4_HDMI_ACR_32_0                                                                           0x24a7\n#define regDIG4_HDMI_ACR_32_0_BASE_IDX                                                                  2\n#define regDIG4_HDMI_ACR_32_1                                                                           0x24a8\n#define regDIG4_HDMI_ACR_32_1_BASE_IDX                                                                  2\n#define regDIG4_HDMI_ACR_44_0                                                                           0x24a9\n#define regDIG4_HDMI_ACR_44_0_BASE_IDX                                                                  2\n#define regDIG4_HDMI_ACR_44_1                                                                           0x24aa\n#define regDIG4_HDMI_ACR_44_1_BASE_IDX                                                                  2\n#define regDIG4_HDMI_ACR_48_0                                                                           0x24ab\n#define regDIG4_HDMI_ACR_48_0_BASE_IDX                                                                  2\n#define regDIG4_HDMI_ACR_48_1                                                                           0x24ac\n#define regDIG4_HDMI_ACR_48_1_BASE_IDX                                                                  2\n#define regDIG4_HDMI_ACR_STATUS_0                                                                       0x24ad\n#define regDIG4_HDMI_ACR_STATUS_0_BASE_IDX                                                              2\n#define regDIG4_HDMI_ACR_STATUS_1                                                                       0x24ae\n#define regDIG4_HDMI_ACR_STATUS_1_BASE_IDX                                                              2\n#define regDIG4_AFMT_CNTL                                                                               0x24af\n#define regDIG4_AFMT_CNTL_BASE_IDX                                                                      2\n#define regDIG4_DIG_BE_CNTL                                                                             0x24b0\n#define regDIG4_DIG_BE_CNTL_BASE_IDX                                                                    2\n#define regDIG4_DIG_BE_EN_CNTL                                                                          0x24b1\n#define regDIG4_DIG_BE_EN_CNTL_BASE_IDX                                                                 2\n#define regDIG4_TMDS_CNTL                                                                               0x24d7\n#define regDIG4_TMDS_CNTL_BASE_IDX                                                                      2\n#define regDIG4_TMDS_CONTROL_CHAR                                                                       0x24d8\n#define regDIG4_TMDS_CONTROL_CHAR_BASE_IDX                                                              2\n#define regDIG4_TMDS_CONTROL0_FEEDBACK                                                                  0x24d9\n#define regDIG4_TMDS_CONTROL0_FEEDBACK_BASE_IDX                                                         2\n#define regDIG4_TMDS_STEREOSYNC_CTL_SEL                                                                 0x24da\n#define regDIG4_TMDS_STEREOSYNC_CTL_SEL_BASE_IDX                                                        2\n#define regDIG4_TMDS_SYNC_CHAR_PATTERN_0_1                                                              0x24db\n#define regDIG4_TMDS_SYNC_CHAR_PATTERN_0_1_BASE_IDX                                                     2\n#define regDIG4_TMDS_SYNC_CHAR_PATTERN_2_3                                                              0x24dc\n#define regDIG4_TMDS_SYNC_CHAR_PATTERN_2_3_BASE_IDX                                                     2\n#define regDIG4_TMDS_CTL_BITS                                                                           0x24de\n#define regDIG4_TMDS_CTL_BITS_BASE_IDX                                                                  2\n#define regDIG4_TMDS_DCBALANCER_CONTROL                                                                 0x24df\n#define regDIG4_TMDS_DCBALANCER_CONTROL_BASE_IDX                                                        2\n#define regDIG4_TMDS_SYNC_DCBALANCE_CHAR                                                                0x24e0\n#define regDIG4_TMDS_SYNC_DCBALANCE_CHAR_BASE_IDX                                                       2\n#define regDIG4_TMDS_CTL0_1_GEN_CNTL                                                                    0x24e1\n#define regDIG4_TMDS_CTL0_1_GEN_CNTL_BASE_IDX                                                           2\n#define regDIG4_TMDS_CTL2_3_GEN_CNTL                                                                    0x24e2\n#define regDIG4_TMDS_CTL2_3_GEN_CNTL_BASE_IDX                                                           2\n#define regDIG4_DIG_VERSION                                                                             0x24e4\n#define regDIG4_DIG_VERSION_BASE_IDX                                                                    2\n#define regDIG4_FORCE_DIG_DISABLE                                                                       0x24e5\n#define regDIG4_FORCE_DIG_DISABLE_BASE_IDX                                                              2\n\n\n\n\n#define regAFMT0_AFMT_VBI_PACKET_CONTROL                                                                0x2074\n#define regAFMT0_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                       2\n#define regAFMT0_AFMT_AUDIO_PACKET_CONTROL2                                                             0x2075\n#define regAFMT0_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                    2\n#define regAFMT0_AFMT_AUDIO_INFO0                                                                       0x2076\n#define regAFMT0_AFMT_AUDIO_INFO0_BASE_IDX                                                              2\n#define regAFMT0_AFMT_AUDIO_INFO1                                                                       0x2077\n#define regAFMT0_AFMT_AUDIO_INFO1_BASE_IDX                                                              2\n#define regAFMT0_AFMT_60958_0                                                                           0x2078\n#define regAFMT0_AFMT_60958_0_BASE_IDX                                                                  2\n#define regAFMT0_AFMT_60958_1                                                                           0x2079\n#define regAFMT0_AFMT_60958_1_BASE_IDX                                                                  2\n#define regAFMT0_AFMT_AUDIO_CRC_CONTROL                                                                 0x207a\n#define regAFMT0_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                        2\n#define regAFMT0_AFMT_RAMP_CONTROL0                                                                     0x207b\n#define regAFMT0_AFMT_RAMP_CONTROL0_BASE_IDX                                                            2\n#define regAFMT0_AFMT_RAMP_CONTROL1                                                                     0x207c\n#define regAFMT0_AFMT_RAMP_CONTROL1_BASE_IDX                                                            2\n#define regAFMT0_AFMT_RAMP_CONTROL2                                                                     0x207d\n#define regAFMT0_AFMT_RAMP_CONTROL2_BASE_IDX                                                            2\n#define regAFMT0_AFMT_RAMP_CONTROL3                                                                     0x207e\n#define regAFMT0_AFMT_RAMP_CONTROL3_BASE_IDX                                                            2\n#define regAFMT0_AFMT_60958_2                                                                           0x207f\n#define regAFMT0_AFMT_60958_2_BASE_IDX                                                                  2\n#define regAFMT0_AFMT_AUDIO_CRC_RESULT                                                                  0x2080\n#define regAFMT0_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                         2\n#define regAFMT0_AFMT_STATUS                                                                            0x2081\n#define regAFMT0_AFMT_STATUS_BASE_IDX                                                                   2\n#define regAFMT0_AFMT_AUDIO_PACKET_CONTROL                                                              0x2082\n#define regAFMT0_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                     2\n#define regAFMT0_AFMT_INFOFRAME_CONTROL0                                                                0x2083\n#define regAFMT0_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                       2\n#define regAFMT0_AFMT_AUDIO_SRC_CONTROL                                                                 0x2085\n#define regAFMT0_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                        2\n#define regAFMT0_AFMT_MEM_PWR                                                                           0x2087\n#define regAFMT0_AFMT_MEM_PWR_BASE_IDX                                                                  2\n\n\n\n\n#define regAFMT1_AFMT_VBI_PACKET_CONTROL                                                                0x2174\n#define regAFMT1_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                       2\n#define regAFMT1_AFMT_AUDIO_PACKET_CONTROL2                                                             0x2175\n#define regAFMT1_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                    2\n#define regAFMT1_AFMT_AUDIO_INFO0                                                                       0x2176\n#define regAFMT1_AFMT_AUDIO_INFO0_BASE_IDX                                                              2\n#define regAFMT1_AFMT_AUDIO_INFO1                                                                       0x2177\n#define regAFMT1_AFMT_AUDIO_INFO1_BASE_IDX                                                              2\n#define regAFMT1_AFMT_60958_0                                                                           0x2178\n#define regAFMT1_AFMT_60958_0_BASE_IDX                                                                  2\n#define regAFMT1_AFMT_60958_1                                                                           0x2179\n#define regAFMT1_AFMT_60958_1_BASE_IDX                                                                  2\n#define regAFMT1_AFMT_AUDIO_CRC_CONTROL                                                                 0x217a\n#define regAFMT1_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                        2\n#define regAFMT1_AFMT_RAMP_CONTROL0                                                                     0x217b\n#define regAFMT1_AFMT_RAMP_CONTROL0_BASE_IDX                                                            2\n#define regAFMT1_AFMT_RAMP_CONTROL1                                                                     0x217c\n#define regAFMT1_AFMT_RAMP_CONTROL1_BASE_IDX                                                            2\n#define regAFMT1_AFMT_RAMP_CONTROL2                                                                     0x217d\n#define regAFMT1_AFMT_RAMP_CONTROL2_BASE_IDX                                                            2\n#define regAFMT1_AFMT_RAMP_CONTROL3                                                                     0x217e\n#define regAFMT1_AFMT_RAMP_CONTROL3_BASE_IDX                                                            2\n#define regAFMT1_AFMT_60958_2                                                                           0x217f\n#define regAFMT1_AFMT_60958_2_BASE_IDX                                                                  2\n#define regAFMT1_AFMT_AUDIO_CRC_RESULT                                                                  0x2180\n#define regAFMT1_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                         2\n#define regAFMT1_AFMT_STATUS                                                                            0x2181\n#define regAFMT1_AFMT_STATUS_BASE_IDX                                                                   2\n#define regAFMT1_AFMT_AUDIO_PACKET_CONTROL                                                              0x2182\n#define regAFMT1_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                     2\n#define regAFMT1_AFMT_INFOFRAME_CONTROL0                                                                0x2183\n#define regAFMT1_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                       2\n#define regAFMT1_AFMT_AUDIO_SRC_CONTROL                                                                 0x2185\n#define regAFMT1_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                        2\n#define regAFMT1_AFMT_MEM_PWR                                                                           0x2187\n#define regAFMT1_AFMT_MEM_PWR_BASE_IDX                                                                  2\n\n\n\n\n#define regAFMT2_AFMT_VBI_PACKET_CONTROL                                                                0x2274\n#define regAFMT2_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                       2\n#define regAFMT2_AFMT_AUDIO_PACKET_CONTROL2                                                             0x2275\n#define regAFMT2_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                    2\n#define regAFMT2_AFMT_AUDIO_INFO0                                                                       0x2276\n#define regAFMT2_AFMT_AUDIO_INFO0_BASE_IDX                                                              2\n#define regAFMT2_AFMT_AUDIO_INFO1                                                                       0x2277\n#define regAFMT2_AFMT_AUDIO_INFO1_BASE_IDX                                                              2\n#define regAFMT2_AFMT_60958_0                                                                           0x2278\n#define regAFMT2_AFMT_60958_0_BASE_IDX                                                                  2\n#define regAFMT2_AFMT_60958_1                                                                           0x2279\n#define regAFMT2_AFMT_60958_1_BASE_IDX                                                                  2\n#define regAFMT2_AFMT_AUDIO_CRC_CONTROL                                                                 0x227a\n#define regAFMT2_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                        2\n#define regAFMT2_AFMT_RAMP_CONTROL0                                                                     0x227b\n#define regAFMT2_AFMT_RAMP_CONTROL0_BASE_IDX                                                            2\n#define regAFMT2_AFMT_RAMP_CONTROL1                                                                     0x227c\n#define regAFMT2_AFMT_RAMP_CONTROL1_BASE_IDX                                                            2\n#define regAFMT2_AFMT_RAMP_CONTROL2                                                                     0x227d\n#define regAFMT2_AFMT_RAMP_CONTROL2_BASE_IDX                                                            2\n#define regAFMT2_AFMT_RAMP_CONTROL3                                                                     0x227e\n#define regAFMT2_AFMT_RAMP_CONTROL3_BASE_IDX                                                            2\n#define regAFMT2_AFMT_60958_2                                                                           0x227f\n#define regAFMT2_AFMT_60958_2_BASE_IDX                                                                  2\n#define regAFMT2_AFMT_AUDIO_CRC_RESULT                                                                  0x2280\n#define regAFMT2_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                         2\n#define regAFMT2_AFMT_STATUS                                                                            0x2281\n#define regAFMT2_AFMT_STATUS_BASE_IDX                                                                   2\n#define regAFMT2_AFMT_AUDIO_PACKET_CONTROL                                                              0x2282\n#define regAFMT2_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                     2\n#define regAFMT2_AFMT_INFOFRAME_CONTROL0                                                                0x2283\n#define regAFMT2_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                       2\n#define regAFMT2_AFMT_AUDIO_SRC_CONTROL                                                                 0x2285\n#define regAFMT2_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                        2\n#define regAFMT2_AFMT_MEM_PWR                                                                           0x2287\n#define regAFMT2_AFMT_MEM_PWR_BASE_IDX                                                                  2\n\n\n\n\n#define regAFMT3_AFMT_VBI_PACKET_CONTROL                                                                0x2374\n#define regAFMT3_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                       2\n#define regAFMT3_AFMT_AUDIO_PACKET_CONTROL2                                                             0x2375\n#define regAFMT3_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                    2\n#define regAFMT3_AFMT_AUDIO_INFO0                                                                       0x2376\n#define regAFMT3_AFMT_AUDIO_INFO0_BASE_IDX                                                              2\n#define regAFMT3_AFMT_AUDIO_INFO1                                                                       0x2377\n#define regAFMT3_AFMT_AUDIO_INFO1_BASE_IDX                                                              2\n#define regAFMT3_AFMT_60958_0                                                                           0x2378\n#define regAFMT3_AFMT_60958_0_BASE_IDX                                                                  2\n#define regAFMT3_AFMT_60958_1                                                                           0x2379\n#define regAFMT3_AFMT_60958_1_BASE_IDX                                                                  2\n#define regAFMT3_AFMT_AUDIO_CRC_CONTROL                                                                 0x237a\n#define regAFMT3_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                        2\n#define regAFMT3_AFMT_RAMP_CONTROL0                                                                     0x237b\n#define regAFMT3_AFMT_RAMP_CONTROL0_BASE_IDX                                                            2\n#define regAFMT3_AFMT_RAMP_CONTROL1                                                                     0x237c\n#define regAFMT3_AFMT_RAMP_CONTROL1_BASE_IDX                                                            2\n#define regAFMT3_AFMT_RAMP_CONTROL2                                                                     0x237d\n#define regAFMT3_AFMT_RAMP_CONTROL2_BASE_IDX                                                            2\n#define regAFMT3_AFMT_RAMP_CONTROL3                                                                     0x237e\n#define regAFMT3_AFMT_RAMP_CONTROL3_BASE_IDX                                                            2\n#define regAFMT3_AFMT_60958_2                                                                           0x237f\n#define regAFMT3_AFMT_60958_2_BASE_IDX                                                                  2\n#define regAFMT3_AFMT_AUDIO_CRC_RESULT                                                                  0x2380\n#define regAFMT3_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                         2\n#define regAFMT3_AFMT_STATUS                                                                            0x2381\n#define regAFMT3_AFMT_STATUS_BASE_IDX                                                                   2\n#define regAFMT3_AFMT_AUDIO_PACKET_CONTROL                                                              0x2382\n#define regAFMT3_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                     2\n#define regAFMT3_AFMT_INFOFRAME_CONTROL0                                                                0x2383\n#define regAFMT3_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                       2\n#define regAFMT3_AFMT_AUDIO_SRC_CONTROL                                                                 0x2385\n#define regAFMT3_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                        2\n#define regAFMT3_AFMT_MEM_PWR                                                                           0x2387\n#define regAFMT3_AFMT_MEM_PWR_BASE_IDX                                                                  2\n\n\n\n\n#define regAFMT4_AFMT_VBI_PACKET_CONTROL                                                                0x2474\n#define regAFMT4_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                       2\n#define regAFMT4_AFMT_AUDIO_PACKET_CONTROL2                                                             0x2475\n#define regAFMT4_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                    2\n#define regAFMT4_AFMT_AUDIO_INFO0                                                                       0x2476\n#define regAFMT4_AFMT_AUDIO_INFO0_BASE_IDX                                                              2\n#define regAFMT4_AFMT_AUDIO_INFO1                                                                       0x2477\n#define regAFMT4_AFMT_AUDIO_INFO1_BASE_IDX                                                              2\n#define regAFMT4_AFMT_60958_0                                                                           0x2478\n#define regAFMT4_AFMT_60958_0_BASE_IDX                                                                  2\n#define regAFMT4_AFMT_60958_1                                                                           0x2479\n#define regAFMT4_AFMT_60958_1_BASE_IDX                                                                  2\n#define regAFMT4_AFMT_AUDIO_CRC_CONTROL                                                                 0x247a\n#define regAFMT4_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                        2\n#define regAFMT4_AFMT_RAMP_CONTROL0                                                                     0x247b\n#define regAFMT4_AFMT_RAMP_CONTROL0_BASE_IDX                                                            2\n#define regAFMT4_AFMT_RAMP_CONTROL1                                                                     0x247c\n#define regAFMT4_AFMT_RAMP_CONTROL1_BASE_IDX                                                            2\n#define regAFMT4_AFMT_RAMP_CONTROL2                                                                     0x247d\n#define regAFMT4_AFMT_RAMP_CONTROL2_BASE_IDX                                                            2\n#define regAFMT4_AFMT_RAMP_CONTROL3                                                                     0x247e\n#define regAFMT4_AFMT_RAMP_CONTROL3_BASE_IDX                                                            2\n#define regAFMT4_AFMT_60958_2                                                                           0x247f\n#define regAFMT4_AFMT_60958_2_BASE_IDX                                                                  2\n#define regAFMT4_AFMT_AUDIO_CRC_RESULT                                                                  0x2480\n#define regAFMT4_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                         2\n#define regAFMT4_AFMT_STATUS                                                                            0x2481\n#define regAFMT4_AFMT_STATUS_BASE_IDX                                                                   2\n#define regAFMT4_AFMT_AUDIO_PACKET_CONTROL                                                              0x2482\n#define regAFMT4_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                     2\n#define regAFMT4_AFMT_INFOFRAME_CONTROL0                                                                0x2483\n#define regAFMT4_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                       2\n#define regAFMT4_AFMT_AUDIO_SRC_CONTROL                                                                 0x2485\n#define regAFMT4_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                        2\n#define regAFMT4_AFMT_MEM_PWR                                                                           0x2487\n#define regAFMT4_AFMT_MEM_PWR_BASE_IDX                                                                  2\n\n\n\n\n#define regDME0_DME_CONTROL                                                                             0x2089\n#define regDME0_DME_CONTROL_BASE_IDX                                                                    2\n#define regDME0_DME_MEMORY_CONTROL                                                                      0x208a\n#define regDME0_DME_MEMORY_CONTROL_BASE_IDX                                                             2\n\n\n\n\n#define regVPG0_VPG_GENERIC_PACKET_ACCESS_CTRL                                                          0x2068\n#define regVPG0_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX                                                 2\n#define regVPG0_VPG_GENERIC_PACKET_DATA                                                                 0x2069\n#define regVPG0_VPG_GENERIC_PACKET_DATA_BASE_IDX                                                        2\n#define regVPG0_VPG_GSP_FRAME_UPDATE_CTRL                                                               0x206a\n#define regVPG0_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX                                                      2\n#define regVPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL                                                           0x206b\n#define regVPG0_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX                                                  2\n#define regVPG0_VPG_GENERIC_STATUS                                                                      0x206c\n#define regVPG0_VPG_GENERIC_STATUS_BASE_IDX                                                             2\n#define regVPG0_VPG_MEM_PWR                                                                             0x206d\n#define regVPG0_VPG_MEM_PWR_BASE_IDX                                                                    2\n#define regVPG0_VPG_ISRC1_2_ACCESS_CTRL                                                                 0x206e\n#define regVPG0_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX                                                        2\n#define regVPG0_VPG_ISRC1_2_DATA                                                                        0x206f\n#define regVPG0_VPG_ISRC1_2_DATA_BASE_IDX                                                               2\n#define regVPG0_VPG_MPEG_INFO0                                                                          0x2070\n#define regVPG0_VPG_MPEG_INFO0_BASE_IDX                                                                 2\n#define regVPG0_VPG_MPEG_INFO1                                                                          0x2071\n#define regVPG0_VPG_MPEG_INFO1_BASE_IDX                                                                 2\n\n\n\n\n#define regDME1_DME_CONTROL                                                                             0x2189\n#define regDME1_DME_CONTROL_BASE_IDX                                                                    2\n#define regDME1_DME_MEMORY_CONTROL                                                                      0x218a\n#define regDME1_DME_MEMORY_CONTROL_BASE_IDX                                                             2\n\n\n\n\n#define regVPG1_VPG_GENERIC_PACKET_ACCESS_CTRL                                                          0x2168\n#define regVPG1_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX                                                 2\n#define regVPG1_VPG_GENERIC_PACKET_DATA                                                                 0x2169\n#define regVPG1_VPG_GENERIC_PACKET_DATA_BASE_IDX                                                        2\n#define regVPG1_VPG_GSP_FRAME_UPDATE_CTRL                                                               0x216a\n#define regVPG1_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX                                                      2\n#define regVPG1_VPG_GSP_IMMEDIATE_UPDATE_CTRL                                                           0x216b\n#define regVPG1_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX                                                  2\n#define regVPG1_VPG_GENERIC_STATUS                                                                      0x216c\n#define regVPG1_VPG_GENERIC_STATUS_BASE_IDX                                                             2\n#define regVPG1_VPG_MEM_PWR                                                                             0x216d\n#define regVPG1_VPG_MEM_PWR_BASE_IDX                                                                    2\n#define regVPG1_VPG_ISRC1_2_ACCESS_CTRL                                                                 0x216e\n#define regVPG1_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX                                                        2\n#define regVPG1_VPG_ISRC1_2_DATA                                                                        0x216f\n#define regVPG1_VPG_ISRC1_2_DATA_BASE_IDX                                                               2\n#define regVPG1_VPG_MPEG_INFO0                                                                          0x2170\n#define regVPG1_VPG_MPEG_INFO0_BASE_IDX                                                                 2\n#define regVPG1_VPG_MPEG_INFO1                                                                          0x2171\n#define regVPG1_VPG_MPEG_INFO1_BASE_IDX                                                                 2\n\n\n\n\n#define regDME2_DME_CONTROL                                                                             0x2289\n#define regDME2_DME_CONTROL_BASE_IDX                                                                    2\n#define regDME2_DME_MEMORY_CONTROL                                                                      0x228a\n#define regDME2_DME_MEMORY_CONTROL_BASE_IDX                                                             2\n\n\n\n\n#define regVPG2_VPG_GENERIC_PACKET_ACCESS_CTRL                                                          0x2268\n#define regVPG2_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX                                                 2\n#define regVPG2_VPG_GENERIC_PACKET_DATA                                                                 0x2269\n#define regVPG2_VPG_GENERIC_PACKET_DATA_BASE_IDX                                                        2\n#define regVPG2_VPG_GSP_FRAME_UPDATE_CTRL                                                               0x226a\n#define regVPG2_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX                                                      2\n#define regVPG2_VPG_GSP_IMMEDIATE_UPDATE_CTRL                                                           0x226b\n#define regVPG2_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX                                                  2\n#define regVPG2_VPG_GENERIC_STATUS                                                                      0x226c\n#define regVPG2_VPG_GENERIC_STATUS_BASE_IDX                                                             2\n#define regVPG2_VPG_MEM_PWR                                                                             0x226d\n#define regVPG2_VPG_MEM_PWR_BASE_IDX                                                                    2\n#define regVPG2_VPG_ISRC1_2_ACCESS_CTRL                                                                 0x226e\n#define regVPG2_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX                                                        2\n#define regVPG2_VPG_ISRC1_2_DATA                                                                        0x226f\n#define regVPG2_VPG_ISRC1_2_DATA_BASE_IDX                                                               2\n#define regVPG2_VPG_MPEG_INFO0                                                                          0x2270\n#define regVPG2_VPG_MPEG_INFO0_BASE_IDX                                                                 2\n#define regVPG2_VPG_MPEG_INFO1                                                                          0x2271\n#define regVPG2_VPG_MPEG_INFO1_BASE_IDX                                                                 2\n\n\n\n\n#define regDME3_DME_CONTROL                                                                             0x2389\n#define regDME3_DME_CONTROL_BASE_IDX                                                                    2\n#define regDME3_DME_MEMORY_CONTROL                                                                      0x238a\n#define regDME3_DME_MEMORY_CONTROL_BASE_IDX                                                             2\n\n\n\n\n#define regVPG3_VPG_GENERIC_PACKET_ACCESS_CTRL                                                          0x2368\n#define regVPG3_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX                                                 2\n#define regVPG3_VPG_GENERIC_PACKET_DATA                                                                 0x2369\n#define regVPG3_VPG_GENERIC_PACKET_DATA_BASE_IDX                                                        2\n#define regVPG3_VPG_GSP_FRAME_UPDATE_CTRL                                                               0x236a\n#define regVPG3_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX                                                      2\n#define regVPG3_VPG_GSP_IMMEDIATE_UPDATE_CTRL                                                           0x236b\n#define regVPG3_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX                                                  2\n#define regVPG3_VPG_GENERIC_STATUS                                                                      0x236c\n#define regVPG3_VPG_GENERIC_STATUS_BASE_IDX                                                             2\n#define regVPG3_VPG_MEM_PWR                                                                             0x236d\n#define regVPG3_VPG_MEM_PWR_BASE_IDX                                                                    2\n#define regVPG3_VPG_ISRC1_2_ACCESS_CTRL                                                                 0x236e\n#define regVPG3_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX                                                        2\n#define regVPG3_VPG_ISRC1_2_DATA                                                                        0x236f\n#define regVPG3_VPG_ISRC1_2_DATA_BASE_IDX                                                               2\n#define regVPG3_VPG_MPEG_INFO0                                                                          0x2370\n#define regVPG3_VPG_MPEG_INFO0_BASE_IDX                                                                 2\n#define regVPG3_VPG_MPEG_INFO1                                                                          0x2371\n#define regVPG3_VPG_MPEG_INFO1_BASE_IDX                                                                 2\n\n\n\n\n#define regDME4_DME_CONTROL                                                                             0x2489\n#define regDME4_DME_CONTROL_BASE_IDX                                                                    2\n#define regDME4_DME_MEMORY_CONTROL                                                                      0x248a\n#define regDME4_DME_MEMORY_CONTROL_BASE_IDX                                                             2\n\n\n\n\n#define regVPG4_VPG_GENERIC_PACKET_ACCESS_CTRL                                                          0x2468\n#define regVPG4_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX                                                 2\n#define regVPG4_VPG_GENERIC_PACKET_DATA                                                                 0x2469\n#define regVPG4_VPG_GENERIC_PACKET_DATA_BASE_IDX                                                        2\n#define regVPG4_VPG_GSP_FRAME_UPDATE_CTRL                                                               0x246a\n#define regVPG4_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX                                                      2\n#define regVPG4_VPG_GSP_IMMEDIATE_UPDATE_CTRL                                                           0x246b\n#define regVPG4_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX                                                  2\n#define regVPG4_VPG_GENERIC_STATUS                                                                      0x246c\n#define regVPG4_VPG_GENERIC_STATUS_BASE_IDX                                                             2\n#define regVPG4_VPG_MEM_PWR                                                                             0x246d\n#define regVPG4_VPG_MEM_PWR_BASE_IDX                                                                    2\n#define regVPG4_VPG_ISRC1_2_ACCESS_CTRL                                                                 0x246e\n#define regVPG4_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX                                                        2\n#define regVPG4_VPG_ISRC1_2_DATA                                                                        0x246f\n#define regVPG4_VPG_ISRC1_2_DATA_BASE_IDX                                                               2\n#define regVPG4_VPG_MPEG_INFO0                                                                          0x2470\n#define regVPG4_VPG_MPEG_INFO0_BASE_IDX                                                                 2\n#define regVPG4_VPG_MPEG_INFO1                                                                          0x2471\n#define regVPG4_VPG_MPEG_INFO1_BASE_IDX                                                                 2\n\n\n\n\n#define regDP_AUX0_AUX_CONTROL                                                                          0x1f50\n#define regDP_AUX0_AUX_CONTROL_BASE_IDX                                                                 2\n#define regDP_AUX0_AUX_SW_CONTROL                                                                       0x1f51\n#define regDP_AUX0_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define regDP_AUX0_AUX_ARB_CONTROL                                                                      0x1f52\n#define regDP_AUX0_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define regDP_AUX0_AUX_INTERRUPT_CONTROL                                                                0x1f53\n#define regDP_AUX0_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define regDP_AUX0_AUX_SW_STATUS                                                                        0x1f54\n#define regDP_AUX0_AUX_SW_STATUS_BASE_IDX                                                               2\n#define regDP_AUX0_AUX_LS_STATUS                                                                        0x1f55\n#define regDP_AUX0_AUX_LS_STATUS_BASE_IDX                                                               2\n#define regDP_AUX0_AUX_SW_DATA                                                                          0x1f56\n#define regDP_AUX0_AUX_SW_DATA_BASE_IDX                                                                 2\n#define regDP_AUX0_AUX_LS_DATA                                                                          0x1f57\n#define regDP_AUX0_AUX_LS_DATA_BASE_IDX                                                                 2\n#define regDP_AUX0_AUX_DPHY_TX_REF_CONTROL                                                              0x1f58\n#define regDP_AUX0_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define regDP_AUX0_AUX_DPHY_TX_CONTROL                                                                  0x1f59\n#define regDP_AUX0_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define regDP_AUX0_AUX_DPHY_RX_CONTROL0                                                                 0x1f5a\n#define regDP_AUX0_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define regDP_AUX0_AUX_DPHY_RX_CONTROL1                                                                 0x1f5b\n#define regDP_AUX0_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define regDP_AUX0_AUX_DPHY_TX_STATUS                                                                   0x1f5c\n#define regDP_AUX0_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define regDP_AUX0_AUX_DPHY_RX_STATUS                                                                   0x1f5d\n#define regDP_AUX0_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define regDP_AUX0_AUX_GTC_SYNC_CONTROL                                                                 0x1f5e\n#define regDP_AUX0_AUX_GTC_SYNC_CONTROL_BASE_IDX                                                        2\n#define regDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1f5f\n#define regDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define regDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1f60\n#define regDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define regDP_AUX0_AUX_GTC_SYNC_STATUS                                                                  0x1f61\n#define regDP_AUX0_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n#define regDP_AUX0_AUX_PHY_WAKE_CNTL                                                                    0x1f66\n#define regDP_AUX0_AUX_PHY_WAKE_CNTL_BASE_IDX                                                           2\n\n\n\n\n#define regDP_AUX1_AUX_CONTROL                                                                          0x1f6c\n#define regDP_AUX1_AUX_CONTROL_BASE_IDX                                                                 2\n#define regDP_AUX1_AUX_SW_CONTROL                                                                       0x1f6d\n#define regDP_AUX1_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define regDP_AUX1_AUX_ARB_CONTROL                                                                      0x1f6e\n#define regDP_AUX1_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define regDP_AUX1_AUX_INTERRUPT_CONTROL                                                                0x1f6f\n#define regDP_AUX1_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define regDP_AUX1_AUX_SW_STATUS                                                                        0x1f70\n#define regDP_AUX1_AUX_SW_STATUS_BASE_IDX                                                               2\n#define regDP_AUX1_AUX_LS_STATUS                                                                        0x1f71\n#define regDP_AUX1_AUX_LS_STATUS_BASE_IDX                                                               2\n#define regDP_AUX1_AUX_SW_DATA                                                                          0x1f72\n#define regDP_AUX1_AUX_SW_DATA_BASE_IDX                                                                 2\n#define regDP_AUX1_AUX_LS_DATA                                                                          0x1f73\n#define regDP_AUX1_AUX_LS_DATA_BASE_IDX                                                                 2\n#define regDP_AUX1_AUX_DPHY_TX_REF_CONTROL                                                              0x1f74\n#define regDP_AUX1_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define regDP_AUX1_AUX_DPHY_TX_CONTROL                                                                  0x1f75\n#define regDP_AUX1_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define regDP_AUX1_AUX_DPHY_RX_CONTROL0                                                                 0x1f76\n#define regDP_AUX1_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define regDP_AUX1_AUX_DPHY_RX_CONTROL1                                                                 0x1f77\n#define regDP_AUX1_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define regDP_AUX1_AUX_DPHY_TX_STATUS                                                                   0x1f78\n#define regDP_AUX1_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define regDP_AUX1_AUX_DPHY_RX_STATUS                                                                   0x1f79\n#define regDP_AUX1_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define regDP_AUX1_AUX_GTC_SYNC_CONTROL                                                                 0x1f7a\n#define regDP_AUX1_AUX_GTC_SYNC_CONTROL_BASE_IDX                                                        2\n#define regDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1f7b\n#define regDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define regDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1f7c\n#define regDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define regDP_AUX1_AUX_GTC_SYNC_STATUS                                                                  0x1f7d\n#define regDP_AUX1_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n#define regDP_AUX1_AUX_PHY_WAKE_CNTL                                                                    0x1f82\n#define regDP_AUX1_AUX_PHY_WAKE_CNTL_BASE_IDX                                                           2\n\n\n\n\n#define regDP_AUX2_AUX_CONTROL                                                                          0x1f88\n#define regDP_AUX2_AUX_CONTROL_BASE_IDX                                                                 2\n#define regDP_AUX2_AUX_SW_CONTROL                                                                       0x1f89\n#define regDP_AUX2_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define regDP_AUX2_AUX_ARB_CONTROL                                                                      0x1f8a\n#define regDP_AUX2_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define regDP_AUX2_AUX_INTERRUPT_CONTROL                                                                0x1f8b\n#define regDP_AUX2_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define regDP_AUX2_AUX_SW_STATUS                                                                        0x1f8c\n#define regDP_AUX2_AUX_SW_STATUS_BASE_IDX                                                               2\n#define regDP_AUX2_AUX_LS_STATUS                                                                        0x1f8d\n#define regDP_AUX2_AUX_LS_STATUS_BASE_IDX                                                               2\n#define regDP_AUX2_AUX_SW_DATA                                                                          0x1f8e\n#define regDP_AUX2_AUX_SW_DATA_BASE_IDX                                                                 2\n#define regDP_AUX2_AUX_LS_DATA                                                                          0x1f8f\n#define regDP_AUX2_AUX_LS_DATA_BASE_IDX                                                                 2\n#define regDP_AUX2_AUX_DPHY_TX_REF_CONTROL                                                              0x1f90\n#define regDP_AUX2_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define regDP_AUX2_AUX_DPHY_TX_CONTROL                                                                  0x1f91\n#define regDP_AUX2_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define regDP_AUX2_AUX_DPHY_RX_CONTROL0                                                                 0x1f92\n#define regDP_AUX2_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define regDP_AUX2_AUX_DPHY_RX_CONTROL1                                                                 0x1f93\n#define regDP_AUX2_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define regDP_AUX2_AUX_DPHY_TX_STATUS                                                                   0x1f94\n#define regDP_AUX2_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define regDP_AUX2_AUX_DPHY_RX_STATUS                                                                   0x1f95\n#define regDP_AUX2_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define regDP_AUX2_AUX_GTC_SYNC_CONTROL                                                                 0x1f96\n#define regDP_AUX2_AUX_GTC_SYNC_CONTROL_BASE_IDX                                                        2\n#define regDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1f97\n#define regDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define regDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1f98\n#define regDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define regDP_AUX2_AUX_GTC_SYNC_STATUS                                                                  0x1f99\n#define regDP_AUX2_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n#define regDP_AUX2_AUX_PHY_WAKE_CNTL                                                                    0x1f9e\n#define regDP_AUX2_AUX_PHY_WAKE_CNTL_BASE_IDX                                                           2\n\n\n\n\n#define regDP_AUX3_AUX_CONTROL                                                                          0x1fa4\n#define regDP_AUX3_AUX_CONTROL_BASE_IDX                                                                 2\n#define regDP_AUX3_AUX_SW_CONTROL                                                                       0x1fa5\n#define regDP_AUX3_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define regDP_AUX3_AUX_ARB_CONTROL                                                                      0x1fa6\n#define regDP_AUX3_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define regDP_AUX3_AUX_INTERRUPT_CONTROL                                                                0x1fa7\n#define regDP_AUX3_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define regDP_AUX3_AUX_SW_STATUS                                                                        0x1fa8\n#define regDP_AUX3_AUX_SW_STATUS_BASE_IDX                                                               2\n#define regDP_AUX3_AUX_LS_STATUS                                                                        0x1fa9\n#define regDP_AUX3_AUX_LS_STATUS_BASE_IDX                                                               2\n#define regDP_AUX3_AUX_SW_DATA                                                                          0x1faa\n#define regDP_AUX3_AUX_SW_DATA_BASE_IDX                                                                 2\n#define regDP_AUX3_AUX_LS_DATA                                                                          0x1fab\n#define regDP_AUX3_AUX_LS_DATA_BASE_IDX                                                                 2\n#define regDP_AUX3_AUX_DPHY_TX_REF_CONTROL                                                              0x1fac\n#define regDP_AUX3_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define regDP_AUX3_AUX_DPHY_TX_CONTROL                                                                  0x1fad\n#define regDP_AUX3_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define regDP_AUX3_AUX_DPHY_RX_CONTROL0                                                                 0x1fae\n#define regDP_AUX3_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define regDP_AUX3_AUX_DPHY_RX_CONTROL1                                                                 0x1faf\n#define regDP_AUX3_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define regDP_AUX3_AUX_DPHY_TX_STATUS                                                                   0x1fb0\n#define regDP_AUX3_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define regDP_AUX3_AUX_DPHY_RX_STATUS                                                                   0x1fb1\n#define regDP_AUX3_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define regDP_AUX3_AUX_GTC_SYNC_CONTROL                                                                 0x1fb2\n#define regDP_AUX3_AUX_GTC_SYNC_CONTROL_BASE_IDX                                                        2\n#define regDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1fb3\n#define regDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define regDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1fb4\n#define regDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define regDP_AUX3_AUX_GTC_SYNC_STATUS                                                                  0x1fb5\n#define regDP_AUX3_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n#define regDP_AUX3_AUX_PHY_WAKE_CNTL                                                                    0x1fba\n#define regDP_AUX3_AUX_PHY_WAKE_CNTL_BASE_IDX                                                           2\n\n\n\n\n#define regDP_AUX4_AUX_CONTROL                                                                          0x1fc0\n#define regDP_AUX4_AUX_CONTROL_BASE_IDX                                                                 2\n#define regDP_AUX4_AUX_SW_CONTROL                                                                       0x1fc1\n#define regDP_AUX4_AUX_SW_CONTROL_BASE_IDX                                                              2\n#define regDP_AUX4_AUX_ARB_CONTROL                                                                      0x1fc2\n#define regDP_AUX4_AUX_ARB_CONTROL_BASE_IDX                                                             2\n#define regDP_AUX4_AUX_INTERRUPT_CONTROL                                                                0x1fc3\n#define regDP_AUX4_AUX_INTERRUPT_CONTROL_BASE_IDX                                                       2\n#define regDP_AUX4_AUX_SW_STATUS                                                                        0x1fc4\n#define regDP_AUX4_AUX_SW_STATUS_BASE_IDX                                                               2\n#define regDP_AUX4_AUX_LS_STATUS                                                                        0x1fc5\n#define regDP_AUX4_AUX_LS_STATUS_BASE_IDX                                                               2\n#define regDP_AUX4_AUX_SW_DATA                                                                          0x1fc6\n#define regDP_AUX4_AUX_SW_DATA_BASE_IDX                                                                 2\n#define regDP_AUX4_AUX_LS_DATA                                                                          0x1fc7\n#define regDP_AUX4_AUX_LS_DATA_BASE_IDX                                                                 2\n#define regDP_AUX4_AUX_DPHY_TX_REF_CONTROL                                                              0x1fc8\n#define regDP_AUX4_AUX_DPHY_TX_REF_CONTROL_BASE_IDX                                                     2\n#define regDP_AUX4_AUX_DPHY_TX_CONTROL                                                                  0x1fc9\n#define regDP_AUX4_AUX_DPHY_TX_CONTROL_BASE_IDX                                                         2\n#define regDP_AUX4_AUX_DPHY_RX_CONTROL0                                                                 0x1fca\n#define regDP_AUX4_AUX_DPHY_RX_CONTROL0_BASE_IDX                                                        2\n#define regDP_AUX4_AUX_DPHY_RX_CONTROL1                                                                 0x1fcb\n#define regDP_AUX4_AUX_DPHY_RX_CONTROL1_BASE_IDX                                                        2\n#define regDP_AUX4_AUX_DPHY_TX_STATUS                                                                   0x1fcc\n#define regDP_AUX4_AUX_DPHY_TX_STATUS_BASE_IDX                                                          2\n#define regDP_AUX4_AUX_DPHY_RX_STATUS                                                                   0x1fcd\n#define regDP_AUX4_AUX_DPHY_RX_STATUS_BASE_IDX                                                          2\n#define regDP_AUX4_AUX_GTC_SYNC_CONTROL                                                                 0x1fce\n#define regDP_AUX4_AUX_GTC_SYNC_CONTROL_BASE_IDX                                                        2\n#define regDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL                                                           0x1fcf\n#define regDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL_BASE_IDX                                                  2\n#define regDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS                                                       0x1fd0\n#define regDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS_BASE_IDX                                              2\n#define regDP_AUX4_AUX_GTC_SYNC_STATUS                                                                  0x1fd1\n#define regDP_AUX4_AUX_GTC_SYNC_STATUS_BASE_IDX                                                         2\n#define regDP_AUX4_AUX_PHY_WAKE_CNTL                                                                    0x1fd6\n#define regDP_AUX4_AUX_PHY_WAKE_CNTL_BASE_IDX                                                           2\n\n\n\n\n#define regDC_I2C_CONTROL                                                                               0x1e98\n#define regDC_I2C_CONTROL_BASE_IDX                                                                      2\n#define regDC_I2C_ARBITRATION                                                                           0x1e99\n#define regDC_I2C_ARBITRATION_BASE_IDX                                                                  2\n#define regDC_I2C_SW_STATUS                                                                             0x1e9b\n#define regDC_I2C_SW_STATUS_BASE_IDX                                                                    2\n#define regDC_I2C_DDC1_HW_STATUS                                                                        0x1e9c\n#define regDC_I2C_DDC1_HW_STATUS_BASE_IDX                                                               2\n#define regDC_I2C_DDC2_HW_STATUS                                                                        0x1e9d\n#define regDC_I2C_DDC2_HW_STATUS_BASE_IDX                                                               2\n#define regDC_I2C_DDC3_HW_STATUS                                                                        0x1e9e\n#define regDC_I2C_DDC3_HW_STATUS_BASE_IDX                                                               2\n#define regDC_I2C_DDC4_HW_STATUS                                                                        0x1e9f\n#define regDC_I2C_DDC4_HW_STATUS_BASE_IDX                                                               2\n#define regDC_I2C_DDC5_HW_STATUS                                                                        0x1ea0\n#define regDC_I2C_DDC5_HW_STATUS_BASE_IDX                                                               2\n#define regDC_I2C_DDC1_SPEED                                                                            0x1ea2\n#define regDC_I2C_DDC1_SPEED_BASE_IDX                                                                   2\n#define regDC_I2C_DDC1_SETUP                                                                            0x1ea3\n#define regDC_I2C_DDC1_SETUP_BASE_IDX                                                                   2\n#define regDC_I2C_DDC2_SPEED                                                                            0x1ea4\n#define regDC_I2C_DDC2_SPEED_BASE_IDX                                                                   2\n#define regDC_I2C_DDC2_SETUP                                                                            0x1ea5\n#define regDC_I2C_DDC2_SETUP_BASE_IDX                                                                   2\n#define regDC_I2C_DDC3_SPEED                                                                            0x1ea6\n#define regDC_I2C_DDC3_SPEED_BASE_IDX                                                                   2\n#define regDC_I2C_DDC3_SETUP                                                                            0x1ea7\n#define regDC_I2C_DDC3_SETUP_BASE_IDX                                                                   2\n#define regDC_I2C_DDC4_SPEED                                                                            0x1ea8\n#define regDC_I2C_DDC4_SPEED_BASE_IDX                                                                   2\n#define regDC_I2C_DDC4_SETUP                                                                            0x1ea9\n#define regDC_I2C_DDC4_SETUP_BASE_IDX                                                                   2\n#define regDC_I2C_DDC5_SPEED                                                                            0x1eaa\n#define regDC_I2C_DDC5_SPEED_BASE_IDX                                                                   2\n#define regDC_I2C_DDC5_SETUP                                                                            0x1eab\n#define regDC_I2C_DDC5_SETUP_BASE_IDX                                                                   2\n#define regDC_I2C_TRANSACTION0                                                                          0x1eae\n#define regDC_I2C_TRANSACTION0_BASE_IDX                                                                 2\n#define regDC_I2C_TRANSACTION1                                                                          0x1eaf\n#define regDC_I2C_TRANSACTION1_BASE_IDX                                                                 2\n#define regDC_I2C_TRANSACTION2                                                                          0x1eb0\n#define regDC_I2C_TRANSACTION2_BASE_IDX                                                                 2\n#define regDC_I2C_TRANSACTION3                                                                          0x1eb1\n#define regDC_I2C_TRANSACTION3_BASE_IDX                                                                 2\n#define regDC_I2C_DATA                                                                                  0x1eb2\n#define regDC_I2C_DATA_BASE_IDX                                                                         2\n#define regDC_I2C_EDID_DETECT_CTRL                                                                      0x1eb6\n#define regDC_I2C_EDID_DETECT_CTRL_BASE_IDX                                                             2\n#define regDC_I2C_READ_REQUEST_INTERRUPT                                                                0x1eb7\n#define regDC_I2C_READ_REQUEST_INTERRUPT_BASE_IDX                                                       2\n\n\n\n\n#define regDIO_SCRATCH0                                                                                 0x1eca\n#define regDIO_SCRATCH0_BASE_IDX                                                                        2\n#define regDIO_SCRATCH1                                                                                 0x1ecb\n#define regDIO_SCRATCH1_BASE_IDX                                                                        2\n#define regDIO_SCRATCH2                                                                                 0x1ecc\n#define regDIO_SCRATCH2_BASE_IDX                                                                        2\n#define regDIO_SCRATCH3                                                                                 0x1ecd\n#define regDIO_SCRATCH3_BASE_IDX                                                                        2\n#define regDIO_SCRATCH4                                                                                 0x1ece\n#define regDIO_SCRATCH4_BASE_IDX                                                                        2\n#define regDIO_SCRATCH5                                                                                 0x1ecf\n#define regDIO_SCRATCH5_BASE_IDX                                                                        2\n#define regDIO_SCRATCH6                                                                                 0x1ed0\n#define regDIO_SCRATCH6_BASE_IDX                                                                        2\n#define regDIO_SCRATCH7                                                                                 0x1ed1\n#define regDIO_SCRATCH7_BASE_IDX                                                                        2\n#define regDIO_MEM_PWR_STATUS                                                                           0x1edd\n#define regDIO_MEM_PWR_STATUS_BASE_IDX                                                                  2\n#define regDIO_MEM_PWR_CTRL                                                                             0x1ede\n#define regDIO_MEM_PWR_CTRL_BASE_IDX                                                                    2\n#define regDIO_MEM_PWR_CTRL2                                                                            0x1edf\n#define regDIO_MEM_PWR_CTRL2_BASE_IDX                                                                   2\n#define regDIO_CLK_CNTL                                                                                 0x1ee0\n#define regDIO_CLK_CNTL_BASE_IDX                                                                        2\n#define regDIO_POWER_MANAGEMENT_CNTL                                                                    0x1ee4\n#define regDIO_POWER_MANAGEMENT_CNTL_BASE_IDX                                                           2\n#define regDIG_SOFT_RESET                                                                               0x1eee\n#define regDIG_SOFT_RESET_BASE_IDX                                                                      2\n#define regDIO_CLK_CNTL2                                                                                0x1ef2\n#define regDIO_CLK_CNTL2_BASE_IDX                                                                       2\n#define regDIO_CLK_CNTL3                                                                                0x1ef3\n#define regDIO_CLK_CNTL3_BASE_IDX                                                                       2\n#define regDIO_HDMI_RXSTATUS_TIMER_CONTROL                                                              0x1eff\n#define regDIO_HDMI_RXSTATUS_TIMER_CONTROL_BASE_IDX                                                     2\n#define regDIO_PSP_INTERRUPT_CLEAR                                                                      0x1f01\n#define regDIO_PSP_INTERRUPT_CLEAR_BASE_IDX                                                             2\n#define regDIO_GENERIC_INTERRUPT_MESSAGE                                                                0x1f02\n#define regDIO_GENERIC_INTERRUPT_MESSAGE_BASE_IDX                                                       2\n#define regDIO_GENERIC_INTERRUPT_CLEAR                                                                  0x1f03\n#define regDIO_GENERIC_INTERRUPT_CLEAR_BASE_IDX                                                         2\n#define regDIO_LINKA_CNTL                                                                               0x1f04\n#define regDIO_LINKA_CNTL_BASE_IDX                                                                      2\n#define regDIO_LINKB_CNTL                                                                               0x1f05\n#define regDIO_LINKB_CNTL_BASE_IDX                                                                      2\n#define regDIO_LINKC_CNTL                                                                               0x1f06\n#define regDIO_LINKC_CNTL_BASE_IDX                                                                      2\n#define regDIO_LINKD_CNTL                                                                               0x1f07\n#define regDIO_LINKD_CNTL_BASE_IDX                                                                      2\n#define regDIO_LINKE_CNTL                                                                               0x1f08\n#define regDIO_LINKE_CNTL_BASE_IDX                                                                      2\n#define regDIO_LINKF_CNTL                                                                               0x1f09\n#define regDIO_LINKF_CNTL_BASE_IDX                                                                      2\n\n\n\n\n#define regDC_PERFMON18_PERFCOUNTER_CNTL                                                                0x1f44\n#define regDC_PERFMON18_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define regDC_PERFMON18_PERFCOUNTER_CNTL2                                                               0x1f45\n#define regDC_PERFMON18_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define regDC_PERFMON18_PERFCOUNTER_STATE                                                               0x1f46\n#define regDC_PERFMON18_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define regDC_PERFMON18_PERFMON_CNTL                                                                    0x1f47\n#define regDC_PERFMON18_PERFMON_CNTL_BASE_IDX                                                           2\n#define regDC_PERFMON18_PERFMON_CNTL2                                                                   0x1f48\n#define regDC_PERFMON18_PERFMON_CNTL2_BASE_IDX                                                          2\n#define regDC_PERFMON18_PERFMON_CVALUE_INT_MISC                                                         0x1f49\n#define regDC_PERFMON18_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define regDC_PERFMON18_PERFMON_CVALUE_LOW                                                              0x1f4a\n#define regDC_PERFMON18_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define regDC_PERFMON18_PERFMON_HI                                                                      0x1f4b\n#define regDC_PERFMON18_PERFMON_HI_BASE_IDX                                                             2\n#define regDC_PERFMON18_PERFMON_LOW                                                                     0x1f4c\n#define regDC_PERFMON18_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define regDC_GENERICA                                                                                  0x2868\n#define regDC_GENERICA_BASE_IDX                                                                         2\n#define regDC_GENERICB                                                                                  0x2869\n#define regDC_GENERICB_BASE_IDX                                                                         2\n#define regDCIO_CLOCK_CNTL                                                                              0x286a\n#define regDCIO_CLOCK_CNTL_BASE_IDX                                                                     2\n#define regDC_REF_CLK_CNTL                                                                              0x286b\n#define regDC_REF_CLK_CNTL_BASE_IDX                                                                     2\n#define regUNIPHYA_LINK_CNTL                                                                            0x286d\n#define regUNIPHYA_LINK_CNTL_BASE_IDX                                                                   2\n#define regUNIPHYA_CHANNEL_XBAR_CNTL                                                                    0x286e\n#define regUNIPHYA_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define regUNIPHYB_LINK_CNTL                                                                            0x286f\n#define regUNIPHYB_LINK_CNTL_BASE_IDX                                                                   2\n#define regUNIPHYB_CHANNEL_XBAR_CNTL                                                                    0x2870\n#define regUNIPHYB_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define regUNIPHYC_LINK_CNTL                                                                            0x2871\n#define regUNIPHYC_LINK_CNTL_BASE_IDX                                                                   2\n#define regUNIPHYC_CHANNEL_XBAR_CNTL                                                                    0x2872\n#define regUNIPHYC_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define regUNIPHYD_LINK_CNTL                                                                            0x2873\n#define regUNIPHYD_LINK_CNTL_BASE_IDX                                                                   2\n#define regUNIPHYD_CHANNEL_XBAR_CNTL                                                                    0x2874\n#define regUNIPHYD_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define regUNIPHYE_LINK_CNTL                                                                            0x2875\n#define regUNIPHYE_LINK_CNTL_BASE_IDX                                                                   2\n#define regUNIPHYE_CHANNEL_XBAR_CNTL                                                                    0x2876\n#define regUNIPHYE_CHANNEL_XBAR_CNTL_BASE_IDX                                                           2\n#define regDCIO_WRCMD_DELAY                                                                             0x287e\n#define regDCIO_WRCMD_DELAY_BASE_IDX                                                                    2\n#define regDC_PINSTRAPS                                                                                 0x2880\n#define regDC_PINSTRAPS_BASE_IDX                                                                        2\n#define regINTERCEPT_STATE                                                                              0x2884\n#define regINTERCEPT_STATE_BASE_IDX                                                                     2\n#define regDCIO_BL_PWM_FRAME_START_DISP_SEL                                                             0x288b\n#define regDCIO_BL_PWM_FRAME_START_DISP_SEL_BASE_IDX                                                    2\n#define regDCIO_GSL_GENLK_PAD_CNTL                                                                      0x288c\n#define regDCIO_GSL_GENLK_PAD_CNTL_BASE_IDX                                                             2\n#define regDCIO_GSL_SWAPLOCK_PAD_CNTL                                                                   0x288d\n#define regDCIO_GSL_SWAPLOCK_PAD_CNTL_BASE_IDX                                                          2\n#define regDCIO_SOFT_RESET                                                                              0x289e\n#define regDCIO_SOFT_RESET_BASE_IDX                                                                     2\n\n\n\n\n#define regDC_GPIO_GENERIC_MASK                                                                         0x28c8\n#define regDC_GPIO_GENERIC_MASK_BASE_IDX                                                                2\n#define regDC_GPIO_GENERIC_A                                                                            0x28c9\n#define regDC_GPIO_GENERIC_A_BASE_IDX                                                                   2\n#define regDC_GPIO_GENERIC_EN                                                                           0x28ca\n#define regDC_GPIO_GENERIC_EN_BASE_IDX                                                                  2\n#define regDC_GPIO_GENERIC_Y                                                                            0x28cb\n#define regDC_GPIO_GENERIC_Y_BASE_IDX                                                                   2\n#define regDC_GPIO_DDC1_MASK                                                                            0x28d0\n#define regDC_GPIO_DDC1_MASK_BASE_IDX                                                                   2\n#define regDC_GPIO_DDC1_A                                                                               0x28d1\n#define regDC_GPIO_DDC1_A_BASE_IDX                                                                      2\n#define regDC_GPIO_DDC1_EN                                                                              0x28d2\n#define regDC_GPIO_DDC1_EN_BASE_IDX                                                                     2\n#define regDC_GPIO_DDC1_Y                                                                               0x28d3\n#define regDC_GPIO_DDC1_Y_BASE_IDX                                                                      2\n#define regDC_GPIO_DDC2_MASK                                                                            0x28d4\n#define regDC_GPIO_DDC2_MASK_BASE_IDX                                                                   2\n#define regDC_GPIO_DDC2_A                                                                               0x28d5\n#define regDC_GPIO_DDC2_A_BASE_IDX                                                                      2\n#define regDC_GPIO_DDC2_EN                                                                              0x28d6\n#define regDC_GPIO_DDC2_EN_BASE_IDX                                                                     2\n#define regDC_GPIO_DDC2_Y                                                                               0x28d7\n#define regDC_GPIO_DDC2_Y_BASE_IDX                                                                      2\n#define regDC_GPIO_DDC3_MASK                                                                            0x28d8\n#define regDC_GPIO_DDC3_MASK_BASE_IDX                                                                   2\n#define regDC_GPIO_DDC3_A                                                                               0x28d9\n#define regDC_GPIO_DDC3_A_BASE_IDX                                                                      2\n#define regDC_GPIO_DDC3_EN                                                                              0x28da\n#define regDC_GPIO_DDC3_EN_BASE_IDX                                                                     2\n#define regDC_GPIO_DDC3_Y                                                                               0x28db\n#define regDC_GPIO_DDC3_Y_BASE_IDX                                                                      2\n#define regDC_GPIO_DDC4_MASK                                                                            0x28dc\n#define regDC_GPIO_DDC4_MASK_BASE_IDX                                                                   2\n#define regDC_GPIO_DDC4_A                                                                               0x28dd\n#define regDC_GPIO_DDC4_A_BASE_IDX                                                                      2\n#define regDC_GPIO_DDC4_EN                                                                              0x28de\n#define regDC_GPIO_DDC4_EN_BASE_IDX                                                                     2\n#define regDC_GPIO_DDC4_Y                                                                               0x28df\n#define regDC_GPIO_DDC4_Y_BASE_IDX                                                                      2\n#define regDC_GPIO_DDC5_MASK                                                                            0x28e0\n#define regDC_GPIO_DDC5_MASK_BASE_IDX                                                                   2\n#define regDC_GPIO_DDC5_A                                                                               0x28e1\n#define regDC_GPIO_DDC5_A_BASE_IDX                                                                      2\n#define regDC_GPIO_DDC5_EN                                                                              0x28e2\n#define regDC_GPIO_DDC5_EN_BASE_IDX                                                                     2\n#define regDC_GPIO_DDC5_Y                                                                               0x28e3\n#define regDC_GPIO_DDC5_Y_BASE_IDX                                                                      2\n#define regDC_GPIO_DDCVGA_MASK                                                                          0x28e8\n#define regDC_GPIO_DDCVGA_MASK_BASE_IDX                                                                 2\n#define regDC_GPIO_DDCVGA_A                                                                             0x28e9\n#define regDC_GPIO_DDCVGA_A_BASE_IDX                                                                    2\n#define regDC_GPIO_DDCVGA_EN                                                                            0x28ea\n#define regDC_GPIO_DDCVGA_EN_BASE_IDX                                                                   2\n#define regDC_GPIO_DDCVGA_Y                                                                             0x28eb\n#define regDC_GPIO_DDCVGA_Y_BASE_IDX                                                                    2\n#define regDC_GPIO_GENLK_MASK                                                                           0x28f0\n#define regDC_GPIO_GENLK_MASK_BASE_IDX                                                                  2\n#define regDC_GPIO_GENLK_A                                                                              0x28f1\n#define regDC_GPIO_GENLK_A_BASE_IDX                                                                     2\n#define regDC_GPIO_GENLK_EN                                                                             0x28f2\n#define regDC_GPIO_GENLK_EN_BASE_IDX                                                                    2\n#define regDC_GPIO_GENLK_Y                                                                              0x28f3\n#define regDC_GPIO_GENLK_Y_BASE_IDX                                                                     2\n#define regDC_GPIO_HPD_MASK                                                                             0x28f4\n#define regDC_GPIO_HPD_MASK_BASE_IDX                                                                    2\n#define regDC_GPIO_HPD_A                                                                                0x28f5\n#define regDC_GPIO_HPD_A_BASE_IDX                                                                       2\n#define regDC_GPIO_HPD_EN                                                                               0x28f6\n#define regDC_GPIO_HPD_EN_BASE_IDX                                                                      2\n#define regDC_GPIO_HPD_Y                                                                                0x28f7\n#define regDC_GPIO_HPD_Y_BASE_IDX                                                                       2\n#define regDC_GPIO_PWRSEQ0_EN                                                                           0x28fa\n#define regDC_GPIO_PWRSEQ0_EN_BASE_IDX                                                                  2\n#define regDC_GPIO_PAD_STRENGTH_1                                                                       0x28fc\n#define regDC_GPIO_PAD_STRENGTH_1_BASE_IDX                                                              2\n#define regDC_GPIO_PAD_STRENGTH_2                                                                       0x28fd\n#define regDC_GPIO_PAD_STRENGTH_2_BASE_IDX                                                              2\n#define regPHY_AUX_CNTL                                                                                 0x28ff\n#define regPHY_AUX_CNTL_BASE_IDX                                                                        2\n#define regDC_GPIO_PWRSEQ1_EN                                                                           0x2902\n#define regDC_GPIO_PWRSEQ1_EN_BASE_IDX                                                                  2\n#define regDC_GPIO_TX12_EN                                                                              0x2915\n#define regDC_GPIO_TX12_EN_BASE_IDX                                                                     2\n#define regDC_GPIO_AUX_CTRL_0                                                                           0x2916\n#define regDC_GPIO_AUX_CTRL_0_BASE_IDX                                                                  2\n#define regDC_GPIO_AUX_CTRL_1                                                                           0x2917\n#define regDC_GPIO_AUX_CTRL_1_BASE_IDX                                                                  2\n#define regDC_GPIO_AUX_CTRL_2                                                                           0x2918\n#define regDC_GPIO_AUX_CTRL_2_BASE_IDX                                                                  2\n#define regDC_GPIO_RXEN                                                                                 0x2919\n#define regDC_GPIO_RXEN_BASE_IDX                                                                        2\n#define regDC_GPIO_PULLUPEN                                                                             0x291a\n#define regDC_GPIO_PULLUPEN_BASE_IDX                                                                    2\n#define regDC_GPIO_AUX_CTRL_3                                                                           0x291b\n#define regDC_GPIO_AUX_CTRL_3_BASE_IDX                                                                  2\n#define regDC_GPIO_AUX_CTRL_4                                                                           0x291c\n#define regDC_GPIO_AUX_CTRL_4_BASE_IDX                                                                  2\n#define regDC_GPIO_AUX_CTRL_5                                                                           0x291d\n#define regDC_GPIO_AUX_CTRL_5_BASE_IDX                                                                  2\n#define regAUXI2C_PAD_ALL_PWR_OK                                                                        0x291e\n#define regAUXI2C_PAD_ALL_PWR_OK_BASE_IDX                                                               2\n\n\n\n\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x2928\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x2929\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x292a\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x292b\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x292c\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x292d\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x292e\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x292f\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x2930\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x2931\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x2932\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x2933\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x2934\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x2935\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x2936\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x2937\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x2938\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x2939\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x293a\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x293b\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x293c\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x293d\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x293e\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x293f\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x2940\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x2941\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2942\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2943\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x2944\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x2945\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x2946\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x2947\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x2948\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x2949\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x294a\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x294b\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x294c\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x294d\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x294e\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x294f\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x2950\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x2951\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2952\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2953\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x2954\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x2955\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x2956\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x2957\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x2958\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x2959\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x295a\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x295b\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x295c\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x295d\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x295e\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x295f\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x2960\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x2961\n#define regDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2\n\n\n\n\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x2a00\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x2a01\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x2a02\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x2a03\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x2a04\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x2a05\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x2a06\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x2a07\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x2a08\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x2a09\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x2a0a\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x2a0b\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x2a0c\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x2a0d\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x2a0e\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x2a0f\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x2a10\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x2a11\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x2a12\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x2a13\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x2a14\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x2a15\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x2a16\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x2a17\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x2a18\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x2a19\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2a1a\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2a1b\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x2a1c\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x2a1d\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x2a1e\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x2a1f\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x2a20\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x2a21\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x2a22\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x2a23\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x2a24\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x2a25\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x2a26\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x2a27\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x2a28\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x2a29\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2a2a\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2a2b\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x2a2c\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x2a2d\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x2a2e\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x2a2f\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x2a30\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x2a31\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2a32\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2a33\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x2a34\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x2a35\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x2a36\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x2a37\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x2a38\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x2a39\n#define regDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2\n\n\n\n\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x2ad8\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x2ad9\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x2ada\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x2adb\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x2adc\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x2add\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x2ade\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x2adf\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x2ae0\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x2ae1\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x2ae2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x2ae3\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x2ae4\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x2ae5\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x2ae6\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x2ae7\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x2ae8\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x2ae9\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x2aea\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x2aeb\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x2aec\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x2aed\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x2aee\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x2aef\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x2af0\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x2af1\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2af2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2af3\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x2af4\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x2af5\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x2af6\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x2af7\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x2af8\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x2af9\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x2afa\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x2afb\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x2afc\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x2afd\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x2afe\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x2aff\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x2b00\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x2b01\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2b02\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2b03\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x2b04\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x2b05\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x2b06\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x2b07\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x2b08\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x2b09\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2b0a\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2b0b\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x2b0c\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x2b0d\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x2b0e\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x2b0f\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x2b10\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x2b11\n#define regDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2\n\n\n\n\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x2bb0\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x2bb1\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x2bb2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x2bb3\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x2bb4\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x2bb5\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x2bb6\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x2bb7\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x2bb8\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x2bb9\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x2bba\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x2bbb\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x2bbc\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x2bbd\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x2bbe\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x2bbf\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x2bc0\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x2bc1\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x2bc2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x2bc3\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x2bc4\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x2bc5\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x2bc6\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x2bc7\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x2bc8\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x2bc9\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2bca\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2bcb\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x2bcc\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x2bcd\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x2bce\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x2bcf\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x2bd0\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x2bd1\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x2bd2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x2bd3\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x2bd4\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x2bd5\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x2bd6\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x2bd7\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x2bd8\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x2bd9\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2bda\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2bdb\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x2bdc\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x2bdd\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x2bde\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x2bdf\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x2be0\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x2be1\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2be2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2be3\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x2be4\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x2be5\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x2be6\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x2be7\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x2be8\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x2be9\n#define regDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2\n\n\n\n\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED0                                                     0x2c88\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED0_BASE_IDX                                            2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED1                                                     0x2c89\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED1_BASE_IDX                                            2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED2                                                     0x2c8a\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED2_BASE_IDX                                            2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED3                                                     0x2c8b\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED3_BASE_IDX                                            2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED4                                                     0x2c8c\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED4_BASE_IDX                                            2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED5                                                     0x2c8d\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED5_BASE_IDX                                            2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED6                                                     0x2c8e\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED6_BASE_IDX                                            2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED7                                                     0x2c8f\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED7_BASE_IDX                                            2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED8                                                     0x2c90\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED8_BASE_IDX                                            2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED9                                                     0x2c91\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED9_BASE_IDX                                            2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED10                                                    0x2c92\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED10_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED11                                                    0x2c93\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED11_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED12                                                    0x2c94\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED12_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED13                                                    0x2c95\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED13_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED14                                                    0x2c96\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED14_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED15                                                    0x2c97\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED15_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED16                                                    0x2c98\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED16_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED17                                                    0x2c99\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED17_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED18                                                    0x2c9a\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED18_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED19                                                    0x2c9b\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED19_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED20                                                    0x2c9c\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED20_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED21                                                    0x2c9d\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED21_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED22                                                    0x2c9e\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED22_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED23                                                    0x2c9f\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED23_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED24                                                    0x2ca0\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED24_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED25                                                    0x2ca1\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED25_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED26                                                    0x2ca2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED26_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED27                                                    0x2ca3\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED27_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED28                                                    0x2ca4\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED28_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED29                                                    0x2ca5\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED29_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED30                                                    0x2ca6\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED30_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED31                                                    0x2ca7\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED31_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED32                                                    0x2ca8\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED32_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED33                                                    0x2ca9\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED33_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED34                                                    0x2caa\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED34_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED35                                                    0x2cab\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED35_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED36                                                    0x2cac\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED36_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED37                                                    0x2cad\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED37_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED38                                                    0x2cae\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED38_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED39                                                    0x2caf\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED39_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40                                                    0x2cb0\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED40_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED41                                                    0x2cb1\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED41_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED42                                                    0x2cb2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED42_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED43                                                    0x2cb3\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED43_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED44                                                    0x2cb4\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED44_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED45                                                    0x2cb5\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED45_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED46                                                    0x2cb6\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED46_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED47                                                    0x2cb7\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED47_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED48                                                    0x2cb8\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED48_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED49                                                    0x2cb9\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED49_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED50                                                    0x2cba\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED50_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED51                                                    0x2cbb\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED51_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED52                                                    0x2cbc\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED52_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED53                                                    0x2cbd\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED53_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED54                                                    0x2cbe\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED54_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED55                                                    0x2cbf\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED55_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED56                                                    0x2cc0\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED56_BASE_IDX                                           2\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED57                                                    0x2cc1\n#define regDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED57_BASE_IDX                                           2\n\n\n\n\n#define regPWRSEQ0_DC_GPIO_PWRSEQ_EN                                                                    0x2f10\n#define regPWRSEQ0_DC_GPIO_PWRSEQ_EN_BASE_IDX                                                           2\n#define regPWRSEQ0_DC_GPIO_PWRSEQ_CTRL                                                                  0x2f11\n#define regPWRSEQ0_DC_GPIO_PWRSEQ_CTRL_BASE_IDX                                                         2\n#define regPWRSEQ0_DC_GPIO_PWRSEQ_MASK                                                                  0x2f12\n#define regPWRSEQ0_DC_GPIO_PWRSEQ_MASK_BASE_IDX                                                         2\n#define regPWRSEQ0_DC_GPIO_PWRSEQ_A_Y                                                                   0x2f13\n#define regPWRSEQ0_DC_GPIO_PWRSEQ_A_Y_BASE_IDX                                                          2\n#define regPWRSEQ0_PANEL_PWRSEQ_CNTL                                                                    0x2f14\n#define regPWRSEQ0_PANEL_PWRSEQ_CNTL_BASE_IDX                                                           2\n#define regPWRSEQ0_PANEL_PWRSEQ_STATE                                                                   0x2f15\n#define regPWRSEQ0_PANEL_PWRSEQ_STATE_BASE_IDX                                                          2\n#define regPWRSEQ0_PANEL_PWRSEQ_DELAY1                                                                  0x2f16\n#define regPWRSEQ0_PANEL_PWRSEQ_DELAY1_BASE_IDX                                                         2\n#define regPWRSEQ0_PANEL_PWRSEQ_DELAY2                                                                  0x2f17\n#define regPWRSEQ0_PANEL_PWRSEQ_DELAY2_BASE_IDX                                                         2\n#define regPWRSEQ0_PANEL_PWRSEQ_REF_DIV1                                                                0x2f18\n#define regPWRSEQ0_PANEL_PWRSEQ_REF_DIV1_BASE_IDX                                                       2\n#define regPWRSEQ0_BL_PWM_CNTL                                                                          0x2f19\n#define regPWRSEQ0_BL_PWM_CNTL_BASE_IDX                                                                 2\n#define regPWRSEQ0_BL_PWM_CNTL2                                                                         0x2f1a\n#define regPWRSEQ0_BL_PWM_CNTL2_BASE_IDX                                                                2\n#define regPWRSEQ0_BL_PWM_PERIOD_CNTL                                                                   0x2f1b\n#define regPWRSEQ0_BL_PWM_PERIOD_CNTL_BASE_IDX                                                          2\n#define regPWRSEQ0_BL_PWM_GRP1_REG_LOCK                                                                 0x2f1c\n#define regPWRSEQ0_BL_PWM_GRP1_REG_LOCK_BASE_IDX                                                        2\n#define regPWRSEQ0_PANEL_PWRSEQ_REF_DIV2                                                                0x2f1d\n#define regPWRSEQ0_PANEL_PWRSEQ_REF_DIV2_BASE_IDX                                                       2\n#define regPWRSEQ0_PWRSEQ_SPARE                                                                         0x2f21\n#define regPWRSEQ0_PWRSEQ_SPARE_BASE_IDX                                                                2\n\n\n\n\n#define regPWRSEQ1_DC_GPIO_PWRSEQ_EN                                                                    0x2f7c\n#define regPWRSEQ1_DC_GPIO_PWRSEQ_EN_BASE_IDX                                                           2\n#define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL                                                                  0x2f7d\n#define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX                                                         2\n#define regPWRSEQ1_DC_GPIO_PWRSEQ_MASK                                                                  0x2f7e\n#define regPWRSEQ1_DC_GPIO_PWRSEQ_MASK_BASE_IDX                                                         2\n#define regPWRSEQ1_DC_GPIO_PWRSEQ_A_Y                                                                   0x2f7f\n#define regPWRSEQ1_DC_GPIO_PWRSEQ_A_Y_BASE_IDX                                                          2\n#define regPWRSEQ1_PANEL_PWRSEQ_CNTL                                                                    0x2f80\n#define regPWRSEQ1_PANEL_PWRSEQ_CNTL_BASE_IDX                                                           2\n#define regPWRSEQ1_PANEL_PWRSEQ_STATE                                                                   0x2f81\n#define regPWRSEQ1_PANEL_PWRSEQ_STATE_BASE_IDX                                                          2\n#define regPWRSEQ1_PANEL_PWRSEQ_DELAY1                                                                  0x2f82\n#define regPWRSEQ1_PANEL_PWRSEQ_DELAY1_BASE_IDX                                                         2\n#define regPWRSEQ1_PANEL_PWRSEQ_DELAY2                                                                  0x2f83\n#define regPWRSEQ1_PANEL_PWRSEQ_DELAY2_BASE_IDX                                                         2\n#define regPWRSEQ1_PANEL_PWRSEQ_REF_DIV1                                                                0x2f84\n#define regPWRSEQ1_PANEL_PWRSEQ_REF_DIV1_BASE_IDX                                                       2\n#define regPWRSEQ1_BL_PWM_CNTL                                                                          0x2f85\n#define regPWRSEQ1_BL_PWM_CNTL_BASE_IDX                                                                 2\n#define regPWRSEQ1_BL_PWM_CNTL2                                                                         0x2f86\n#define regPWRSEQ1_BL_PWM_CNTL2_BASE_IDX                                                                2\n#define regPWRSEQ1_BL_PWM_PERIOD_CNTL                                                                   0x2f87\n#define regPWRSEQ1_BL_PWM_PERIOD_CNTL_BASE_IDX                                                          2\n#define regPWRSEQ1_BL_PWM_GRP1_REG_LOCK                                                                 0x2f88\n#define regPWRSEQ1_BL_PWM_GRP1_REG_LOCK_BASE_IDX                                                        2\n#define regPWRSEQ1_PANEL_PWRSEQ_REF_DIV2                                                                0x2f89\n#define regPWRSEQ1_PANEL_PWRSEQ_REF_DIV2_BASE_IDX                                                       2\n#define regPWRSEQ1_PWRSEQ_SPARE                                                                         0x2f8d\n#define regPWRSEQ1_PWRSEQ_SPARE_BASE_IDX                                                                2\n\n\n\n\n#define regDSCC0_DSCC_CONFIG0                                                                           0x300a\n#define regDSCC0_DSCC_CONFIG0_BASE_IDX                                                                  2\n#define regDSCC0_DSCC_CONFIG1                                                                           0x300b\n#define regDSCC0_DSCC_CONFIG1_BASE_IDX                                                                  2\n#define regDSCC0_DSCC_STATUS                                                                            0x300c\n#define regDSCC0_DSCC_STATUS_BASE_IDX                                                                   2\n#define regDSCC0_DSCC_INTERRUPT_CONTROL_STATUS                                                          0x300d\n#define regDSCC0_DSCC_INTERRUPT_CONTROL_STATUS_BASE_IDX                                                 2\n#define regDSCC0_DSCC_PPS_CONFIG0                                                                       0x300e\n#define regDSCC0_DSCC_PPS_CONFIG0_BASE_IDX                                                              2\n#define regDSCC0_DSCC_PPS_CONFIG1                                                                       0x300f\n#define regDSCC0_DSCC_PPS_CONFIG1_BASE_IDX                                                              2\n#define regDSCC0_DSCC_PPS_CONFIG2                                                                       0x3010\n#define regDSCC0_DSCC_PPS_CONFIG2_BASE_IDX                                                              2\n#define regDSCC0_DSCC_PPS_CONFIG3                                                                       0x3011\n#define regDSCC0_DSCC_PPS_CONFIG3_BASE_IDX                                                              2\n#define regDSCC0_DSCC_PPS_CONFIG4                                                                       0x3012\n#define regDSCC0_DSCC_PPS_CONFIG4_BASE_IDX                                                              2\n#define regDSCC0_DSCC_PPS_CONFIG5                                                                       0x3013\n#define regDSCC0_DSCC_PPS_CONFIG5_BASE_IDX                                                              2\n#define regDSCC0_DSCC_PPS_CONFIG6                                                                       0x3014\n#define regDSCC0_DSCC_PPS_CONFIG6_BASE_IDX                                                              2\n#define regDSCC0_DSCC_PPS_CONFIG7                                                                       0x3015\n#define regDSCC0_DSCC_PPS_CONFIG7_BASE_IDX                                                              2\n#define regDSCC0_DSCC_PPS_CONFIG8                                                                       0x3016\n#define regDSCC0_DSCC_PPS_CONFIG8_BASE_IDX                                                              2\n#define regDSCC0_DSCC_PPS_CONFIG9                                                                       0x3017\n#define regDSCC0_DSCC_PPS_CONFIG9_BASE_IDX                                                              2\n#define regDSCC0_DSCC_PPS_CONFIG10                                                                      0x3018\n#define regDSCC0_DSCC_PPS_CONFIG10_BASE_IDX                                                             2\n#define regDSCC0_DSCC_PPS_CONFIG11                                                                      0x3019\n#define regDSCC0_DSCC_PPS_CONFIG11_BASE_IDX                                                             2\n#define regDSCC0_DSCC_PPS_CONFIG12                                                                      0x301a\n#define regDSCC0_DSCC_PPS_CONFIG12_BASE_IDX                                                             2\n#define regDSCC0_DSCC_PPS_CONFIG13                                                                      0x301b\n#define regDSCC0_DSCC_PPS_CONFIG13_BASE_IDX                                                             2\n#define regDSCC0_DSCC_PPS_CONFIG14                                                                      0x301c\n#define regDSCC0_DSCC_PPS_CONFIG14_BASE_IDX                                                             2\n#define regDSCC0_DSCC_PPS_CONFIG15                                                                      0x301d\n#define regDSCC0_DSCC_PPS_CONFIG15_BASE_IDX                                                             2\n#define regDSCC0_DSCC_PPS_CONFIG16                                                                      0x301e\n#define regDSCC0_DSCC_PPS_CONFIG16_BASE_IDX                                                             2\n#define regDSCC0_DSCC_PPS_CONFIG17                                                                      0x301f\n#define regDSCC0_DSCC_PPS_CONFIG17_BASE_IDX                                                             2\n#define regDSCC0_DSCC_PPS_CONFIG18                                                                      0x3020\n#define regDSCC0_DSCC_PPS_CONFIG18_BASE_IDX                                                             2\n#define regDSCC0_DSCC_PPS_CONFIG19                                                                      0x3021\n#define regDSCC0_DSCC_PPS_CONFIG19_BASE_IDX                                                             2\n#define regDSCC0_DSCC_PPS_CONFIG20                                                                      0x3022\n#define regDSCC0_DSCC_PPS_CONFIG20_BASE_IDX                                                             2\n#define regDSCC0_DSCC_PPS_CONFIG21                                                                      0x3023\n#define regDSCC0_DSCC_PPS_CONFIG21_BASE_IDX                                                             2\n#define regDSCC0_DSCC_PPS_CONFIG22                                                                      0x3024\n#define regDSCC0_DSCC_PPS_CONFIG22_BASE_IDX                                                             2\n#define regDSCC0_DSCC_MEM_POWER_CONTROL                                                                 0x3025\n#define regDSCC0_DSCC_MEM_POWER_CONTROL_BASE_IDX                                                        2\n#define regDSCC0_DSCC_R_Y_SQUARED_ERROR_LOWER                                                           0x3026\n#define regDSCC0_DSCC_R_Y_SQUARED_ERROR_LOWER_BASE_IDX                                                  2\n#define regDSCC0_DSCC_R_Y_SQUARED_ERROR_UPPER                                                           0x3027\n#define regDSCC0_DSCC_R_Y_SQUARED_ERROR_UPPER_BASE_IDX                                                  2\n#define regDSCC0_DSCC_G_CB_SQUARED_ERROR_LOWER                                                          0x3028\n#define regDSCC0_DSCC_G_CB_SQUARED_ERROR_LOWER_BASE_IDX                                                 2\n#define regDSCC0_DSCC_G_CB_SQUARED_ERROR_UPPER                                                          0x3029\n#define regDSCC0_DSCC_G_CB_SQUARED_ERROR_UPPER_BASE_IDX                                                 2\n#define regDSCC0_DSCC_B_CR_SQUARED_ERROR_LOWER                                                          0x302a\n#define regDSCC0_DSCC_B_CR_SQUARED_ERROR_LOWER_BASE_IDX                                                 2\n#define regDSCC0_DSCC_B_CR_SQUARED_ERROR_UPPER                                                          0x302b\n#define regDSCC0_DSCC_B_CR_SQUARED_ERROR_UPPER_BASE_IDX                                                 2\n#define regDSCC0_DSCC_MAX_ABS_ERROR0                                                                    0x302c\n#define regDSCC0_DSCC_MAX_ABS_ERROR0_BASE_IDX                                                           2\n#define regDSCC0_DSCC_MAX_ABS_ERROR1                                                                    0x302d\n#define regDSCC0_DSCC_MAX_ABS_ERROR1_BASE_IDX                                                           2\n#define regDSCC0_DSCC_RATE_BUFFER0_MAX_FULLNESS_LEVEL                                                   0x302e\n#define regDSCC0_DSCC_RATE_BUFFER0_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define regDSCC0_DSCC_RATE_BUFFER1_MAX_FULLNESS_LEVEL                                                   0x302f\n#define regDSCC0_DSCC_RATE_BUFFER1_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define regDSCC0_DSCC_RATE_BUFFER2_MAX_FULLNESS_LEVEL                                                   0x3030\n#define regDSCC0_DSCC_RATE_BUFFER2_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define regDSCC0_DSCC_RATE_BUFFER3_MAX_FULLNESS_LEVEL                                                   0x3031\n#define regDSCC0_DSCC_RATE_BUFFER3_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define regDSCC0_DSCC_RATE_CONTROL_BUFFER0_MAX_FULLNESS_LEVEL                                           0x3032\n#define regDSCC0_DSCC_RATE_CONTROL_BUFFER0_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define regDSCC0_DSCC_RATE_CONTROL_BUFFER1_MAX_FULLNESS_LEVEL                                           0x3033\n#define regDSCC0_DSCC_RATE_CONTROL_BUFFER1_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define regDSCC0_DSCC_RATE_CONTROL_BUFFER2_MAX_FULLNESS_LEVEL                                           0x3034\n#define regDSCC0_DSCC_RATE_CONTROL_BUFFER2_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define regDSCC0_DSCC_RATE_CONTROL_BUFFER3_MAX_FULLNESS_LEVEL                                           0x3035\n#define regDSCC0_DSCC_RATE_CONTROL_BUFFER3_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define regDSCC0_DSCC_TEST_DEBUG_BUS_ROTATE                                                             0x303a\n#define regDSCC0_DSCC_TEST_DEBUG_BUS_ROTATE_BASE_IDX                                                    2\n\n\n\n\n#define regDSCCIF0_DSCCIF_CONFIG0                                                                       0x3005\n#define regDSCCIF0_DSCCIF_CONFIG0_BASE_IDX                                                              2\n#define regDSCCIF0_DSCCIF_CONFIG1                                                                       0x3006\n#define regDSCCIF0_DSCCIF_CONFIG1_BASE_IDX                                                              2\n\n\n\n\n#define regDSC_TOP0_DSC_TOP_CONTROL                                                                     0x3000\n#define regDSC_TOP0_DSC_TOP_CONTROL_BASE_IDX                                                            2\n#define regDSC_TOP0_DSC_DEBUG_CONTROL                                                                   0x3001\n#define regDSC_TOP0_DSC_DEBUG_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define regDC_PERFMON19_PERFCOUNTER_CNTL                                                                0x3050\n#define regDC_PERFMON19_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define regDC_PERFMON19_PERFCOUNTER_CNTL2                                                               0x3051\n#define regDC_PERFMON19_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define regDC_PERFMON19_PERFCOUNTER_STATE                                                               0x3052\n#define regDC_PERFMON19_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define regDC_PERFMON19_PERFMON_CNTL                                                                    0x3053\n#define regDC_PERFMON19_PERFMON_CNTL_BASE_IDX                                                           2\n#define regDC_PERFMON19_PERFMON_CNTL2                                                                   0x3054\n#define regDC_PERFMON19_PERFMON_CNTL2_BASE_IDX                                                          2\n#define regDC_PERFMON19_PERFMON_CVALUE_INT_MISC                                                         0x3055\n#define regDC_PERFMON19_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define regDC_PERFMON19_PERFMON_CVALUE_LOW                                                              0x3056\n#define regDC_PERFMON19_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define regDC_PERFMON19_PERFMON_HI                                                                      0x3057\n#define regDC_PERFMON19_PERFMON_HI_BASE_IDX                                                             2\n#define regDC_PERFMON19_PERFMON_LOW                                                                     0x3058\n#define regDC_PERFMON19_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define regDSCC1_DSCC_CONFIG0                                                                           0x3066\n#define regDSCC1_DSCC_CONFIG0_BASE_IDX                                                                  2\n#define regDSCC1_DSCC_CONFIG1                                                                           0x3067\n#define regDSCC1_DSCC_CONFIG1_BASE_IDX                                                                  2\n#define regDSCC1_DSCC_STATUS                                                                            0x3068\n#define regDSCC1_DSCC_STATUS_BASE_IDX                                                                   2\n#define regDSCC1_DSCC_INTERRUPT_CONTROL_STATUS                                                          0x3069\n#define regDSCC1_DSCC_INTERRUPT_CONTROL_STATUS_BASE_IDX                                                 2\n#define regDSCC1_DSCC_PPS_CONFIG0                                                                       0x306a\n#define regDSCC1_DSCC_PPS_CONFIG0_BASE_IDX                                                              2\n#define regDSCC1_DSCC_PPS_CONFIG1                                                                       0x306b\n#define regDSCC1_DSCC_PPS_CONFIG1_BASE_IDX                                                              2\n#define regDSCC1_DSCC_PPS_CONFIG2                                                                       0x306c\n#define regDSCC1_DSCC_PPS_CONFIG2_BASE_IDX                                                              2\n#define regDSCC1_DSCC_PPS_CONFIG3                                                                       0x306d\n#define regDSCC1_DSCC_PPS_CONFIG3_BASE_IDX                                                              2\n#define regDSCC1_DSCC_PPS_CONFIG4                                                                       0x306e\n#define regDSCC1_DSCC_PPS_CONFIG4_BASE_IDX                                                              2\n#define regDSCC1_DSCC_PPS_CONFIG5                                                                       0x306f\n#define regDSCC1_DSCC_PPS_CONFIG5_BASE_IDX                                                              2\n#define regDSCC1_DSCC_PPS_CONFIG6                                                                       0x3070\n#define regDSCC1_DSCC_PPS_CONFIG6_BASE_IDX                                                              2\n#define regDSCC1_DSCC_PPS_CONFIG7                                                                       0x3071\n#define regDSCC1_DSCC_PPS_CONFIG7_BASE_IDX                                                              2\n#define regDSCC1_DSCC_PPS_CONFIG8                                                                       0x3072\n#define regDSCC1_DSCC_PPS_CONFIG8_BASE_IDX                                                              2\n#define regDSCC1_DSCC_PPS_CONFIG9                                                                       0x3073\n#define regDSCC1_DSCC_PPS_CONFIG9_BASE_IDX                                                              2\n#define regDSCC1_DSCC_PPS_CONFIG10                                                                      0x3074\n#define regDSCC1_DSCC_PPS_CONFIG10_BASE_IDX                                                             2\n#define regDSCC1_DSCC_PPS_CONFIG11                                                                      0x3075\n#define regDSCC1_DSCC_PPS_CONFIG11_BASE_IDX                                                             2\n#define regDSCC1_DSCC_PPS_CONFIG12                                                                      0x3076\n#define regDSCC1_DSCC_PPS_CONFIG12_BASE_IDX                                                             2\n#define regDSCC1_DSCC_PPS_CONFIG13                                                                      0x3077\n#define regDSCC1_DSCC_PPS_CONFIG13_BASE_IDX                                                             2\n#define regDSCC1_DSCC_PPS_CONFIG14                                                                      0x3078\n#define regDSCC1_DSCC_PPS_CONFIG14_BASE_IDX                                                             2\n#define regDSCC1_DSCC_PPS_CONFIG15                                                                      0x3079\n#define regDSCC1_DSCC_PPS_CONFIG15_BASE_IDX                                                             2\n#define regDSCC1_DSCC_PPS_CONFIG16                                                                      0x307a\n#define regDSCC1_DSCC_PPS_CONFIG16_BASE_IDX                                                             2\n#define regDSCC1_DSCC_PPS_CONFIG17                                                                      0x307b\n#define regDSCC1_DSCC_PPS_CONFIG17_BASE_IDX                                                             2\n#define regDSCC1_DSCC_PPS_CONFIG18                                                                      0x307c\n#define regDSCC1_DSCC_PPS_CONFIG18_BASE_IDX                                                             2\n#define regDSCC1_DSCC_PPS_CONFIG19                                                                      0x307d\n#define regDSCC1_DSCC_PPS_CONFIG19_BASE_IDX                                                             2\n#define regDSCC1_DSCC_PPS_CONFIG20                                                                      0x307e\n#define regDSCC1_DSCC_PPS_CONFIG20_BASE_IDX                                                             2\n#define regDSCC1_DSCC_PPS_CONFIG21                                                                      0x307f\n#define regDSCC1_DSCC_PPS_CONFIG21_BASE_IDX                                                             2\n#define regDSCC1_DSCC_PPS_CONFIG22                                                                      0x3080\n#define regDSCC1_DSCC_PPS_CONFIG22_BASE_IDX                                                             2\n#define regDSCC1_DSCC_MEM_POWER_CONTROL                                                                 0x3081\n#define regDSCC1_DSCC_MEM_POWER_CONTROL_BASE_IDX                                                        2\n#define regDSCC1_DSCC_R_Y_SQUARED_ERROR_LOWER                                                           0x3082\n#define regDSCC1_DSCC_R_Y_SQUARED_ERROR_LOWER_BASE_IDX                                                  2\n#define regDSCC1_DSCC_R_Y_SQUARED_ERROR_UPPER                                                           0x3083\n#define regDSCC1_DSCC_R_Y_SQUARED_ERROR_UPPER_BASE_IDX                                                  2\n#define regDSCC1_DSCC_G_CB_SQUARED_ERROR_LOWER                                                          0x3084\n#define regDSCC1_DSCC_G_CB_SQUARED_ERROR_LOWER_BASE_IDX                                                 2\n#define regDSCC1_DSCC_G_CB_SQUARED_ERROR_UPPER                                                          0x3085\n#define regDSCC1_DSCC_G_CB_SQUARED_ERROR_UPPER_BASE_IDX                                                 2\n#define regDSCC1_DSCC_B_CR_SQUARED_ERROR_LOWER                                                          0x3086\n#define regDSCC1_DSCC_B_CR_SQUARED_ERROR_LOWER_BASE_IDX                                                 2\n#define regDSCC1_DSCC_B_CR_SQUARED_ERROR_UPPER                                                          0x3087\n#define regDSCC1_DSCC_B_CR_SQUARED_ERROR_UPPER_BASE_IDX                                                 2\n#define regDSCC1_DSCC_MAX_ABS_ERROR0                                                                    0x3088\n#define regDSCC1_DSCC_MAX_ABS_ERROR0_BASE_IDX                                                           2\n#define regDSCC1_DSCC_MAX_ABS_ERROR1                                                                    0x3089\n#define regDSCC1_DSCC_MAX_ABS_ERROR1_BASE_IDX                                                           2\n#define regDSCC1_DSCC_RATE_BUFFER0_MAX_FULLNESS_LEVEL                                                   0x308a\n#define regDSCC1_DSCC_RATE_BUFFER0_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define regDSCC1_DSCC_RATE_BUFFER1_MAX_FULLNESS_LEVEL                                                   0x308b\n#define regDSCC1_DSCC_RATE_BUFFER1_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define regDSCC1_DSCC_RATE_BUFFER2_MAX_FULLNESS_LEVEL                                                   0x308c\n#define regDSCC1_DSCC_RATE_BUFFER2_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define regDSCC1_DSCC_RATE_BUFFER3_MAX_FULLNESS_LEVEL                                                   0x308d\n#define regDSCC1_DSCC_RATE_BUFFER3_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define regDSCC1_DSCC_RATE_CONTROL_BUFFER0_MAX_FULLNESS_LEVEL                                           0x308e\n#define regDSCC1_DSCC_RATE_CONTROL_BUFFER0_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define regDSCC1_DSCC_RATE_CONTROL_BUFFER1_MAX_FULLNESS_LEVEL                                           0x308f\n#define regDSCC1_DSCC_RATE_CONTROL_BUFFER1_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define regDSCC1_DSCC_RATE_CONTROL_BUFFER2_MAX_FULLNESS_LEVEL                                           0x3090\n#define regDSCC1_DSCC_RATE_CONTROL_BUFFER2_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define regDSCC1_DSCC_RATE_CONTROL_BUFFER3_MAX_FULLNESS_LEVEL                                           0x3091\n#define regDSCC1_DSCC_RATE_CONTROL_BUFFER3_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define regDSCC1_DSCC_TEST_DEBUG_BUS_ROTATE                                                             0x3096\n#define regDSCC1_DSCC_TEST_DEBUG_BUS_ROTATE_BASE_IDX                                                    2\n\n\n\n\n#define regDSCCIF1_DSCCIF_CONFIG0                                                                       0x3061\n#define regDSCCIF1_DSCCIF_CONFIG0_BASE_IDX                                                              2\n#define regDSCCIF1_DSCCIF_CONFIG1                                                                       0x3062\n#define regDSCCIF1_DSCCIF_CONFIG1_BASE_IDX                                                              2\n\n\n\n\n#define regDSC_TOP1_DSC_TOP_CONTROL                                                                     0x305c\n#define regDSC_TOP1_DSC_TOP_CONTROL_BASE_IDX                                                            2\n#define regDSC_TOP1_DSC_DEBUG_CONTROL                                                                   0x305d\n#define regDSC_TOP1_DSC_DEBUG_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define regDC_PERFMON20_PERFCOUNTER_CNTL                                                                0x30ac\n#define regDC_PERFMON20_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define regDC_PERFMON20_PERFCOUNTER_CNTL2                                                               0x30ad\n#define regDC_PERFMON20_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define regDC_PERFMON20_PERFCOUNTER_STATE                                                               0x30ae\n#define regDC_PERFMON20_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define regDC_PERFMON20_PERFMON_CNTL                                                                    0x30af\n#define regDC_PERFMON20_PERFMON_CNTL_BASE_IDX                                                           2\n#define regDC_PERFMON20_PERFMON_CNTL2                                                                   0x30b0\n#define regDC_PERFMON20_PERFMON_CNTL2_BASE_IDX                                                          2\n#define regDC_PERFMON20_PERFMON_CVALUE_INT_MISC                                                         0x30b1\n#define regDC_PERFMON20_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define regDC_PERFMON20_PERFMON_CVALUE_LOW                                                              0x30b2\n#define regDC_PERFMON20_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define regDC_PERFMON20_PERFMON_HI                                                                      0x30b3\n#define regDC_PERFMON20_PERFMON_HI_BASE_IDX                                                             2\n#define regDC_PERFMON20_PERFMON_LOW                                                                     0x30b4\n#define regDC_PERFMON20_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define regDSCC2_DSCC_CONFIG0                                                                           0x30c2\n#define regDSCC2_DSCC_CONFIG0_BASE_IDX                                                                  2\n#define regDSCC2_DSCC_CONFIG1                                                                           0x30c3\n#define regDSCC2_DSCC_CONFIG1_BASE_IDX                                                                  2\n#define regDSCC2_DSCC_STATUS                                                                            0x30c4\n#define regDSCC2_DSCC_STATUS_BASE_IDX                                                                   2\n#define regDSCC2_DSCC_INTERRUPT_CONTROL_STATUS                                                          0x30c5\n#define regDSCC2_DSCC_INTERRUPT_CONTROL_STATUS_BASE_IDX                                                 2\n#define regDSCC2_DSCC_PPS_CONFIG0                                                                       0x30c6\n#define regDSCC2_DSCC_PPS_CONFIG0_BASE_IDX                                                              2\n#define regDSCC2_DSCC_PPS_CONFIG1                                                                       0x30c7\n#define regDSCC2_DSCC_PPS_CONFIG1_BASE_IDX                                                              2\n#define regDSCC2_DSCC_PPS_CONFIG2                                                                       0x30c8\n#define regDSCC2_DSCC_PPS_CONFIG2_BASE_IDX                                                              2\n#define regDSCC2_DSCC_PPS_CONFIG3                                                                       0x30c9\n#define regDSCC2_DSCC_PPS_CONFIG3_BASE_IDX                                                              2\n#define regDSCC2_DSCC_PPS_CONFIG4                                                                       0x30ca\n#define regDSCC2_DSCC_PPS_CONFIG4_BASE_IDX                                                              2\n#define regDSCC2_DSCC_PPS_CONFIG5                                                                       0x30cb\n#define regDSCC2_DSCC_PPS_CONFIG5_BASE_IDX                                                              2\n#define regDSCC2_DSCC_PPS_CONFIG6                                                                       0x30cc\n#define regDSCC2_DSCC_PPS_CONFIG6_BASE_IDX                                                              2\n#define regDSCC2_DSCC_PPS_CONFIG7                                                                       0x30cd\n#define regDSCC2_DSCC_PPS_CONFIG7_BASE_IDX                                                              2\n#define regDSCC2_DSCC_PPS_CONFIG8                                                                       0x30ce\n#define regDSCC2_DSCC_PPS_CONFIG8_BASE_IDX                                                              2\n#define regDSCC2_DSCC_PPS_CONFIG9                                                                       0x30cf\n#define regDSCC2_DSCC_PPS_CONFIG9_BASE_IDX                                                              2\n#define regDSCC2_DSCC_PPS_CONFIG10                                                                      0x30d0\n#define regDSCC2_DSCC_PPS_CONFIG10_BASE_IDX                                                             2\n#define regDSCC2_DSCC_PPS_CONFIG11                                                                      0x30d1\n#define regDSCC2_DSCC_PPS_CONFIG11_BASE_IDX                                                             2\n#define regDSCC2_DSCC_PPS_CONFIG12                                                                      0x30d2\n#define regDSCC2_DSCC_PPS_CONFIG12_BASE_IDX                                                             2\n#define regDSCC2_DSCC_PPS_CONFIG13                                                                      0x30d3\n#define regDSCC2_DSCC_PPS_CONFIG13_BASE_IDX                                                             2\n#define regDSCC2_DSCC_PPS_CONFIG14                                                                      0x30d4\n#define regDSCC2_DSCC_PPS_CONFIG14_BASE_IDX                                                             2\n#define regDSCC2_DSCC_PPS_CONFIG15                                                                      0x30d5\n#define regDSCC2_DSCC_PPS_CONFIG15_BASE_IDX                                                             2\n#define regDSCC2_DSCC_PPS_CONFIG16                                                                      0x30d6\n#define regDSCC2_DSCC_PPS_CONFIG16_BASE_IDX                                                             2\n#define regDSCC2_DSCC_PPS_CONFIG17                                                                      0x30d7\n#define regDSCC2_DSCC_PPS_CONFIG17_BASE_IDX                                                             2\n#define regDSCC2_DSCC_PPS_CONFIG18                                                                      0x30d8\n#define regDSCC2_DSCC_PPS_CONFIG18_BASE_IDX                                                             2\n#define regDSCC2_DSCC_PPS_CONFIG19                                                                      0x30d9\n#define regDSCC2_DSCC_PPS_CONFIG19_BASE_IDX                                                             2\n#define regDSCC2_DSCC_PPS_CONFIG20                                                                      0x30da\n#define regDSCC2_DSCC_PPS_CONFIG20_BASE_IDX                                                             2\n#define regDSCC2_DSCC_PPS_CONFIG21                                                                      0x30db\n#define regDSCC2_DSCC_PPS_CONFIG21_BASE_IDX                                                             2\n#define regDSCC2_DSCC_PPS_CONFIG22                                                                      0x30dc\n#define regDSCC2_DSCC_PPS_CONFIG22_BASE_IDX                                                             2\n#define regDSCC2_DSCC_MEM_POWER_CONTROL                                                                 0x30dd\n#define regDSCC2_DSCC_MEM_POWER_CONTROL_BASE_IDX                                                        2\n#define regDSCC2_DSCC_R_Y_SQUARED_ERROR_LOWER                                                           0x30de\n#define regDSCC2_DSCC_R_Y_SQUARED_ERROR_LOWER_BASE_IDX                                                  2\n#define regDSCC2_DSCC_R_Y_SQUARED_ERROR_UPPER                                                           0x30df\n#define regDSCC2_DSCC_R_Y_SQUARED_ERROR_UPPER_BASE_IDX                                                  2\n#define regDSCC2_DSCC_G_CB_SQUARED_ERROR_LOWER                                                          0x30e0\n#define regDSCC2_DSCC_G_CB_SQUARED_ERROR_LOWER_BASE_IDX                                                 2\n#define regDSCC2_DSCC_G_CB_SQUARED_ERROR_UPPER                                                          0x30e1\n#define regDSCC2_DSCC_G_CB_SQUARED_ERROR_UPPER_BASE_IDX                                                 2\n#define regDSCC2_DSCC_B_CR_SQUARED_ERROR_LOWER                                                          0x30e2\n#define regDSCC2_DSCC_B_CR_SQUARED_ERROR_LOWER_BASE_IDX                                                 2\n#define regDSCC2_DSCC_B_CR_SQUARED_ERROR_UPPER                                                          0x30e3\n#define regDSCC2_DSCC_B_CR_SQUARED_ERROR_UPPER_BASE_IDX                                                 2\n#define regDSCC2_DSCC_MAX_ABS_ERROR0                                                                    0x30e4\n#define regDSCC2_DSCC_MAX_ABS_ERROR0_BASE_IDX                                                           2\n#define regDSCC2_DSCC_MAX_ABS_ERROR1                                                                    0x30e5\n#define regDSCC2_DSCC_MAX_ABS_ERROR1_BASE_IDX                                                           2\n#define regDSCC2_DSCC_RATE_BUFFER0_MAX_FULLNESS_LEVEL                                                   0x30e6\n#define regDSCC2_DSCC_RATE_BUFFER0_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define regDSCC2_DSCC_RATE_BUFFER1_MAX_FULLNESS_LEVEL                                                   0x30e7\n#define regDSCC2_DSCC_RATE_BUFFER1_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define regDSCC2_DSCC_RATE_BUFFER2_MAX_FULLNESS_LEVEL                                                   0x30e8\n#define regDSCC2_DSCC_RATE_BUFFER2_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define regDSCC2_DSCC_RATE_BUFFER3_MAX_FULLNESS_LEVEL                                                   0x30e9\n#define regDSCC2_DSCC_RATE_BUFFER3_MAX_FULLNESS_LEVEL_BASE_IDX                                          2\n#define regDSCC2_DSCC_RATE_CONTROL_BUFFER0_MAX_FULLNESS_LEVEL                                           0x30ea\n#define regDSCC2_DSCC_RATE_CONTROL_BUFFER0_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define regDSCC2_DSCC_RATE_CONTROL_BUFFER1_MAX_FULLNESS_LEVEL                                           0x30eb\n#define regDSCC2_DSCC_RATE_CONTROL_BUFFER1_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define regDSCC2_DSCC_RATE_CONTROL_BUFFER2_MAX_FULLNESS_LEVEL                                           0x30ec\n#define regDSCC2_DSCC_RATE_CONTROL_BUFFER2_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define regDSCC2_DSCC_RATE_CONTROL_BUFFER3_MAX_FULLNESS_LEVEL                                           0x30ed\n#define regDSCC2_DSCC_RATE_CONTROL_BUFFER3_MAX_FULLNESS_LEVEL_BASE_IDX                                  2\n#define regDSCC2_DSCC_TEST_DEBUG_BUS_ROTATE                                                             0x30f2\n#define regDSCC2_DSCC_TEST_DEBUG_BUS_ROTATE_BASE_IDX                                                    2\n\n\n\n\n#define regDSCCIF2_DSCCIF_CONFIG0                                                                       0x30bd\n#define regDSCCIF2_DSCCIF_CONFIG0_BASE_IDX                                                              2\n#define regDSCCIF2_DSCCIF_CONFIG1                                                                       0x30be\n#define regDSCCIF2_DSCCIF_CONFIG1_BASE_IDX                                                              2\n\n\n\n\n#define regDSC_TOP2_DSC_TOP_CONTROL                                                                     0x30b8\n#define regDSC_TOP2_DSC_TOP_CONTROL_BASE_IDX                                                            2\n#define regDSC_TOP2_DSC_DEBUG_CONTROL                                                                   0x30b9\n#define regDSC_TOP2_DSC_DEBUG_CONTROL_BASE_IDX                                                          2\n\n\n\n\n#define regDC_PERFMON21_PERFCOUNTER_CNTL                                                                0x3108\n#define regDC_PERFMON21_PERFCOUNTER_CNTL_BASE_IDX                                                       2\n#define regDC_PERFMON21_PERFCOUNTER_CNTL2                                                               0x3109\n#define regDC_PERFMON21_PERFCOUNTER_CNTL2_BASE_IDX                                                      2\n#define regDC_PERFMON21_PERFCOUNTER_STATE                                                               0x310a\n#define regDC_PERFMON21_PERFCOUNTER_STATE_BASE_IDX                                                      2\n#define regDC_PERFMON21_PERFMON_CNTL                                                                    0x310b\n#define regDC_PERFMON21_PERFMON_CNTL_BASE_IDX                                                           2\n#define regDC_PERFMON21_PERFMON_CNTL2                                                                   0x310c\n#define regDC_PERFMON21_PERFMON_CNTL2_BASE_IDX                                                          2\n#define regDC_PERFMON21_PERFMON_CVALUE_INT_MISC                                                         0x310d\n#define regDC_PERFMON21_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                2\n#define regDC_PERFMON21_PERFMON_CVALUE_LOW                                                              0x310e\n#define regDC_PERFMON21_PERFMON_CVALUE_LOW_BASE_IDX                                                     2\n#define regDC_PERFMON21_PERFMON_HI                                                                      0x310f\n#define regDC_PERFMON21_PERFMON_HI_BASE_IDX                                                             2\n#define regDC_PERFMON21_PERFMON_LOW                                                                     0x3110\n#define regDC_PERFMON21_PERFMON_LOW_BASE_IDX                                                            2\n\n\n\n\n#define regHPO_TOP_CLOCK_CONTROL                                                                        0x0e43\n#define regHPO_TOP_CLOCK_CONTROL_BASE_IDX                                                               3\n#define regHPO_TOP_HW_CONTROL                                                                           0x0e4a\n#define regHPO_TOP_HW_CONTROL_BASE_IDX                                                                  3\n\n\n\n\n#define regDP_STREAM_MAPPER_CONTROL0                                                                    0x0e56\n#define regDP_STREAM_MAPPER_CONTROL0_BASE_IDX                                                           3\n#define regDP_STREAM_MAPPER_CONTROL1                                                                    0x0e57\n#define regDP_STREAM_MAPPER_CONTROL1_BASE_IDX                                                           3\n#define regDP_STREAM_MAPPER_CONTROL2                                                                    0x0e58\n#define regDP_STREAM_MAPPER_CONTROL2_BASE_IDX                                                           3\n#define regDP_STREAM_MAPPER_CONTROL3                                                                    0x0e59\n#define regDP_STREAM_MAPPER_CONTROL3_BASE_IDX                                                           3\n\n\n\n\n#define regDC_PERFMON22_PERFCOUNTER_CNTL                                                                0x0e66\n#define regDC_PERFMON22_PERFCOUNTER_CNTL_BASE_IDX                                                       3\n#define regDC_PERFMON22_PERFCOUNTER_CNTL2                                                               0x0e67\n#define regDC_PERFMON22_PERFCOUNTER_CNTL2_BASE_IDX                                                      3\n#define regDC_PERFMON22_PERFCOUNTER_STATE                                                               0x0e68\n#define regDC_PERFMON22_PERFCOUNTER_STATE_BASE_IDX                                                      3\n#define regDC_PERFMON22_PERFMON_CNTL                                                                    0x0e69\n#define regDC_PERFMON22_PERFMON_CNTL_BASE_IDX                                                           3\n#define regDC_PERFMON22_PERFMON_CNTL2                                                                   0x0e6a\n#define regDC_PERFMON22_PERFMON_CNTL2_BASE_IDX                                                          3\n#define regDC_PERFMON22_PERFMON_CVALUE_INT_MISC                                                         0x0e6b\n#define regDC_PERFMON22_PERFMON_CVALUE_INT_MISC_BASE_IDX                                                3\n#define regDC_PERFMON22_PERFMON_CVALUE_LOW                                                              0x0e6c\n#define regDC_PERFMON22_PERFMON_CVALUE_LOW_BASE_IDX                                                     3\n#define regDC_PERFMON22_PERFMON_HI                                                                      0x0e6d\n#define regDC_PERFMON22_PERFMON_HI_BASE_IDX                                                             3\n#define regDC_PERFMON22_PERFMON_LOW                                                                     0x0e6e\n#define regDC_PERFMON22_PERFMON_LOW_BASE_IDX                                                            3\n\n\n\n\n#define regAFMT5_AFMT_VBI_PACKET_CONTROL                                                                0x091c\n#define regAFMT5_AFMT_VBI_PACKET_CONTROL_BASE_IDX                                                       3\n#define regAFMT5_AFMT_AUDIO_PACKET_CONTROL2                                                             0x091d\n#define regAFMT5_AFMT_AUDIO_PACKET_CONTROL2_BASE_IDX                                                    3\n#define regAFMT5_AFMT_AUDIO_INFO0                                                                       0x091e\n#define regAFMT5_AFMT_AUDIO_INFO0_BASE_IDX                                                              3\n#define regAFMT5_AFMT_AUDIO_INFO1                                                                       0x091f\n#define regAFMT5_AFMT_AUDIO_INFO1_BASE_IDX                                                              3\n#define regAFMT5_AFMT_60958_0                                                                           0x0920\n#define regAFMT5_AFMT_60958_0_BASE_IDX                                                                  3\n#define regAFMT5_AFMT_60958_1                                                                           0x0921\n#define regAFMT5_AFMT_60958_1_BASE_IDX                                                                  3\n#define regAFMT5_AFMT_AUDIO_CRC_CONTROL                                                                 0x0922\n#define regAFMT5_AFMT_AUDIO_CRC_CONTROL_BASE_IDX                                                        3\n#define regAFMT5_AFMT_RAMP_CONTROL0                                                                     0x0923\n#define regAFMT5_AFMT_RAMP_CONTROL0_BASE_IDX                                                            3\n#define regAFMT5_AFMT_RAMP_CONTROL1                                                                     0x0924\n#define regAFMT5_AFMT_RAMP_CONTROL1_BASE_IDX                                                            3\n#define regAFMT5_AFMT_RAMP_CONTROL2                                                                     0x0925\n#define regAFMT5_AFMT_RAMP_CONTROL2_BASE_IDX                                                            3\n#define regAFMT5_AFMT_RAMP_CONTROL3                                                                     0x0926\n#define regAFMT5_AFMT_RAMP_CONTROL3_BASE_IDX                                                            3\n#define regAFMT5_AFMT_60958_2                                                                           0x0927\n#define regAFMT5_AFMT_60958_2_BASE_IDX                                                                  3\n#define regAFMT5_AFMT_AUDIO_CRC_RESULT                                                                  0x0928\n#define regAFMT5_AFMT_AUDIO_CRC_RESULT_BASE_IDX                                                         3\n#define regAFMT5_AFMT_STATUS                                                                            0x0929\n#define regAFMT5_AFMT_STATUS_BASE_IDX                                                                   3\n#define regAFMT5_AFMT_AUDIO_PACKET_CONTROL                                                              0x092a\n#define regAFMT5_AFMT_AUDIO_PACKET_CONTROL_BASE_IDX                                                     3\n#define regAFMT5_AFMT_INFOFRAME_CONTROL0                                                                0x092b\n#define regAFMT5_AFMT_INFOFRAME_CONTROL0_BASE_IDX                                                       3\n#define regAFMT5_AFMT_AUDIO_SRC_CONTROL                                                                 0x092d\n#define regAFMT5_AFMT_AUDIO_SRC_CONTROL_BASE_IDX                                                        3\n#define regAFMT5_AFMT_MEM_PWR                                                                           0x092f\n#define regAFMT5_AFMT_MEM_PWR_BASE_IDX                                                                  3\n\n\n\n\n#define regDME5_DME_CONTROL                                                                             0x093c\n#define regDME5_DME_CONTROL_BASE_IDX                                                                    3\n#define regDME5_DME_MEMORY_CONTROL                                                                      0x093d\n#define regDME5_DME_MEMORY_CONTROL_BASE_IDX                                                             3\n\n\n\n\n#define regVPG5_VPG_GENERIC_PACKET_ACCESS_CTRL                                                          0x0931\n#define regVPG5_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX                                                 3\n#define regVPG5_VPG_GENERIC_PACKET_DATA                                                                 0x0932\n#define regVPG5_VPG_GENERIC_PACKET_DATA_BASE_IDX                                                        3\n#define regVPG5_VPG_GSP_FRAME_UPDATE_CTRL                                                               0x0933\n#define regVPG5_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX                                                      3\n#define regVPG5_VPG_GSP_IMMEDIATE_UPDATE_CTRL                                                           0x0934\n#define regVPG5_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX                                                  3\n#define regVPG5_VPG_GENERIC_STATUS                                                                      0x0935\n#define regVPG5_VPG_GENERIC_STATUS_BASE_IDX                                                             3\n#define regVPG5_VPG_MEM_PWR                                                                             0x0936\n#define regVPG5_VPG_MEM_PWR_BASE_IDX                                                                    3\n#define regVPG5_VPG_ISRC1_2_ACCESS_CTRL                                                                 0x0937\n#define regVPG5_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX                                                        3\n#define regVPG5_VPG_ISRC1_2_DATA                                                                        0x0938\n#define regVPG5_VPG_ISRC1_2_DATA_BASE_IDX                                                               3\n#define regVPG5_VPG_MPEG_INFO0                                                                          0x0939\n#define regVPG5_VPG_MPEG_INFO0_BASE_IDX                                                                 3\n#define regVPG5_VPG_MPEG_INFO1                                                                          0x093a\n#define regVPG5_VPG_MPEG_INFO1_BASE_IDX                                                                 3\n\n\n\n\n#define regDP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_CONTROL                                                   0x3623\n#define regDP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_CONTROL_BASE_IDX                                          2\n#define regDP_STREAM_ENC0_DP_STREAM_ENC_INPUT_MUX_CONTROL                                               0x3624\n#define regDP_STREAM_ENC0_DP_STREAM_ENC_INPUT_MUX_CONTROL_BASE_IDX                                      2\n#define regDP_STREAM_ENC0_DP_STREAM_ENC_AUDIO_CONTROL                                                   0x3625\n#define regDP_STREAM_ENC0_DP_STREAM_ENC_AUDIO_CONTROL_BASE_IDX                                          2\n#define regDP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0                        0x3626\n#define regDP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0_BASE_IDX               2\n#define regDP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1                        0x3627\n#define regDP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1_BASE_IDX               2\n#define regDP_STREAM_ENC0_DP_STREAM_ENC_SPARE                                                           0x3628\n#define regDP_STREAM_ENC0_DP_STREAM_ENC_SPARE_BASE_IDX                                                  2\n\n\n\n\n#define regAPG0_APG_CONTROL                                                                             0x3630\n#define regAPG0_APG_CONTROL_BASE_IDX                                                                    2\n#define regAPG0_APG_CONTROL2                                                                            0x3631\n#define regAPG0_APG_CONTROL2_BASE_IDX                                                                   2\n#define regAPG0_APG_DBG_GEN_CONTROL                                                                     0x3632\n#define regAPG0_APG_DBG_GEN_CONTROL_BASE_IDX                                                            2\n#define regAPG0_APG_PACKET_CONTROL                                                                      0x3633\n#define regAPG0_APG_PACKET_CONTROL_BASE_IDX                                                             2\n#define regAPG0_APG_AUDIO_CRC_CONTROL                                                                   0x363a\n#define regAPG0_APG_AUDIO_CRC_CONTROL_BASE_IDX                                                          2\n#define regAPG0_APG_AUDIO_CRC_CONTROL2                                                                  0x363b\n#define regAPG0_APG_AUDIO_CRC_CONTROL2_BASE_IDX                                                         2\n#define regAPG0_APG_AUDIO_CRC_RESULT                                                                    0x363c\n#define regAPG0_APG_AUDIO_CRC_RESULT_BASE_IDX                                                           2\n#define regAPG0_APG_STATUS                                                                              0x3641\n#define regAPG0_APG_STATUS_BASE_IDX                                                                     2\n#define regAPG0_APG_STATUS2                                                                             0x3642\n#define regAPG0_APG_STATUS2_BASE_IDX                                                                    2\n#define regAPG0_APG_MEM_PWR                                                                             0x3644\n#define regAPG0_APG_MEM_PWR_BASE_IDX                                                                    2\n#define regAPG0_APG_SPARE                                                                               0x3646\n#define regAPG0_APG_SPARE_BASE_IDX                                                                      2\n\n\n\n\n#define regDME6_DME_CONTROL                                                                             0x364e\n#define regDME6_DME_CONTROL_BASE_IDX                                                                    2\n#define regDME6_DME_MEMORY_CONTROL                                                                      0x364f\n#define regDME6_DME_MEMORY_CONTROL_BASE_IDX                                                             2\n\n\n\n\n#define regVPG6_VPG_GENERIC_PACKET_ACCESS_CTRL                                                          0x3651\n#define regVPG6_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX                                                 2\n#define regVPG6_VPG_GENERIC_PACKET_DATA                                                                 0x3652\n#define regVPG6_VPG_GENERIC_PACKET_DATA_BASE_IDX                                                        2\n#define regVPG6_VPG_GSP_FRAME_UPDATE_CTRL                                                               0x3653\n#define regVPG6_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX                                                      2\n#define regVPG6_VPG_GSP_IMMEDIATE_UPDATE_CTRL                                                           0x3654\n#define regVPG6_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX                                                  2\n#define regVPG6_VPG_GENERIC_STATUS                                                                      0x3655\n#define regVPG6_VPG_GENERIC_STATUS_BASE_IDX                                                             2\n#define regVPG6_VPG_MEM_PWR                                                                             0x3656\n#define regVPG6_VPG_MEM_PWR_BASE_IDX                                                                    2\n#define regVPG6_VPG_ISRC1_2_ACCESS_CTRL                                                                 0x3657\n#define regVPG6_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX                                                        2\n#define regVPG6_VPG_ISRC1_2_DATA                                                                        0x3658\n#define regVPG6_VPG_ISRC1_2_DATA_BASE_IDX                                                               2\n#define regVPG6_VPG_MPEG_INFO0                                                                          0x3659\n#define regVPG6_VPG_MPEG_INFO0_BASE_IDX                                                                 2\n#define regVPG6_VPG_MPEG_INFO1                                                                          0x365a\n#define regVPG6_VPG_MPEG_INFO1_BASE_IDX                                                                 2\n\n\n\n\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_CONTROL                                                           0x365d\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_CONTROL_BASE_IDX                                                  2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_FIFO_CONTROL                                                  0x365e\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_FIFO_CONTROL_BASE_IDX                                         2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL                                     0x365f\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL_BASE_IDX                            2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL                            0x3660\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL_BASE_IDX                   2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_PIXEL_FORMAT                                                  0x3661\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_PIXEL_FORMAT_BASE_IDX                                         2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA0                                                          0x3662\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA0_BASE_IDX                                                 2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA1                                                          0x3663\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA1_BASE_IDX                                                 2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA2                                                          0x3664\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA2_BASE_IDX                                                 2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA3                                                          0x3665\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA3_BASE_IDX                                                 2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA4                                                          0x3666\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA4_BASE_IDX                                                 2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA5                                                          0x3667\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA5_BASE_IDX                                                 2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA6                                                          0x3668\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA6_BASE_IDX                                                 2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA7                                                          0x3669\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA7_BASE_IDX                                                 2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA8                                                          0x366a\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA8_BASE_IDX                                                 2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_HBLANK_CONTROL                                                    0x366b\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_HBLANK_CONTROL_BASE_IDX                                           2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL0                                                  0x366c\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL0_BASE_IDX                                         2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL1                                                  0x366d\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL1_BASE_IDX                                         2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL2                                                  0x366e\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL2_BASE_IDX                                         2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL3                                                  0x366f\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL3_BASE_IDX                                         2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL4                                                  0x3670\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL4_BASE_IDX                                         2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL5                                                  0x3671\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL5_BASE_IDX                                         2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL6                                                  0x3672\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL6_BASE_IDX                                         2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL7                                                  0x3673\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL7_BASE_IDX                                         2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL8                                                  0x3674\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL8_BASE_IDX                                         2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL9                                                  0x3675\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL9_BASE_IDX                                         2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL10                                                 0x3676\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL10_BASE_IDX                                        2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL11                                                 0x3677\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL11_BASE_IDX                                        2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL12                                                 0x3678\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL12_BASE_IDX                                        2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL13                                                 0x3679\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL13_BASE_IDX                                        2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL14                                                 0x367a\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL14_BASE_IDX                                        2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_CONTROL                                                       0x367b\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_CONTROL_BASE_IDX                                              2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_AUDIO_CONTROL0                                                0x367c\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_AUDIO_CONTROL0_BASE_IDX                                       2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_AUDIO_CONTROL1                                                0x367d\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_AUDIO_CONTROL1_BASE_IDX                                       2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL                                       0x367e\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL_BASE_IDX                              2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA_CONTROL                                                   0x3683\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA_CONTROL_BASE_IDX                                          2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_VBID_CONTROL                                                  0x3684\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_VBID_CONTROL_BASE_IDX                                         2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_STREAM_CONTROL                                                0x3685\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_STREAM_CONTROL_BASE_IDX                                       2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL                                          0x3686\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL_BASE_IDX                                 2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_CONTROL                                                   0x3687\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_CONTROL_BASE_IDX                                          2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_RESULT0                                                   0x3688\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_RESULT0_BASE_IDX                                          2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_RESULT1                                                   0x3689\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_RESULT1_BASE_IDX                                          2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_STATUS                                                    0x368a\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_STATUS_BASE_IDX                                           2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_MEM_POWER_CONTROL                                                 0x368b\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_MEM_POWER_CONTROL_BASE_IDX                                        2\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SPARE                                                             0x368c\n#define regDP_SYM32_ENC0_DP_SYM32_ENC_SPARE_BASE_IDX                                                    2\n\n\n\n\n#define regDP_STREAM_ENC1_DP_STREAM_ENC_CLOCK_CONTROL                                                   0x36f7\n#define regDP_STREAM_ENC1_DP_STREAM_ENC_CLOCK_CONTROL_BASE_IDX                                          2\n#define regDP_STREAM_ENC1_DP_STREAM_ENC_INPUT_MUX_CONTROL                                               0x36f8\n#define regDP_STREAM_ENC1_DP_STREAM_ENC_INPUT_MUX_CONTROL_BASE_IDX                                      2\n#define regDP_STREAM_ENC1_DP_STREAM_ENC_AUDIO_CONTROL                                                   0x36f9\n#define regDP_STREAM_ENC1_DP_STREAM_ENC_AUDIO_CONTROL_BASE_IDX                                          2\n#define regDP_STREAM_ENC1_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0                        0x36fa\n#define regDP_STREAM_ENC1_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0_BASE_IDX               2\n#define regDP_STREAM_ENC1_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1                        0x36fb\n#define regDP_STREAM_ENC1_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1_BASE_IDX               2\n#define regDP_STREAM_ENC1_DP_STREAM_ENC_SPARE                                                           0x36fc\n#define regDP_STREAM_ENC1_DP_STREAM_ENC_SPARE_BASE_IDX                                                  2\n\n\n\n\n#define regAPG1_APG_CONTROL                                                                             0x3704\n#define regAPG1_APG_CONTROL_BASE_IDX                                                                    2\n#define regAPG1_APG_CONTROL2                                                                            0x3705\n#define regAPG1_APG_CONTROL2_BASE_IDX                                                                   2\n#define regAPG1_APG_DBG_GEN_CONTROL                                                                     0x3706\n#define regAPG1_APG_DBG_GEN_CONTROL_BASE_IDX                                                            2\n#define regAPG1_APG_PACKET_CONTROL                                                                      0x3707\n#define regAPG1_APG_PACKET_CONTROL_BASE_IDX                                                             2\n#define regAPG1_APG_AUDIO_CRC_CONTROL                                                                   0x370e\n#define regAPG1_APG_AUDIO_CRC_CONTROL_BASE_IDX                                                          2\n#define regAPG1_APG_AUDIO_CRC_CONTROL2                                                                  0x370f\n#define regAPG1_APG_AUDIO_CRC_CONTROL2_BASE_IDX                                                         2\n#define regAPG1_APG_AUDIO_CRC_RESULT                                                                    0x3710\n#define regAPG1_APG_AUDIO_CRC_RESULT_BASE_IDX                                                           2\n#define regAPG1_APG_STATUS                                                                              0x3715\n#define regAPG1_APG_STATUS_BASE_IDX                                                                     2\n#define regAPG1_APG_STATUS2                                                                             0x3716\n#define regAPG1_APG_STATUS2_BASE_IDX                                                                    2\n#define regAPG1_APG_MEM_PWR                                                                             0x3718\n#define regAPG1_APG_MEM_PWR_BASE_IDX                                                                    2\n#define regAPG1_APG_SPARE                                                                               0x371a\n#define regAPG1_APG_SPARE_BASE_IDX                                                                      2\n\n\n\n\n#define regDME7_DME_CONTROL                                                                             0x3722\n#define regDME7_DME_CONTROL_BASE_IDX                                                                    2\n#define regDME7_DME_MEMORY_CONTROL                                                                      0x3723\n#define regDME7_DME_MEMORY_CONTROL_BASE_IDX                                                             2\n\n\n\n\n#define regVPG7_VPG_GENERIC_PACKET_ACCESS_CTRL                                                          0x3725\n#define regVPG7_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX                                                 2\n#define regVPG7_VPG_GENERIC_PACKET_DATA                                                                 0x3726\n#define regVPG7_VPG_GENERIC_PACKET_DATA_BASE_IDX                                                        2\n#define regVPG7_VPG_GSP_FRAME_UPDATE_CTRL                                                               0x3727\n#define regVPG7_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX                                                      2\n#define regVPG7_VPG_GSP_IMMEDIATE_UPDATE_CTRL                                                           0x3728\n#define regVPG7_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX                                                  2\n#define regVPG7_VPG_GENERIC_STATUS                                                                      0x3729\n#define regVPG7_VPG_GENERIC_STATUS_BASE_IDX                                                             2\n#define regVPG7_VPG_MEM_PWR                                                                             0x372a\n#define regVPG7_VPG_MEM_PWR_BASE_IDX                                                                    2\n#define regVPG7_VPG_ISRC1_2_ACCESS_CTRL                                                                 0x372b\n#define regVPG7_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX                                                        2\n#define regVPG7_VPG_ISRC1_2_DATA                                                                        0x372c\n#define regVPG7_VPG_ISRC1_2_DATA_BASE_IDX                                                               2\n#define regVPG7_VPG_MPEG_INFO0                                                                          0x372d\n#define regVPG7_VPG_MPEG_INFO0_BASE_IDX                                                                 2\n#define regVPG7_VPG_MPEG_INFO1                                                                          0x372e\n#define regVPG7_VPG_MPEG_INFO1_BASE_IDX                                                                 2\n\n\n\n\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_CONTROL                                                           0x3731\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_CONTROL_BASE_IDX                                                  2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_FIFO_CONTROL                                                  0x3732\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_FIFO_CONTROL_BASE_IDX                                         2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL                                     0x3733\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL_BASE_IDX                            2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL                            0x3734\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL_BASE_IDX                   2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_PIXEL_FORMAT                                                  0x3735\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_PIXEL_FORMAT_BASE_IDX                                         2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA0                                                          0x3736\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA0_BASE_IDX                                                 2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA1                                                          0x3737\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA1_BASE_IDX                                                 2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA2                                                          0x3738\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA2_BASE_IDX                                                 2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA3                                                          0x3739\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA3_BASE_IDX                                                 2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA4                                                          0x373a\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA4_BASE_IDX                                                 2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA5                                                          0x373b\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA5_BASE_IDX                                                 2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA6                                                          0x373c\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA6_BASE_IDX                                                 2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA7                                                          0x373d\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA7_BASE_IDX                                                 2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA8                                                          0x373e\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA8_BASE_IDX                                                 2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_HBLANK_CONTROL                                                    0x373f\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_HBLANK_CONTROL_BASE_IDX                                           2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL0                                                  0x3740\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL0_BASE_IDX                                         2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL1                                                  0x3741\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL1_BASE_IDX                                         2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL2                                                  0x3742\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL2_BASE_IDX                                         2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL3                                                  0x3743\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL3_BASE_IDX                                         2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL4                                                  0x3744\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL4_BASE_IDX                                         2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL5                                                  0x3745\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL5_BASE_IDX                                         2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL6                                                  0x3746\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL6_BASE_IDX                                         2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL7                                                  0x3747\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL7_BASE_IDX                                         2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL8                                                  0x3748\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL8_BASE_IDX                                         2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL9                                                  0x3749\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL9_BASE_IDX                                         2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL10                                                 0x374a\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL10_BASE_IDX                                        2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL11                                                 0x374b\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL11_BASE_IDX                                        2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL12                                                 0x374c\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL12_BASE_IDX                                        2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL13                                                 0x374d\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL13_BASE_IDX                                        2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL14                                                 0x374e\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_GSP_CONTROL14_BASE_IDX                                        2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_CONTROL                                                       0x374f\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_CONTROL_BASE_IDX                                              2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_AUDIO_CONTROL0                                                0x3750\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_AUDIO_CONTROL0_BASE_IDX                                       2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_AUDIO_CONTROL1                                                0x3751\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_AUDIO_CONTROL1_BASE_IDX                                       2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL                                       0x3752\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL_BASE_IDX                              2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA_CONTROL                                                   0x3757\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_MSA_CONTROL_BASE_IDX                                          2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_VBID_CONTROL                                                  0x3758\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_VBID_CONTROL_BASE_IDX                                         2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_STREAM_CONTROL                                                0x3759\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_STREAM_CONTROL_BASE_IDX                                       2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL                                          0x375a\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL_BASE_IDX                                 2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_CONTROL                                                   0x375b\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_CONTROL_BASE_IDX                                          2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_RESULT0                                                   0x375c\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_RESULT0_BASE_IDX                                          2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_RESULT1                                                   0x375d\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_RESULT1_BASE_IDX                                          2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_STATUS                                                    0x375e\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_VID_CRC_STATUS_BASE_IDX                                           2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_MEM_POWER_CONTROL                                                 0x375f\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_MEM_POWER_CONTROL_BASE_IDX                                        2\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SPARE                                                             0x3760\n#define regDP_SYM32_ENC1_DP_SYM32_ENC_SPARE_BASE_IDX                                                    2\n\n\n\n\n#define regDP_STREAM_ENC2_DP_STREAM_ENC_CLOCK_CONTROL                                                   0x37cb\n#define regDP_STREAM_ENC2_DP_STREAM_ENC_CLOCK_CONTROL_BASE_IDX                                          2\n#define regDP_STREAM_ENC2_DP_STREAM_ENC_INPUT_MUX_CONTROL                                               0x37cc\n#define regDP_STREAM_ENC2_DP_STREAM_ENC_INPUT_MUX_CONTROL_BASE_IDX                                      2\n#define regDP_STREAM_ENC2_DP_STREAM_ENC_AUDIO_CONTROL                                                   0x37cd\n#define regDP_STREAM_ENC2_DP_STREAM_ENC_AUDIO_CONTROL_BASE_IDX                                          2\n#define regDP_STREAM_ENC2_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0                        0x37ce\n#define regDP_STREAM_ENC2_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0_BASE_IDX               2\n#define regDP_STREAM_ENC2_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1                        0x37cf\n#define regDP_STREAM_ENC2_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1_BASE_IDX               2\n#define regDP_STREAM_ENC2_DP_STREAM_ENC_SPARE                                                           0x37d0\n#define regDP_STREAM_ENC2_DP_STREAM_ENC_SPARE_BASE_IDX                                                  2\n\n\n\n\n#define regAPG2_APG_CONTROL                                                                             0x37d8\n#define regAPG2_APG_CONTROL_BASE_IDX                                                                    2\n#define regAPG2_APG_CONTROL2                                                                            0x37d9\n#define regAPG2_APG_CONTROL2_BASE_IDX                                                                   2\n#define regAPG2_APG_DBG_GEN_CONTROL                                                                     0x37da\n#define regAPG2_APG_DBG_GEN_CONTROL_BASE_IDX                                                            2\n#define regAPG2_APG_PACKET_CONTROL                                                                      0x37db\n#define regAPG2_APG_PACKET_CONTROL_BASE_IDX                                                             2\n#define regAPG2_APG_AUDIO_CRC_CONTROL                                                                   0x37e2\n#define regAPG2_APG_AUDIO_CRC_CONTROL_BASE_IDX                                                          2\n#define regAPG2_APG_AUDIO_CRC_CONTROL2                                                                  0x37e3\n#define regAPG2_APG_AUDIO_CRC_CONTROL2_BASE_IDX                                                         2\n#define regAPG2_APG_AUDIO_CRC_RESULT                                                                    0x37e4\n#define regAPG2_APG_AUDIO_CRC_RESULT_BASE_IDX                                                           2\n#define regAPG2_APG_STATUS                                                                              0x37e9\n#define regAPG2_APG_STATUS_BASE_IDX                                                                     2\n#define regAPG2_APG_STATUS2                                                                             0x37ea\n#define regAPG2_APG_STATUS2_BASE_IDX                                                                    2\n#define regAPG2_APG_MEM_PWR                                                                             0x37ec\n#define regAPG2_APG_MEM_PWR_BASE_IDX                                                                    2\n#define regAPG2_APG_SPARE                                                                               0x37ee\n#define regAPG2_APG_SPARE_BASE_IDX                                                                      2\n\n\n\n\n#define regDME8_DME_CONTROL                                                                             0x37f6\n#define regDME8_DME_CONTROL_BASE_IDX                                                                    2\n#define regDME8_DME_MEMORY_CONTROL                                                                      0x37f7\n#define regDME8_DME_MEMORY_CONTROL_BASE_IDX                                                             2\n\n\n\n\n#define regVPG8_VPG_GENERIC_PACKET_ACCESS_CTRL                                                          0x37f9\n#define regVPG8_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX                                                 2\n#define regVPG8_VPG_GENERIC_PACKET_DATA                                                                 0x37fa\n#define regVPG8_VPG_GENERIC_PACKET_DATA_BASE_IDX                                                        2\n#define regVPG8_VPG_GSP_FRAME_UPDATE_CTRL                                                               0x37fb\n#define regVPG8_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX                                                      2\n#define regVPG8_VPG_GSP_IMMEDIATE_UPDATE_CTRL                                                           0x37fc\n#define regVPG8_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX                                                  2\n#define regVPG8_VPG_GENERIC_STATUS                                                                      0x37fd\n#define regVPG8_VPG_GENERIC_STATUS_BASE_IDX                                                             2\n#define regVPG8_VPG_MEM_PWR                                                                             0x37fe\n#define regVPG8_VPG_MEM_PWR_BASE_IDX                                                                    2\n#define regVPG8_VPG_ISRC1_2_ACCESS_CTRL                                                                 0x37ff\n#define regVPG8_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX                                                        2\n#define regVPG8_VPG_ISRC1_2_DATA                                                                        0x3800\n#define regVPG8_VPG_ISRC1_2_DATA_BASE_IDX                                                               2\n#define regVPG8_VPG_MPEG_INFO0                                                                          0x3801\n#define regVPG8_VPG_MPEG_INFO0_BASE_IDX                                                                 2\n#define regVPG8_VPG_MPEG_INFO1                                                                          0x3802\n#define regVPG8_VPG_MPEG_INFO1_BASE_IDX                                                                 2\n\n\n\n\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_CONTROL                                                           0x3805\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_CONTROL_BASE_IDX                                                  2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_FIFO_CONTROL                                                  0x3806\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_FIFO_CONTROL_BASE_IDX                                         2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL                                     0x3807\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL_BASE_IDX                            2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL                            0x3808\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL_BASE_IDX                   2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_PIXEL_FORMAT                                                  0x3809\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_PIXEL_FORMAT_BASE_IDX                                         2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA0                                                          0x380a\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA0_BASE_IDX                                                 2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA1                                                          0x380b\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA1_BASE_IDX                                                 2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA2                                                          0x380c\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA2_BASE_IDX                                                 2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA3                                                          0x380d\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA3_BASE_IDX                                                 2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA4                                                          0x380e\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA4_BASE_IDX                                                 2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA5                                                          0x380f\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA5_BASE_IDX                                                 2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA6                                                          0x3810\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA6_BASE_IDX                                                 2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA7                                                          0x3811\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA7_BASE_IDX                                                 2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA8                                                          0x3812\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA8_BASE_IDX                                                 2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_HBLANK_CONTROL                                                    0x3813\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_HBLANK_CONTROL_BASE_IDX                                           2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL0                                                  0x3814\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL0_BASE_IDX                                         2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL1                                                  0x3815\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL1_BASE_IDX                                         2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL2                                                  0x3816\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL2_BASE_IDX                                         2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL3                                                  0x3817\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL3_BASE_IDX                                         2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL4                                                  0x3818\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL4_BASE_IDX                                         2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL5                                                  0x3819\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL5_BASE_IDX                                         2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL6                                                  0x381a\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL6_BASE_IDX                                         2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL7                                                  0x381b\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL7_BASE_IDX                                         2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL8                                                  0x381c\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL8_BASE_IDX                                         2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL9                                                  0x381d\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL9_BASE_IDX                                         2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL10                                                 0x381e\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL10_BASE_IDX                                        2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL11                                                 0x381f\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL11_BASE_IDX                                        2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL12                                                 0x3820\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL12_BASE_IDX                                        2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL13                                                 0x3821\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL13_BASE_IDX                                        2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL14                                                 0x3822\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_GSP_CONTROL14_BASE_IDX                                        2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_CONTROL                                                       0x3823\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_CONTROL_BASE_IDX                                              2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_AUDIO_CONTROL0                                                0x3824\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_AUDIO_CONTROL0_BASE_IDX                                       2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_AUDIO_CONTROL1                                                0x3825\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_AUDIO_CONTROL1_BASE_IDX                                       2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL                                       0x3826\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL_BASE_IDX                              2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA_CONTROL                                                   0x382b\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_MSA_CONTROL_BASE_IDX                                          2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_VBID_CONTROL                                                  0x382c\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_VBID_CONTROL_BASE_IDX                                         2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_STREAM_CONTROL                                                0x382d\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_STREAM_CONTROL_BASE_IDX                                       2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL                                          0x382e\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL_BASE_IDX                                 2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_CONTROL                                                   0x382f\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_CONTROL_BASE_IDX                                          2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_RESULT0                                                   0x3830\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_RESULT0_BASE_IDX                                          2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_RESULT1                                                   0x3831\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_RESULT1_BASE_IDX                                          2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_STATUS                                                    0x3832\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_VID_CRC_STATUS_BASE_IDX                                           2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_MEM_POWER_CONTROL                                                 0x3833\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_MEM_POWER_CONTROL_BASE_IDX                                        2\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SPARE                                                             0x3834\n#define regDP_SYM32_ENC2_DP_SYM32_ENC_SPARE_BASE_IDX                                                    2\n\n\n\n\n#define regDP_STREAM_ENC3_DP_STREAM_ENC_CLOCK_CONTROL                                                   0x389f\n#define regDP_STREAM_ENC3_DP_STREAM_ENC_CLOCK_CONTROL_BASE_IDX                                          2\n#define regDP_STREAM_ENC3_DP_STREAM_ENC_INPUT_MUX_CONTROL                                               0x38a0\n#define regDP_STREAM_ENC3_DP_STREAM_ENC_INPUT_MUX_CONTROL_BASE_IDX                                      2\n#define regDP_STREAM_ENC3_DP_STREAM_ENC_AUDIO_CONTROL                                                   0x38a1\n#define regDP_STREAM_ENC3_DP_STREAM_ENC_AUDIO_CONTROL_BASE_IDX                                          2\n#define regDP_STREAM_ENC3_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0                        0x38a2\n#define regDP_STREAM_ENC3_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0_BASE_IDX               2\n#define regDP_STREAM_ENC3_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1                        0x38a3\n#define regDP_STREAM_ENC3_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL1_BASE_IDX               2\n#define regDP_STREAM_ENC3_DP_STREAM_ENC_SPARE                                                           0x38a4\n#define regDP_STREAM_ENC3_DP_STREAM_ENC_SPARE_BASE_IDX                                                  2\n\n\n\n\n#define regAPG3_APG_CONTROL                                                                             0x38ac\n#define regAPG3_APG_CONTROL_BASE_IDX                                                                    2\n#define regAPG3_APG_CONTROL2                                                                            0x38ad\n#define regAPG3_APG_CONTROL2_BASE_IDX                                                                   2\n#define regAPG3_APG_DBG_GEN_CONTROL                                                                     0x38ae\n#define regAPG3_APG_DBG_GEN_CONTROL_BASE_IDX                                                            2\n#define regAPG3_APG_PACKET_CONTROL                                                                      0x38af\n#define regAPG3_APG_PACKET_CONTROL_BASE_IDX                                                             2\n#define regAPG3_APG_AUDIO_CRC_CONTROL                                                                   0x38b6\n#define regAPG3_APG_AUDIO_CRC_CONTROL_BASE_IDX                                                          2\n#define regAPG3_APG_AUDIO_CRC_CONTROL2                                                                  0x38b7\n#define regAPG3_APG_AUDIO_CRC_CONTROL2_BASE_IDX                                                         2\n#define regAPG3_APG_AUDIO_CRC_RESULT                                                                    0x38b8\n#define regAPG3_APG_AUDIO_CRC_RESULT_BASE_IDX                                                           2\n#define regAPG3_APG_STATUS                                                                              0x38bd\n#define regAPG3_APG_STATUS_BASE_IDX                                                                     2\n#define regAPG3_APG_STATUS2                                                                             0x38be\n#define regAPG3_APG_STATUS2_BASE_IDX                                                                    2\n#define regAPG3_APG_MEM_PWR                                                                             0x38c0\n#define regAPG3_APG_MEM_PWR_BASE_IDX                                                                    2\n#define regAPG3_APG_SPARE                                                                               0x38c2\n#define regAPG3_APG_SPARE_BASE_IDX                                                                      2\n\n\n\n\n#define regDME9_DME_CONTROL                                                                             0x38ca\n#define regDME9_DME_CONTROL_BASE_IDX                                                                    2\n#define regDME9_DME_MEMORY_CONTROL                                                                      0x38cb\n#define regDME9_DME_MEMORY_CONTROL_BASE_IDX                                                             2\n\n\n\n\n#define regVPG9_VPG_GENERIC_PACKET_ACCESS_CTRL                                                          0x38cd\n#define regVPG9_VPG_GENERIC_PACKET_ACCESS_CTRL_BASE_IDX                                                 2\n#define regVPG9_VPG_GENERIC_PACKET_DATA                                                                 0x38ce\n#define regVPG9_VPG_GENERIC_PACKET_DATA_BASE_IDX                                                        2\n#define regVPG9_VPG_GSP_FRAME_UPDATE_CTRL                                                               0x38cf\n#define regVPG9_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX                                                      2\n#define regVPG9_VPG_GSP_IMMEDIATE_UPDATE_CTRL                                                           0x38d0\n#define regVPG9_VPG_GSP_IMMEDIATE_UPDATE_CTRL_BASE_IDX                                                  2\n#define regVPG9_VPG_GENERIC_STATUS                                                                      0x38d1\n#define regVPG9_VPG_GENERIC_STATUS_BASE_IDX                                                             2\n#define regVPG9_VPG_MEM_PWR                                                                             0x38d2\n#define regVPG9_VPG_MEM_PWR_BASE_IDX                                                                    2\n#define regVPG9_VPG_ISRC1_2_ACCESS_CTRL                                                                 0x38d3\n#define regVPG9_VPG_ISRC1_2_ACCESS_CTRL_BASE_IDX                                                        2\n#define regVPG9_VPG_ISRC1_2_DATA                                                                        0x38d4\n#define regVPG9_VPG_ISRC1_2_DATA_BASE_IDX                                                               2\n#define regVPG9_VPG_MPEG_INFO0                                                                          0x38d5\n#define regVPG9_VPG_MPEG_INFO0_BASE_IDX                                                                 2\n#define regVPG9_VPG_MPEG_INFO1                                                                          0x38d6\n#define regVPG9_VPG_MPEG_INFO1_BASE_IDX                                                                 2\n\n\n\n\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_CONTROL                                                           0x38d9\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_CONTROL_BASE_IDX                                                  2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_FIFO_CONTROL                                                  0x38da\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_FIFO_CONTROL_BASE_IDX                                         2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL                                     0x38db\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL_BASE_IDX                            2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL                            0x38dc\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL_BASE_IDX                   2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_PIXEL_FORMAT                                                  0x38dd\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_PIXEL_FORMAT_BASE_IDX                                         2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA0                                                          0x38de\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA0_BASE_IDX                                                 2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA1                                                          0x38df\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA1_BASE_IDX                                                 2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA2                                                          0x38e0\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA2_BASE_IDX                                                 2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA3                                                          0x38e1\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA3_BASE_IDX                                                 2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA4                                                          0x38e2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA4_BASE_IDX                                                 2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA5                                                          0x38e3\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA5_BASE_IDX                                                 2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA6                                                          0x38e4\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA6_BASE_IDX                                                 2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA7                                                          0x38e5\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA7_BASE_IDX                                                 2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA8                                                          0x38e6\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA8_BASE_IDX                                                 2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_HBLANK_CONTROL                                                    0x38e7\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_HBLANK_CONTROL_BASE_IDX                                           2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL0                                                  0x38e8\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL0_BASE_IDX                                         2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL1                                                  0x38e9\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL1_BASE_IDX                                         2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL2                                                  0x38ea\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL2_BASE_IDX                                         2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL3                                                  0x38eb\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL3_BASE_IDX                                         2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL4                                                  0x38ec\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL4_BASE_IDX                                         2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL5                                                  0x38ed\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL5_BASE_IDX                                         2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL6                                                  0x38ee\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL6_BASE_IDX                                         2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL7                                                  0x38ef\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL7_BASE_IDX                                         2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL8                                                  0x38f0\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL8_BASE_IDX                                         2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL9                                                  0x38f1\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL9_BASE_IDX                                         2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL10                                                 0x38f2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL10_BASE_IDX                                        2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL11                                                 0x38f3\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL11_BASE_IDX                                        2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL12                                                 0x38f4\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL12_BASE_IDX                                        2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL13                                                 0x38f5\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL13_BASE_IDX                                        2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL14                                                 0x38f6\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_GSP_CONTROL14_BASE_IDX                                        2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_CONTROL                                                       0x38f7\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_CONTROL_BASE_IDX                                              2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_AUDIO_CONTROL0                                                0x38f8\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_AUDIO_CONTROL0_BASE_IDX                                       2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_AUDIO_CONTROL1                                                0x38f9\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_AUDIO_CONTROL1_BASE_IDX                                       2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL                                       0x38fa\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL_BASE_IDX                              2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA_CONTROL                                                   0x38ff\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_MSA_CONTROL_BASE_IDX                                          2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_VBID_CONTROL                                                  0x3900\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_VBID_CONTROL_BASE_IDX                                         2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_STREAM_CONTROL                                                0x3901\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_STREAM_CONTROL_BASE_IDX                                       2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL                                          0x3902\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_PANEL_REPLAY_CONTROL_BASE_IDX                                 2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_CONTROL                                                   0x3903\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_CONTROL_BASE_IDX                                          2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_RESULT0                                                   0x3904\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_RESULT0_BASE_IDX                                          2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_RESULT1                                                   0x3905\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_RESULT1_BASE_IDX                                          2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_STATUS                                                    0x3906\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_VID_CRC_STATUS_BASE_IDX                                           2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_MEM_POWER_CONTROL                                                 0x3907\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_MEM_POWER_CONTROL_BASE_IDX                                        2\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SPARE                                                             0x3908\n#define regDP_SYM32_ENC3_DP_SYM32_ENC_SPARE_BASE_IDX                                                    2\n\n\n\n\n#define regDP_LINK_ENC0_DP_LINK_ENC_CLOCK_CONTROL                                                       0x3697\n#define regDP_LINK_ENC0_DP_LINK_ENC_CLOCK_CONTROL_BASE_IDX                                              2\n#define regDP_LINK_ENC0_DP_LINK_ENC_SPARE                                                               0x3698\n#define regDP_LINK_ENC0_DP_LINK_ENC_SPARE_BASE_IDX                                                      2\n\n\n\n\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_CONTROL                                                         0x36c0\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_CONTROL_BASE_IDX                                                2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_STATUS                                                          0x36c1\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_STATUS_BASE_IDX                                                 2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_UPDATE                                                      0x36c4\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_UPDATE_BASE_IDX                                             2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL0                                                   0x36c5\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL0_BASE_IDX                                          2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL1                                                   0x36c6\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL1_BASE_IDX                                          2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL2                                                   0x36c7\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL2_BASE_IDX                                          2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL3                                                   0x36c8\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL3_BASE_IDX                                          2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC0                                                         0x36cb\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC0_BASE_IDX                                                2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC1                                                         0x36cc\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC1_BASE_IDX                                                2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC2                                                         0x36cd\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC2_BASE_IDX                                                2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC3                                                         0x36ce\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC3_BASE_IDX                                                2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS0                                                  0x36d1\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS0_BASE_IDX                                         2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS1                                                  0x36d2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS1_BASE_IDX                                         2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS2                                                  0x36d3\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS2_BASE_IDX                                         2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS3                                                  0x36d4\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC_STATUS3_BASE_IDX                                         2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CONFIG                                                       0x36d7\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CONFIG_BASE_IDX                                              2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED0                                                   0x36d8\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED0_BASE_IDX                                          2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED1                                                   0x36d9\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED1_BASE_IDX                                          2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED2                                                   0x36da\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED2_BASE_IDX                                          2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED3                                                   0x36db\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_PRBS_SEED3_BASE_IDX                                          2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_SQ_PULSE                                                     0x36dc\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_SQ_PULSE_BASE_IDX                                            2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM0                                                      0x36dd\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM0_BASE_IDX                                             2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM1                                                      0x36de\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM1_BASE_IDX                                             2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM2                                                      0x36df\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM2_BASE_IDX                                             2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM3                                                      0x36e0\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM3_BASE_IDX                                             2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM4                                                      0x36e1\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM4_BASE_IDX                                             2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM5                                                      0x36e2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM5_BASE_IDX                                             2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM6                                                      0x36e3\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM6_BASE_IDX                                             2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM7                                                      0x36e4\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM7_BASE_IDX                                             2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM8                                                      0x36e5\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM8_BASE_IDX                                             2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM9                                                      0x36e6\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM9_BASE_IDX                                             2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM10                                                     0x36e7\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM10_BASE_IDX                                            2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_ERROR_STATUS                                                    0x36e8\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_ERROR_STATUS_BASE_IDX                                           2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SYMBOL_OVERRIDE                                                 0x36ea\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_SYMBOL_OVERRIDE_BASE_IDX                                        2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_CRC_CONFIG0                                                     0x36eb\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_CRC_CONFIG0_BASE_IDX                                            2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_CRC_CONFIG1                                                     0x36ec\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_CRC_CONFIG1_BASE_IDX                                            2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_CRC_STATUS                                                      0x36ed\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_CRC_STATUS_BASE_IDX                                             2\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_CRC_COUNT                                                       0x36ee\n#define regDP_DPHY_SYM320_DP_DPHY_SYM32_CRC_COUNT_BASE_IDX                                              2\n\n\n\n\n#define regDP_LINK_ENC1_DP_LINK_ENC_CLOCK_CONTROL                                                       0x376b\n#define regDP_LINK_ENC1_DP_LINK_ENC_CLOCK_CONTROL_BASE_IDX                                              2\n#define regDP_LINK_ENC1_DP_LINK_ENC_SPARE                                                               0x376c\n#define regDP_LINK_ENC1_DP_LINK_ENC_SPARE_BASE_IDX                                                      2\n\n\n\n\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_CONTROL                                                         0x3794\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_CONTROL_BASE_IDX                                                2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_STATUS                                                          0x3795\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_STATUS_BASE_IDX                                                 2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_UPDATE                                                      0x3798\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_UPDATE_BASE_IDX                                             2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL0                                                   0x3799\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL0_BASE_IDX                                          2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL1                                                   0x379a\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL1_BASE_IDX                                          2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL2                                                   0x379b\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL2_BASE_IDX                                          2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL3                                                   0x379c\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_VC_RATE_CNTL3_BASE_IDX                                          2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC0                                                         0x379f\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC0_BASE_IDX                                                2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC1                                                         0x37a0\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC1_BASE_IDX                                                2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC2                                                         0x37a1\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC2_BASE_IDX                                                2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC3                                                         0x37a2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC3_BASE_IDX                                                2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS0                                                  0x37a5\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS0_BASE_IDX                                         2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS1                                                  0x37a6\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS1_BASE_IDX                                         2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS2                                                  0x37a7\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS2_BASE_IDX                                         2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS3                                                  0x37a8\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SAT_VC_STATUS3_BASE_IDX                                         2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CONFIG                                                       0x37ab\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CONFIG_BASE_IDX                                              2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED0                                                   0x37ac\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED0_BASE_IDX                                          2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED1                                                   0x37ad\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED1_BASE_IDX                                          2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED2                                                   0x37ae\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED2_BASE_IDX                                          2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED3                                                   0x37af\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_PRBS_SEED3_BASE_IDX                                          2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_SQ_PULSE                                                     0x37b0\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_SQ_PULSE_BASE_IDX                                            2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM0                                                      0x37b1\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM0_BASE_IDX                                             2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM1                                                      0x37b2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM1_BASE_IDX                                             2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM2                                                      0x37b3\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM2_BASE_IDX                                             2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM3                                                      0x37b4\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM3_BASE_IDX                                             2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM4                                                      0x37b5\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM4_BASE_IDX                                             2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM5                                                      0x37b6\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM5_BASE_IDX                                             2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM6                                                      0x37b7\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM6_BASE_IDX                                             2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM7                                                      0x37b8\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM7_BASE_IDX                                             2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM8                                                      0x37b9\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM8_BASE_IDX                                             2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM9                                                      0x37ba\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM9_BASE_IDX                                             2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM10                                                     0x37bb\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_TP_CUSTOM10_BASE_IDX                                            2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_ERROR_STATUS                                                    0x37bc\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_ERROR_STATUS_BASE_IDX                                           2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SYMBOL_OVERRIDE                                                 0x37be\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_SYMBOL_OVERRIDE_BASE_IDX                                        2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_CRC_CONFIG0                                                     0x37bf\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_CRC_CONFIG0_BASE_IDX                                            2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_CRC_CONFIG1                                                     0x37c0\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_CRC_CONFIG1_BASE_IDX                                            2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_CRC_STATUS                                                      0x37c1\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_CRC_STATUS_BASE_IDX                                             2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_CRC_COUNT                                                       0x37c2\n#define regDP_DPHY_SYM321_DP_DPHY_SYM32_CRC_COUNT_BASE_IDX                                              2\n\n\n\n\n#define regDCHVM_CTRL0                                                                                  0x3603\n#define regDCHVM_CTRL0_BASE_IDX                                                                         2\n#define regDCHVM_CTRL1                                                                                  0x3604\n#define regDCHVM_CTRL1_BASE_IDX                                                                         2\n#define regDCHVM_CLK_CTRL                                                                               0x3605\n#define regDCHVM_CLK_CTRL_BASE_IDX                                                                      2\n#define regDCHVM_MEM_CTRL                                                                               0x3606\n#define regDCHVM_MEM_CTRL_BASE_IDX                                                                      2\n#define regDCHVM_RIOMMU_CTRL0                                                                           0x3607\n#define regDCHVM_RIOMMU_CTRL0_BASE_IDX                                                                  2\n#define regDCHVM_RIOMMU_STAT0                                                                           0x3608\n#define regDCHVM_RIOMMU_STAT0_BASE_IDX                                                                  2\n\n\n\n\n#define regCORB_WRITE_POINTER                                                                           0x4b7012\n#define regCORB_WRITE_POINTER_BASE_IDX                                                                  3\n#define regCORB_READ_POINTER                                                                            0x4b7012\n#define regCORB_READ_POINTER_BASE_IDX                                                                   3\n#define regCORB_CONTROL                                                                                 0x4b7013\n#define regCORB_CONTROL_BASE_IDX                                                                        3\n#define regCORB_STATUS                                                                                  0x4b7013\n#define regCORB_STATUS_BASE_IDX                                                                         3\n#define regCORB_SIZE                                                                                    0x4b7013\n#define regCORB_SIZE_BASE_IDX                                                                           3\n#define regRIRB_LOWER_BASE_ADDRESS                                                                      0x4b7014\n#define regRIRB_LOWER_BASE_ADDRESS_BASE_IDX                                                             3\n#define regRIRB_UPPER_BASE_ADDRESS                                                                      0x4b7015\n#define regRIRB_UPPER_BASE_ADDRESS_BASE_IDX                                                             3\n#define regRIRB_WRITE_POINTER                                                                           0x4b7016\n#define regRIRB_WRITE_POINTER_BASE_IDX                                                                  3\n#define regRESPONSE_INTERRUPT_COUNT                                                                     0x4b7016\n#define regRESPONSE_INTERRUPT_COUNT_BASE_IDX                                                            3\n#define regRIRB_CONTROL                                                                                 0x4b7017\n#define regRIRB_CONTROL_BASE_IDX                                                                        3\n#define regRIRB_STATUS                                                                                  0x4b7017\n#define regRIRB_STATUS_BASE_IDX                                                                         3\n#define regRIRB_SIZE                                                                                    0x4b7017\n#define regRIRB_SIZE_BASE_IDX                                                                           3\n#define regIMMEDIATE_COMMAND_OUTPUT_INTERFACE                                                           0x4b7018\n#define regIMMEDIATE_COMMAND_OUTPUT_INTERFACE_BASE_IDX                                                  3\n#define regIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                                                      0x4b7018\n#define regIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX                                             3\n#define regIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                                                     0x4b7018\n#define regIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX                                            3\n#define regIMMEDIATE_RESPONSE_INPUT_INTERFACE                                                           0x4b7019\n#define regIMMEDIATE_RESPONSE_INPUT_INTERFACE_BASE_IDX                                                  3\n#define regIMMEDIATE_COMMAND_STATUS                                                                     0x4b701a\n#define regIMMEDIATE_COMMAND_STATUS_BASE_IDX                                                            3\n#define regDMA_POSITION_LOWER_BASE_ADDRESS                                                              0x4b701c\n#define regDMA_POSITION_LOWER_BASE_ADDRESS_BASE_IDX                                                     3\n#define regDMA_POSITION_UPPER_BASE_ADDRESS                                                              0x4b701d\n#define regDMA_POSITION_UPPER_BASE_ADDRESS_BASE_IDX                                                     3\n\n\n\n\n#define regAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                                           0x4b7018\n#define regAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX                                  3\n#define regAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                                          0x4b7018\n#define regAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX                                 3\n\n\n\n\n#define regAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA                                            0x4b7018\n#define regAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA_BASE_IDX                                   3\n#define regAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX                                           0x4b7018\n#define regAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX_BASE_IDX                                  3\n\n\n\n\n#define regAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA                                               0x4b7018\n#define regAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA_BASE_IDX                                      3\n#define regAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX                                              0x4b7018\n#define regAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX_BASE_IDX                                     3\n\n\n\n\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x4b7020\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               3\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x4b7021\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  3\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x4b7022\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             3\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x4b7023\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 3\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x4b7024\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        3\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x4b7024\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           3\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x4b7026\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   3\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x4b7027\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   3\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x4b7821\n#define regAZSTREAM0_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            3\n\n\n\n\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x4b7028\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               3\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x4b7029\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  3\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x4b702a\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             3\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x4b702b\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 3\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x4b702c\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        3\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x4b702c\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           3\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x4b702e\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   3\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x4b702f\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   3\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x4b7829\n#define regAZSTREAM1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            3\n\n\n\n\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x4b7030\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               3\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x4b7031\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  3\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x4b7032\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             3\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x4b7033\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 3\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x4b7034\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        3\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x4b7034\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           3\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x4b7036\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   3\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x4b7037\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   3\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x4b7831\n#define regAZSTREAM2_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            3\n\n\n\n\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x4b7038\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               3\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x4b7039\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  3\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x4b703a\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             3\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x4b703b\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 3\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x4b703c\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        3\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x4b703c\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           3\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x4b703e\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   3\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x4b703f\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   3\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x4b7839\n#define regAZSTREAM3_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            3\n\n\n\n\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x4b7040\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               3\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x4b7041\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  3\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x4b7042\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             3\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x4b7043\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 3\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x4b7044\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        3\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x4b7044\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           3\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x4b7046\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   3\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x4b7047\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   3\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x4b7841\n#define regAZSTREAM4_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            3\n\n\n\n\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x4b7048\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               3\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x4b7049\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  3\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x4b704a\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             3\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x4b704b\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 3\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x4b704c\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        3\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x4b704c\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           3\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x4b704e\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   3\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x4b704f\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   3\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x4b7849\n#define regAZSTREAM5_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            3\n\n\n\n\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x4b7050\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               3\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x4b7051\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  3\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x4b7052\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             3\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x4b7053\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 3\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x4b7054\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        3\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x4b7054\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           3\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x4b7056\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   3\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x4b7057\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   3\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x4b7851\n#define regAZSTREAM6_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            3\n\n\n\n\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS                                        0x4b7058\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS_BASE_IDX                               3\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER                           0x4b7059\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_BASE_IDX                  3\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH                                      0x4b705a\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH_BASE_IDX                             3\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX                                          0x4b705b\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX_BASE_IDX                                 3\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE                                                 0x4b705c\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE_BASE_IDX                                        3\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FORMAT                                                    0x4b705c\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_FORMAT_BASE_IDX                                           3\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS                            0x4b705e\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS_BASE_IDX                   3\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS                            0x4b705f\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS_BASE_IDX                   3\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS                     0x4b7859\n#define regAZSTREAM7_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS_BASE_IDX            3\n\n\n\n\n#define ixSEQ00                                                                                        0x0000\n#define ixSEQ01                                                                                        0x0001\n#define ixSEQ02                                                                                        0x0002\n#define ixSEQ03                                                                                        0x0003\n#define ixSEQ04                                                                                        0x0004\n\n\n\n\n#define ixCRT00                                                                                        0x0000\n#define ixCRT01                                                                                        0x0001\n#define ixCRT02                                                                                        0x0002\n#define ixCRT03                                                                                        0x0003\n#define ixCRT04                                                                                        0x0004\n#define ixCRT05                                                                                        0x0005\n#define ixCRT06                                                                                        0x0006\n#define ixCRT07                                                                                        0x0007\n#define ixCRT08                                                                                        0x0008\n#define ixCRT09                                                                                        0x0009\n#define ixCRT0A                                                                                        0x000a\n#define ixCRT0B                                                                                        0x000b\n#define ixCRT0C                                                                                        0x000c\n#define ixCRT0D                                                                                        0x000d\n#define ixCRT0E                                                                                        0x000e\n#define ixCRT0F                                                                                        0x000f\n#define ixCRT10                                                                                        0x0010\n#define ixCRT11                                                                                        0x0011\n#define ixCRT12                                                                                        0x0012\n#define ixCRT13                                                                                        0x0013\n#define ixCRT14                                                                                        0x0014\n#define ixCRT15                                                                                        0x0015\n#define ixCRT16                                                                                        0x0016\n#define ixCRT17                                                                                        0x0017\n#define ixCRT18                                                                                        0x0018\n#define ixCRT1E                                                                                        0x001e\n#define ixCRT1F                                                                                        0x001f\n#define ixCRT22                                                                                        0x0022\n\n\n\n\n#define ixGRA00                                                                                        0x0000\n#define ixGRA01                                                                                        0x0001\n#define ixGRA02                                                                                        0x0002\n#define ixGRA03                                                                                        0x0003\n#define ixGRA04                                                                                        0x0004\n#define ixGRA05                                                                                        0x0005\n#define ixGRA06                                                                                        0x0006\n#define ixGRA07                                                                                        0x0007\n#define ixGRA08                                                                                        0x0008\n\n\n\n\n#define ixATTR00                                                                                       0x0000\n#define ixATTR01                                                                                       0x0001\n#define ixATTR02                                                                                       0x0002\n#define ixATTR03                                                                                       0x0003\n#define ixATTR04                                                                                       0x0004\n#define ixATTR05                                                                                       0x0005\n#define ixATTR06                                                                                       0x0006\n#define ixATTR07                                                                                       0x0007\n#define ixATTR08                                                                                       0x0008\n#define ixATTR09                                                                                       0x0009\n#define ixATTR0A                                                                                       0x000a\n#define ixATTR0B                                                                                       0x000b\n#define ixATTR0C                                                                                       0x000c\n#define ixATTR0D                                                                                       0x000d\n#define ixATTR0E                                                                                       0x000e\n#define ixATTR0F                                                                                       0x000f\n#define ixATTR10                                                                                       0x0010\n#define ixATTR11                                                                                       0x0011\n#define ixATTR12                                                                                       0x0012\n#define ixATTR13                                                                                       0x0013\n#define ixATTR14                                                                                       0x0014\n\n\n\n\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                                           0x2200\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                                          0x2706\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                                          0x270d\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2                                        0x270e\n#define ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL                                                     0x2724\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3                                        0x273e\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE                                                  0x2770\n#define ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                              0x2771\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                                0x2f09\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                                     0x2f0a\n#define ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                                           0x2f0b\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY                                   0x3702\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL                                                   0x3707\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                                             0x3708\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                               0x3709\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                                   0x371c\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2                                 0x371d\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3                                 0x371e\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4                                 0x371f\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION                                      0x3770\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION                                               0x3771\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO                                                    0x3772\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR                                                 0x3776\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA                                            0x3776\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE                                            0x3777\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE                                            0x3778\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE                                            0x3779\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE                                            0x377a\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC                                                          0x377b\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_HBR                                                              0x377c\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX                                            0x3780\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA                                             0x3781\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE                                             0x3785\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE                                             0x3786\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE                                             0x3787\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE                                             0x3788\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                                0x3789\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                                    0x378a\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                                    0x378b\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                                    0x378c\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                                    0x378d\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                                    0x378e\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                                    0x378f\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                                    0x3790\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                                    0x3791\n#define ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                                    0x3792\n#define ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO                                                         0x3793\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                                            0x3797\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                                            0x3798\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB                                                             0x3799\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                              0x379a\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE                                                      0x379b\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED                                                   0x379c\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                                  0x379d\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                                 0x379e\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                                      0x3f09\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES                                                   0x3f0c\n#define ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH                                         0x3f0e\n\n\n\n\n#define ixAUDIO_DESCRIPTOR0                                                                            0x0001\n#define ixAUDIO_DESCRIPTOR1                                                                            0x0002\n#define ixAUDIO_DESCRIPTOR2                                                                            0x0003\n#define ixAUDIO_DESCRIPTOR3                                                                            0x0004\n#define ixAUDIO_DESCRIPTOR4                                                                            0x0005\n#define ixAUDIO_DESCRIPTOR5                                                                            0x0006\n#define ixAUDIO_DESCRIPTOR6                                                                            0x0007\n#define ixAUDIO_DESCRIPTOR7                                                                            0x0008\n#define ixAUDIO_DESCRIPTOR8                                                                            0x0009\n#define ixAUDIO_DESCRIPTOR9                                                                            0x000a\n#define ixAUDIO_DESCRIPTOR10                                                                           0x000b\n#define ixAUDIO_DESCRIPTOR11                                                                           0x000c\n#define ixAUDIO_DESCRIPTOR12                                                                           0x000d\n#define ixAUDIO_DESCRIPTOR13                                                                           0x000e\n\n\n\n\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID                                                  0x0000\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID                                                       0x0001\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN                                             0x0002\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0                                                          0x0003\n#define ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1                                                          0x0004\n#define ixSINK_DESCRIPTION0                                                                            0x0005\n#define ixSINK_DESCRIPTION1                                                                            0x0006\n#define ixSINK_DESCRIPTION2                                                                            0x0007\n#define ixSINK_DESCRIPTION3                                                                            0x0008\n#define ixSINK_DESCRIPTION4                                                                            0x0009\n#define ixSINK_DESCRIPTION5                                                                            0x000a\n#define ixSINK_DESCRIPTION6                                                                            0x000b\n#define ixSINK_DESCRIPTION7                                                                            0x000c\n#define ixSINK_DESCRIPTION8                                                                            0x000d\n#define ixSINK_DESCRIPTION9                                                                            0x000e\n#define ixSINK_DESCRIPTION10                                                                           0x000f\n#define ixSINK_DESCRIPTION11                                                                           0x0010\n#define ixSINK_DESCRIPTION12                                                                           0x0011\n#define ixSINK_DESCRIPTION13                                                                           0x0012\n#define ixSINK_DESCRIPTION14                                                                           0x0013\n#define ixSINK_DESCRIPTION15                                                                           0x0014\n#define ixSINK_DESCRIPTION16                                                                           0x0015\n#define ixSINK_DESCRIPTION17                                                                           0x0016\n\n\n\n\n#define ixAZALIA_INPUT_CRC0_CHANNEL0                                                                   0x0000\n#define ixAZALIA_INPUT_CRC0_CHANNEL1                                                                   0x0001\n#define ixAZALIA_INPUT_CRC0_CHANNEL2                                                                   0x0002\n#define ixAZALIA_INPUT_CRC0_CHANNEL3                                                                   0x0003\n#define ixAZALIA_INPUT_CRC0_CHANNEL4                                                                   0x0004\n#define ixAZALIA_INPUT_CRC0_CHANNEL5                                                                   0x0005\n#define ixAZALIA_INPUT_CRC0_CHANNEL6                                                                   0x0006\n#define ixAZALIA_INPUT_CRC0_CHANNEL7                                                                   0x0007\n\n\n\n\n#define ixAZALIA_INPUT_CRC1_CHANNEL0                                                                   0x0000\n#define ixAZALIA_INPUT_CRC1_CHANNEL1                                                                   0x0001\n#define ixAZALIA_INPUT_CRC1_CHANNEL2                                                                   0x0002\n#define ixAZALIA_INPUT_CRC1_CHANNEL3                                                                   0x0003\n#define ixAZALIA_INPUT_CRC1_CHANNEL4                                                                   0x0004\n#define ixAZALIA_INPUT_CRC1_CHANNEL5                                                                   0x0005\n#define ixAZALIA_INPUT_CRC1_CHANNEL6                                                                   0x0006\n#define ixAZALIA_INPUT_CRC1_CHANNEL7                                                                   0x0007\n\n\n\n\n#define ixAZALIA_CRC0_CHANNEL0                                                                         0x0000\n#define ixAZALIA_CRC0_CHANNEL1                                                                         0x0001\n#define ixAZALIA_CRC0_CHANNEL2                                                                         0x0002\n#define ixAZALIA_CRC0_CHANNEL3                                                                         0x0003\n#define ixAZALIA_CRC0_CHANNEL4                                                                         0x0004\n#define ixAZALIA_CRC0_CHANNEL5                                                                         0x0005\n#define ixAZALIA_CRC0_CHANNEL6                                                                         0x0006\n#define ixAZALIA_CRC0_CHANNEL7                                                                         0x0007\n\n\n\n\n#define ixAZALIA_CRC1_CHANNEL0                                                                         0x0000\n#define ixAZALIA_CRC1_CHANNEL1                                                                         0x0001\n#define ixAZALIA_CRC1_CHANNEL2                                                                         0x0002\n#define ixAZALIA_CRC1_CHANNEL3                                                                         0x0003\n#define ixAZALIA_CRC1_CHANNEL4                                                                         0x0004\n#define ixAZALIA_CRC1_CHANNEL5                                                                         0x0005\n#define ixAZALIA_CRC1_CHANNEL6                                                                         0x0006\n#define ixAZALIA_CRC1_CHANNEL7                                                                         0x0007\n\n\n\n\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                                     0x6200\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                                    0x6706\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                                    0x670d\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                          0x6f09\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                               0x6f0a\n#define ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                                     0x6f0b\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                                             0x7707\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                                       0x7708\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE                                         0x7709\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                             0x771c\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2                           0x771d\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3                           0x771e\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4                           0x771f\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                                         0x7771\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE                                       0x7777\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE                                       0x7778\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE                                       0x7779\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE                                       0x777a\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR                                                        0x777c\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE                                       0x7785\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE                                       0x7786\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE                                       0x7787\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE                                       0x7788\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                                      0x7798\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB                                                       0x7799\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                        0x779a\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                                       0x779b\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME                                                  0x779c\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L                                           0x779d\n#define ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H                                           0x779e\n#define ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                                0x7f09\n#define ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                                             0x7f0c\n\n\n\n\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID                                          0x0f00\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID                                                   0x0f02\n#define ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT                                        0x0f04\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE                                                 0x1705\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID                                       0x1720\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2                                     0x1721\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3                                     0x1722\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4                                     0x1723\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION                                   0x1770\n#define ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET                                                       0x17ff\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT                                    0x1f04\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE                                                0x1f05\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES                                      0x1f0a\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS                                            0x1f0b\n#define ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES                                              0x1f0f\n\n\n\n\n#define ixAZF0STREAM0_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM0_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM0_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM0_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM0_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM1_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM1_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM1_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM1_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM2_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM2_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM2_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM2_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM3_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM3_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM3_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM3_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM4_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM4_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM4_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM4_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM4_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM5_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM5_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM5_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM5_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM5_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM6_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM6_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM6_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM6_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM6_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM7_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM7_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM7_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM7_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM7_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM8_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM8_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM8_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM8_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM9_AZALIA_FIFO_SIZE_CONTROL                                                         0x0000\n#define ixAZF0STREAM9_AZALIA_LATENCY_COUNTER_CONTROL                                                   0x0001\n#define ixAZF0STREAM9_AZALIA_WORSTCASE_LATENCY_COUNT                                                   0x0002\n#define ixAZF0STREAM9_AZALIA_CUMULATIVE_LATENCY_COUNT                                                  0x0003\n#define ixAZF0STREAM9_AZALIA_CUMULATIVE_REQUEST_COUNT                                                  0x0004\n\n\n\n\n#define ixAZF0STREAM10_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM10_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM10_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM10_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM10_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM11_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM11_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM11_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM11_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM11_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM12_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM12_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM12_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM12_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM13_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM13_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM13_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM13_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM14_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM14_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM14_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM14_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0STREAM15_AZALIA_FIFO_SIZE_CONTROL                                                        0x0000\n#define ixAZF0STREAM15_AZALIA_LATENCY_COUNTER_CONTROL                                                  0x0001\n#define ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT                                                  0x0002\n#define ixAZF0STREAM15_AZALIA_CUMULATIVE_LATENCY_COUNT                                                 0x0003\n#define ixAZF0STREAM15_AZALIA_CUMULATIVE_REQUEST_COUNT                                                 0x0004\n\n\n\n\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES                  0x0001\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT                             0x0002\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID                            0x0003\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER                            0x0004\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS                             0x0005\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES                       0x0006\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL                                       0x0007\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE                                    0x0008\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING                                0x0009\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA                                    0x000c\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN                                0x000d\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX                                0x000e\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES                        0x0020\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES                                     0x0021\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE                               0x0022\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE                                 0x0023\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL                                     0x0024\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER                                    0x0025\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0                                  0x0028\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1                                  0x0029\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2                                  0x002a\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3                                  0x002b\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4                                  0x002c\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5                                  0x002d\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6                                  0x002e\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7                                  0x002f\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8                                  0x0030\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9                                  0x0031\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10                                 0x0032\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11                                 0x0033\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12                                 0x0034\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13                                 0x0035\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE                                0x0036\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC                                   0x0037\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR                                       0x0038\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0                                         0x003a\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1                                         0x003b\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2                                         0x003c\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3                                         0x003d\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4                                         0x003e\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5                                         0x003f\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6                                         0x0040\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7                                         0x0041\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8                                         0x0042\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL                                   0x0054\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE                         0x0055\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT                     0x0056\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2                               0x0057\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE                                  0x0058\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0                                      0x0059\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1                                      0x005a\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2                                      0x005b\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3                                      0x005c\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4                                      0x005d\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5                                      0x005e\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6                                      0x005f\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7                                      0x0060\n#define ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8                                      0x0061\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO                                           0x0062\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS                              0x0063\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                              0x0064\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB                                               0x0065\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                                0x0066\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE                                        0x0067\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED                                     0x0068\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION                    0x0069\n#define ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE                                   0x006a\n#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLE_STATUS                                                  0x006b\n#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLED_INT_STATUS                                             0x006c\n#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_DISABLED_INT_STATUS                                            0x006d\n#define ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS                                      0x006e\n\n\n\n\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n\n\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES       0x0001\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT                  0x0002\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID                 0x0003\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER                 0x0004\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS                  0x0005\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES            0x0006\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES             0x0020\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES                          0x0021\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE                    0x0022\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE                0x0023\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL                          0x0024\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE                     0x0036\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2                    0x0037\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR                            0x0038\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION                      0x0053\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL                        0x0054\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE              0x0055\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT          0x0056\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL                   0x0064\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB                                    0x0065\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT                     0x0066\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL                    0x0067\n#define ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME                               0x0068\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}