transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog {C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/AES.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog {C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/SubBytes.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog {C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/InvShiftRows.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog {C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/InvMixColumns.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog {C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/AddRoundKey.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog {C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/KeyExpansion.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog {C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/InvSubByteMatrix.sv}
vlib lab9_soc
vmap lab9_soc lab9_soc

vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog {C:/intelFPGA_lite/18.1/ECE385/lab9/SysVerilog/testbench.sv}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L lab9_soc -voptargs="+acc"  testbench

add wave *
view structure
view signals
run 5000 ns
