INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/data_aligner.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_aligner
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/mac_cell.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_cell
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/matrix_uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/mem_loader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_loader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/systolic_array_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/systolic_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.srcs/sources_1/imports/Working_files _ mac/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv/Desktop/FPGA-ACC-MAC/matmul_acclerator/matmul_acclerator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
