Loading files : ../../benchmark/testcase_new/sy6r.csv
Loading files : ../../benchmark/testcase_new/syn6.csv

#FPGAs = 410
#interconnections = 1852
#signals = 785539
capacity = 60

construct path table...OK
initial routing...OK

initial cost = 1056250544120, MAX TDM = 654, time = 3946.57 seconds

iter 1 : 
	#ripped signals = 478837(60.96%)
