<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<link rel="Stylesheet" type="text/css" href="style.css">
<title>SharkLS</title>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
</head>
<body>

<h1>目录</h1>
<div class="toc">
<ul>
<li><a href="#toc_0.0.0.1">SharkLS SPEC</a>
<li><a href="#toc_0.0.0.2">arm7 deep后访问其iram</a>
<li><a href="#toc_0.0.0.3">INTC中断</a>
<li><a href="#toc_0.0.0.4">AON INTC</a>
<li><a href="#toc_0.0.0.5">ANA INTC</a>
<li><a href="#toc_0.0.0.6">SharkLS Address Map</a>
<li><a href="#toc_0.0.0.7">2723 Address Map</a>
<li><a href="#toc_0.0.0.8">DFS变频场景</a>
</ul>
</ul>
</ul>
</ul>
</div>

<hr />
<h4 id="toc_0.0.0.1">SharkLS SPEC</h4>
<p>
<a href="file:///home/likewise-open/SPREADTRUM/hua.fang/vimwiki/vimwiki/files/SharkLS AP System Design Spec.doc">SharkLS AP System Design Spec.doc</a></BR>
</p>

<hr />
<h4 id="toc_0.0.0.2">arm7 deep后访问其iram</h4>
<pre>
将0x402e0124设置为0，然后ap就可以访问arm7了
但有个弊端，设置后arm7不响应任何中断
</pre>

<hr />
<h4 id="toc_0.0.0.3">INTC中断</h4>
<table>
<tr>
<td>
GIC Num
</td>
<td>
INTC NO
</td>
<td>
Interrupt Controller
</td>
<td>
Interrupt Source
</td>
<td>
Description
</td>
</tr>
<tr>
<td>
127
</td>
<td>
31
</td>
<td>
INT3(0x71700000)
</td>
<td>
Reserved.
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
126
</td>
<td>
30
</td>
<td>
&nbsp;
</td>
<td>
Int_req_zipenc
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
125
</td>
<td>
29
</td>
<td>
&nbsp;
</td>
<td>
Int_req_zipdec
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
124
</td>
<td>
28
</td>
<td>
&nbsp;
</td>
<td>
Int_req_ca7_wdg
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
123
</td>
<td>
27
</td>
<td>
&nbsp;
</td>
<td>
Int_req_ap_wdg
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
122
</td>
<td>
26
</td>
<td>
&nbsp;
</td>
<td>
Int_req_avs
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
121
</td>
<td>
25
</td>
<td>
&nbsp;
</td>
<td>
Int_req_ap_tmr4
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
120
</td>
<td>
24
</td>
<td>
&nbsp;
</td>
<td>
Int_req_ap_tmr3
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
119
</td>
<td>
23
</td>
<td>
&nbsp;
</td>
<td>
Int_req_ap_tmr2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
118
</td>
<td>
22
</td>
<td>
&nbsp;
</td>
<td>
Int_req_ap_tmr1
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
117
</td>
<td>
21
</td>
<td>
&nbsp;
</td>
<td>
ncntpsirq_o[3]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
116
</td>
<td>
20
</td>
<td>
&nbsp;
</td>
<td>
ncntpsirq_o[2]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
115
</td>
<td>
19
</td>
<td>
&nbsp;
</td>
<td>
ncntpsirq_o[1]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
114
</td>
<td>
18
</td>
<td>
&nbsp;
</td>
<td>
ncntpsirq_o[0]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
113
</td>
<td>
17
</td>
<td>
&nbsp;
</td>
<td>
ncntpnsirq_o[3]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
112
</td>
<td>
16
</td>
<td>
&nbsp;
</td>
<td>
ncntpnsirq_o[2]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
111
</td>
<td>
15
</td>
<td>
&nbsp;
</td>
<td>
ncntpnsirq_o[1]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
110
</td>
<td>
14
</td>
<td>
&nbsp;
</td>
<td>
ncntpnsirq_o[0]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
109
</td>
<td>
13
</td>
<td>
&nbsp;
</td>
<td>
ncnthpirq_o[3]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
108
</td>
<td>
12
</td>
<td>
&nbsp;
</td>
<td>
ncnthpirq_o[2]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
107
</td>
<td>
11
</td>
<td>
&nbsp;
</td>
<td>
ncnthpirq_o[1]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
106
</td>
<td>
10
</td>
<td>
&nbsp;
</td>
<td>
ncnthpirq_o[0]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
105
</td>
<td>
9
</td>
<td>
&nbsp;
</td>
<td>
ncntvirq_o[3]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
104
</td>
<td>
8
</td>
<td>
&nbsp;
</td>
<td>
ncntvirq_o[2]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
103
</td>
<td>
7
</td>
<td>
&nbsp;
</td>
<td>
ncntvirq_o[1]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
102
</td>
<td>
6
</td>
<td>
&nbsp;
</td>
<td>
ncntvirq_o[0]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
101
</td>
<td>
5
</td>
<td>
&nbsp;
</td>
<td>
ca7_commtx[3]
</td>
<td>
ca7_commrx[3]
</td>
</tr>
<tr>
<td>
100
</td>
<td>
4
</td>
<td>
&nbsp;
</td>
<td>
ca7_commtx[2]
</td>
<td>
ca7_commrx[2]
</td>
</tr>
<tr>
<td>
99
</td>
<td>
3
</td>
<td>
&nbsp;
</td>
<td>
ca7_commtx[1]
</td>
<td>
ca7_commrx[1]
</td>
</tr>
<tr>
<td>
98
</td>
<td>
2
</td>
<td>
&nbsp;
</td>
<td>
ca7_commtx[0]
</td>
<td>
ca7_commrx[0]
</td>
</tr>
<tr>
<td>
97
</td>
<td>
1
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
96
</td>
<td>
0
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
95
</td>
<td>
31
</td>
<td>
INTC2(0x71600000)
</td>
<td>
npmuirq_o[3]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
94
</td>
<td>
30
</td>
<td>
&nbsp;
</td>
<td>
npmuirq_o[2]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
93
</td>
<td>
29
</td>
<td>
&nbsp;
</td>
<td>
npmuirq_o[1]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
92
</td>
<td>
28
</td>
<td>
&nbsp;
</td>
<td>
npmuirq_o[0]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
91
</td>
<td>
27
</td>
<td>
&nbsp;
</td>
<td>
nctiirq_o[3]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
90
</td>
<td>
26
</td>
<td>
&nbsp;
</td>
<td>
nctiirq_o[2]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
89
</td>
<td>
25
</td>
<td>
&nbsp;
</td>
<td>
nctiirq_o[1]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
88
</td>
<td>
24
</td>
<td>
&nbsp;
</td>
<td>
nctiirq_o[0]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
87
</td>
<td>
23
</td>
<td>
&nbsp;
</td>
<td>
int_req_ca7_axierr
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
86
</td>
<td>
22
</td>
<td>
&nbsp;
</td>
<td>
int_req_pub_busmon
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
85
</td>
<td>
21
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
84
</td>
<td>
20
</td>
<td>
&nbsp;
</td>
<td>
Int_req_cp1_wdg
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
83
</td>
<td>
19
</td>
<td>
&nbsp;
</td>
<td>
Int_req_cp0_wdg
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
82
</td>
<td>
18
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
81
</td>
<td>
17
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
80
</td>
<td>
16
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
79
</td>
<td>
15
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
78
</td>
<td>
14
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
77
</td>
<td>
13
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
76
</td>
<td>
12
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
75
</td>
<td>
11
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
74
</td>
<td>
10
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
73
</td>
<td>
9
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
72
</td>
<td>
8
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
71
</td>
<td>
7
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
70
</td>
<td>
6
</td>
<td>
&nbsp;
</td>
<td>
Int_req_aon_dma
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
69
</td>
<td>
5
</td>
<td>
&nbsp;
</td>
<td>
Int_req_mbox_tar_ap
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
68
</td>
<td>
4
</td>
<td>
&nbsp;
</td>
<td>
Int_req_mbox_src_ap
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
67
</td>
<td>
3
</td>
<td>
&nbsp;
</td>
<td>
Int_req_djtag
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
66
</td>
<td>
2
</td>
<td>
&nbsp;
</td>
<td>
int_req_drm
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
65
</td>
<td>
1
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
Forbidden by INTC
</td>
</tr>
<tr>
<td>
64
</td>
<td>
0
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
Forbidden by INTC
</td>
</tr>
<tr>
<td>
63
</td>
<td>
31
</td>
<td>
INTC1(0x71500000)
</td>
<td>
int_req_busmon2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
62
</td>
<td>
30
</td>
<td>
&nbsp;
</td>
<td>
int_req_busmon1
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
61
</td>
<td>
29
</td>
<td>
&nbsp;
</td>
<td>
int_req_busmon0
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
60
</td>
<td>
28
</td>
<td>
&nbsp;
</td>
<td>
int_req_emmc
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
59
</td>
<td>
27
</td>
<td>
&nbsp;
</td>
<td>
int_req_sdio2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
58
</td>
<td>
26
</td>
<td>
&nbsp;
</td>
<td>
int_req_sdio1
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
57
</td>
<td>
25
</td>
<td>
&nbsp;
</td>
<td>
int_req_sdio0
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
56
</td>
<td>
24
</td>
<td>
&nbsp;
</td>
<td>
int_req_nfc
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
55
</td>
<td>
23
</td>
<td>
&nbsp;
</td>
<td>
int_req_usb
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
54
</td>
<td>
22
</td>
<td>
&nbsp;
</td>
<td>
int_req_hsic
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
53
</td>
<td>
21
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
52
</td>
<td>
20
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
51
</td>
<td>
19
</td>
<td>
&nbsp;
</td>
<td>
int_req_gsp
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
50
</td>
<td>
18
</td>
<td>
&nbsp;
</td>
<td>
int_req_dma
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
49
</td>
<td>
17
</td>
<td>
&nbsp;
</td>
<td>
int_req_dsi[1]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
48
</td>
<td>
16
</td>
<td>
&nbsp;
</td>
<td>
int_req_dsi[0]
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
47
</td>
<td>
15
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
46
</td>
<td>
14
</td>
<td>
&nbsp;
</td>
<td>
int_req_dispc
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
45
</td>
<td>
13
</td>
<td>
&nbsp;
</td>
<td>
int_req_dcam
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
44
</td>
<td>
12
</td>
<td>
&nbsp;
</td>
<td>
int_req_isp
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
43
</td>
<td>
11
</td>
<td>
&nbsp;
</td>
<td>
int_req_vsp
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
42
</td>
<td>
10
</td>
<td>
&nbsp;
</td>
<td>
int_req_jpg
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
41
</td>
<td>
9
</td>
<td>
&nbsp;
</td>
<td>
int_req_csi2_r2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
40
</td>
<td>
8
</td>
<td>
&nbsp;
</td>
<td>
int_req_csi2_r1
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
39
</td>
<td>
7
</td>
<td>
&nbsp;
</td>
<td>
int_req_gpu
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
38
</td>
<td>
6
</td>
<td>
&nbsp;
</td>
<td>
int_req_ana
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
37
</td>
<td>
5
</td>
<td>
&nbsp;
</td>
<td>
int_req_eic
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
36
</td>
<td>
4
</td>
<td>
&nbsp;
</td>
<td>
int_req_kpd
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
35
</td>
<td>
3
</td>
<td>
&nbsp;
</td>
<td>
int_req_gpio
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
34
</td>
<td>
2
</td>
<td>
&nbsp;
</td>
<td>
int_req_aon_i2c
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
33
</td>
<td>
1
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
Forbidden by INTC
</td>
</tr>
<tr>
<td>
32
</td>
<td>
0
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
Forbidden by INTC
</td>
</tr>
<tr>
<td>
31
</td>
<td>
31
</td>
<td>
INTC0(0x71400000)
</td>
<td>
int_req_ap_syst
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
30
</td>
<td>
30
</td>
<td>
&nbsp;
</td>
<td>
int_req_aon_syst
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
29
</td>
<td>
29
</td>
<td>
&nbsp;
</td>
<td>
int_req_ap_tmr0
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
28
</td>
<td>
28
</td>
<td>
&nbsp;
</td>
<td>
int_req_aon_tmr
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
27
</td>
<td>
27
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
26
</td>
<td>
26
</td>
<td>
&nbsp;
</td>
<td>
int_req_thm
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
25
</td>
<td>
25
</td>
<td>
&nbsp;
</td>
<td>
int_req_adi
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
24
</td>
<td>
24
</td>
<td>
&nbsp;
</td>
<td>
int_req_vbc_ad23
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
23
</td>
<td>
23
</td>
<td>
&nbsp;
</td>
<td>
int_req_vbc_ad01
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
22
</td>
<td>
22
</td>
<td>
&nbsp;
</td>
<td>
int_req_vbc_da
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
21
</td>
<td>
21
</td>
<td>
&nbsp;
</td>
<td>
int_req_vbc_afifo_err
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
20
</td>
<td>
20
</td>
<td>
&nbsp;
</td>
<td>
int_req_aud
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
19
</td>
<td>
19
</td>
<td>
&nbsp;
</td>
<td>
int_req_iis3
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
18
</td>
<td>
18
</td>
<td>
&nbsp;
</td>
<td>
int_req_iis2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
17
</td>
<td>
17
</td>
<td>
&nbsp;
</td>
<td>
int_req_iis1
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
16
</td>
<td>
16
</td>
<td>
&nbsp;
</td>
<td>
int_req_iis0
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
15
</td>
<td>
15
</td>
<td>
&nbsp;
</td>
<td>
int_req_i2c4
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
14
</td>
<td>
14
</td>
<td>
&nbsp;
</td>
<td>
int_req_i2c3
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
13
</td>
<td>
13
</td>
<td>
&nbsp;
</td>
<td>
int_req_i2c2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
12
</td>
<td>
12
</td>
<td>
&nbsp;
</td>
<td>
int_req_i2c1
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
11
</td>
<td>
11
</td>
<td>
&nbsp;
</td>
<td>
int_req_i2c0
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
10
</td>
<td>
10
</td>
<td>
&nbsp;
</td>
<td>
int_req_sim
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
9
</td>
<td>
9
</td>
<td>
&nbsp;
</td>
<td>
int_req_spi2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
8
</td>
<td>
8
</td>
<td>
&nbsp;
</td>
<td>
int_req_spi1
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
7
</td>
<td>
7
</td>
<td>
&nbsp;
</td>
<td>
int_req_spi0
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
6
</td>
<td>
6
</td>
<td>
&nbsp;
</td>
<td>
int_req_uart4
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
5
</td>
<td>
5
</td>
<td>
&nbsp;
</td>
<td>
int_req_uart3
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
4
</td>
<td>
4
</td>
<td>
&nbsp;
</td>
<td>
int_req_uart2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
3
</td>
<td>
3
</td>
<td>
&nbsp;
</td>
<td>
int_req_uart1
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
2
</td>
<td>
2
</td>
<td>
&nbsp;
</td>
<td>
int_req_uart0
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
1
</td>
<td>
1
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
Forbidden by INTC
</td>
</tr>
<tr>
<td>
0
</td>
<td>
0
</td>
<td>
&nbsp;
</td>
<td>
&nbsp;
</td>
<td>
Forbidden by INTC
</td>
</tr>
</table>

<h4 id="toc_0.0.0.4">AON INTC</h4>
<p>
0x4020_0000
<table>
<tr>
<td>
Interrupt Controller
</td>
<td>
Interrupt Source
</td>
<td>
Description
</td>
</tr>
<tr>
<td>
31
</td>
<td>
int_req_eic
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
30-13
</td>
<td>
&nbsp;
</td>
<td>
　Reserved
</td>
</tr>
<tr>
<td>
12
</td>
<td>
Int_req_mbox_tar_ap
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
11
</td>
<td>
Int_req_mbox_tar_arm7
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
10
</td>
<td>
int_req_pub_busmon
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
9
</td>
<td>
int_req_avs<BR>int_req_thm
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
8
</td>
<td>
int_req_ca7_wdg<BR>int_req_ap_wdg
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
7
</td>
<td>
int_req_cp0_wdg<BR>int_req_cp1_wdg
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
6
</td>
<td>
int_req_gpu
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
5
</td>
<td>
int_req_dcam<BR>int_req_isp<BR>int_req_vsp<BR>int_req_jpg<BR>int_req_csi2_r1<BR>int_req_csi2_r2
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
4
</td>
<td>
int_req_aon_i2c<BR>int_req_aud<BR>int_req_adi<BR>int_req_ana<BR>int_req_kpd<BR>int_req_gpio<BR>int_req_lvds_trx<BR>int_req_mdar
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
3
</td>
<td>
int_req_vbc_ad01<BR>int_req_vbc_ad23<BR>int_req_vbc_da<BR>int_req_vbc_afifo_err
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
2
</td>
<td>
int_req_ap_tmr0<BR>int_req_ap_tmr1<BR>int_req_ap_tmr2<BR>int_req_ap_tmr3<BR>int_req_ap_tmr4<BR>int_req_aon_tmr<BR>int_req_ap_syst<BR>int_req_aon_syst
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
1
</td>
<td>
&nbsp;
</td>
<td>
Forbidden by INTC
</td>
</tr>
<tr>
<td>
0
</td>
<td>
&nbsp;
</td>
<td>
Forbidden by INTC
</td>
</tr>
</table>
</p>

<h4 id="toc_0.0.0.5">ANA INTC</h4>
<p>
0x4003_8380
<table>
<tr>
<td>
Interrupt Source
</td>
<td>
Interrupt Controller
</td>
<td>
Description
</td>
</tr>
<tr>
<td>
&nbsp;
</td>
<td>
[31:11]
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
DCDCOTP_INT_MASK_STATUS
</td>
<td>
[10]
</td>
<td>
This interrupt is masked from DCDCOTP_INT_RAW_STATUS by DCDCOTP_INT_EN
</td>
</tr>
<tr>
<td>
&nbsp;
</td>
<td>
[9]
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
THM_INT_MASK_STATUS
</td>
<td>
[8]
</td>
<td>
This interrupt is masked from THM_INT_RAW_STATUS by THM_INT_EN
</td>
</tr>
<tr>
<td>
AUD_PROTECT_INT_MASK_STATUS
</td>
<td>
[7]
</td>
<td>
This interrupt is masked from AUD_PROTECT_INT_RAW_STATUS by AUD_PROTECT_INT_EN
</td>
</tr>
<tr>
<td>
AUD_HEAD_BUTTON_INT_MASK_STATUS
</td>
<td>
[6]
</td>
<td>
This interrupt is masked from AUD_HEAD_BUTTON_INT_RAW_STATUS by AUD_HEAD_BUTTON_INT_EN
</td>
</tr>
<tr>
<td>
EIC_INT_MASK_STATUS
</td>
<td>
[5]
</td>
<td>
This interrupt is masked from EIC_INT_RAW_STATUS by EIC_INT_EN
</td>
</tr>
<tr>
<td>
FGU_INT_MASK_STATUS
</td>
<td>
[4]
</td>
<td>
This interrupt is masked from FGU_INT_RAW_STATUS by FGU_INT_EN
</td>
</tr>
<tr>
<td>
WDG_INT_MASK_STATUS
</td>
<td>
[3]
</td>
<td>
This interrupt is masked from WDG_INT_RAW_STATUS by WDG_INT_EN
</td>
</tr>
<tr>
<td>
RTC_INT_MASK_STATUS
</td>
<td>
[2]
</td>
<td>
This interrupt is masked from RTC_INT_RAW_STATUS by RTC_INT_EN
</td>
</tr>
<tr>
<td>
GPIO_INT_MASK_STATUS
</td>
<td>
[1]
</td>
<td>
This interrupt is masked from GPIO_INT_RAW_STATUS by GPIO_INT_EN
</td>
</tr>
<tr>
<td>
ADC_INT_MASK_STATUS
</td>
<td>
[0]
</td>
<td>
This interrupt is masked from ADC_INT_RAW_STATUS by ADC_INT_EN
</td>
</tr>
</table>
</p>

<hr />
<h4 id="toc_0.0.0.6">SharkLS Address Map</h4>
<table>
<tr>
<td>
Addr Range
</td>
<td>
Addr Map Description
</td>
</tr>
<tr>
<td>
0x0000_0000 ~ 0x0000_FFFF
</td>
<td>
Internal On Chip RAM Space (8KB Avaliable)
</td>
</tr>
<tr>
<td>
0x0001_0000 ~ 0x00FF_FFFF
</td>
<td>
Reserved.
</td>
</tr>
<tr>
<td>
0x0100_0000 ~ 0x0FFF_FFFF
</td>
<td>
CoreSight STM
</td>
</tr>
<tr>
<td>
0x1000_0000 ~ 0x103F_FFFF
</td>
<td>
CoreSight Components (4MB)
</td>
</tr>
<tr>
<td>
0x1200_0000 ~ 0x1200_1FFF
</td>
<td>
Cortex A7 Peripheral Components (8KB)
</td>
</tr>
<tr>
<td>
0x1040_2000 ~ 0x104F_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x1050_0000 ~ 0x1050_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x1051_0000 ~ 0x105F_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x1060_0000 ~ 0x106F_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x1070_0000 ~ 0x107F_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x1080_0000 ~ 0x1080_0FFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x1080_1000 ~ 0x1FFF_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x2000_0000 ~ 0x200F_FFFF
</td>
<td>
Function Test Vector
</td>
</tr>
<tr>
<td>
0x2010_0000 ~ 0x201F_FFFF
</td>
<td>
DMA Control Register
</td>
</tr>
<tr>
<td>
0x2020_0000 ~ 0x202F_FFFF
</td>
<td>
USB 2.0 OTG Control Register
</td>
</tr>
<tr>
<td>
0x2030_0000 ~ 0x203F_FFFF
</td>
<td>
SDIO0 Control Register
</td>
</tr>
<tr>
<td>
0x2040_0000 ~ 0x204F_FFFF
</td>
<td>
SDIO1 Control Register
</td>
</tr>
<tr>
<td>
0x2050_0000 ~ 0x205F_FFFF
</td>
<td>
SDIO2 Control Register
</td>
</tr>
<tr>
<td>
0x2060_0000 ~ 0x206F_FFFF
</td>
<td>
eMMC Control Register
</td>
</tr>
<tr>
<td>
0x2070_2000 ~ 0x207F_FFFF
</td>
<td>
DRM Control Register
</td>
</tr>
<tr>
<td>
0x2080_0000 ~ 0x2080_FFFF
</td>
<td>
Disp0 Control Register
</td>
</tr>
<tr>
<td>
0x2090_0000 ~ 0x209F_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x20A0_0000 ~ 0x20AF_FFFF
</td>
<td>
GSP Reg
</td>
</tr>
<tr>
<td>
0x20B0_0000 ~ 0x20BF_FFFF
</td>
<td>
GSP MMU Reg
</td>
</tr>
<tr>
<td>
0x20C0_0000 ~ 0x20CF_FFFF
</td>
<td>
NFC Control Register
</td>
</tr>
<tr>
<td>
0x20D0_0000 ~ 0x20DF_FFFF
</td>
<td>
SpinLock Control Register
</td>
</tr>
<tr>
<td>
0x20E0_0000 ~ 0x20EF_FFFF
</td>
<td>
AHB Control Register
</td>
</tr>
<tr>
<td>
0x20F0_0000 ~ 0x20FF_FFFF
</td>
<td>
BUSMON0 Control Register
</td>
</tr>
<tr>
<td>
0x2100_0000 ~ 0x210F_FFFF
</td>
<td>
BUSMON 1 Control Register
</td>
</tr>
<tr>
<td>
0x2110_0000 ~ 0x211F_FFFF
</td>
<td>
BUSMON 2 Control Register
</td>
</tr>
<tr>
<td>
0x2120_0000 ~ 0x212F_FFFF
</td>
<td>
ZIP Enc Reg
</td>
</tr>
<tr>
<td>
0x2130_0000 ~ 0x213F_FFFF
</td>
<td>
ZIP Dec Reg
</td>
</tr>
<tr>
<td>
0x2140_0000 ~ 0x214F_FFFF
</td>
<td>
USB HSIC Control Register
</td>
</tr>
<tr>
<td>
0x2150_0000 ~ 0x215F_FFFF
</td>
<td>
AP CKG Reg
</td>
</tr>
<tr>
<td>
0x2160_0000 ~ 0x217F_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x2180_0000 ~ 0x218F_FFFF
</td>
<td>
DSI Control Register
</td>
</tr>
<tr>
<td>
0x2190_0000 ~ 0x2FFF_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x3000_0000 ~ 0x3000_FFFF
</td>
<td>
LPDDR2 Controller (64KB)
</td>
</tr>
<tr>
<td>
0x3001_0000 ~ 0x3001_FFFF
</td>
<td>
LPDDR2 PHY PUBL (64KB)
</td>
</tr>
<tr>
<td>
0x3002_0000 ~ 0x3002_FFFF
</td>
<td>
PUB REG (64KB)
</td>
</tr>
<tr>
<td>
0x3003_0000 ~ 0x3003_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x3004_0000 ~ 0x3004_FFFF
</td>
<td>
PUB AXI BUSMON0 (64KB)
</td>
</tr>
<tr>
<td>
0x3005_0000 ~ 0x3005_FFFF
</td>
<td>
PUB AXI BUSMON1 (64KB)
</td>
</tr>
<tr>
<td>
0x3006_0000 ~ 0x3006_FFFF
</td>
<td>
PUB AXI BUSMON2 (64KB)
</td>
</tr>
<tr>
<td>
0x3007_0000 ~ 0x3007_FFFF
</td>
<td>
PUB AXI BUSMON3 (64KB)
</td>
</tr>
<tr>
<td>
0x3008_0000 ~ 0x3008_FFFF
</td>
<td>
PUB AXI BUSMON4 (64KB)
</td>
</tr>
<tr>
<td>
0x3009_0000 ~ 0x3009_FFFF
</td>
<td>
PUB AXI BUSMON5 (64KB)
</td>
</tr>
<tr>
<td>
0x300A_0000 ~ 0x300A_FFFF
</td>
<td>
PUB AXI BUSMON6 (64KB)
</td>
</tr>
<tr>
<td>
0x300B_0000 ~ 0x300B_FFFF
</td>
<td>
PUB AXI BUSMON7 (64KB)
</td>
</tr>
<tr>
<td>
0x300C_0000 ~ 0x300C_FFFF
</td>
<td>
PUB AXI BUSMON8 (64KB)
</td>
</tr>
<tr>
<td>
0x300D_0000 ~ 0x300D_FFFF
</td>
<td>
PUB AXI BUSMON9 (64KB)
</td>
</tr>
<tr>
<td>
0x300E_0000 ~ 0x3FFF_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x4000_0000 ~ 0x4000_FFFF
</td>
<td>
Audio (64KB - Protected)
</td>
</tr>
<tr>
<td>
0x4001_0000 ~ 0x4001_FFFF
</td>
<td>
Audio IF (64KB Avaliable - Protected)
</td>
</tr>
<tr>
<td>
0x4002_0000 ~ 0x4002_FFFF
</td>
<td>
VBC (64KB - Protected)
</td>
</tr>
<tr>
<td>
0x4003_0000 ~ 0x4003_FFFF
</td>
<td>
ADI Master (64KB - Protected)
</td>
</tr>
<tr>
<td>
0x4004_0000 ~ 0x4004_FFFF
</td>
<td>
AON System Timer - FRT (64KB)
</td>
</tr>
<tr>
<td>
0x4005_0000 ~ 0x4005_FFFF
</td>
<td>
AON Timer (64KB)
</td>
</tr>
<tr>
<td>
0x4006_0000 ~ 0x4006_FFFF
</td>
<td>
SpinLock Reg (64K)
</td>
</tr>
<tr>
<td>
0x4007_0000 ~ 0x4007_FFFF
</td>
<td>
MDAR (64K)
</td>
</tr>
<tr>
<td>
0x4008_0000 ~ 0x4008_FFFF
</td>
<td>
I2C (64K)
</td>
</tr>
<tr>
<td>
0x4009_0000 ~ 0x4009_FFFF
</td>
<td>
LVDS (64K)
</td>
</tr>
<tr>
<td>
0x400A_0000 ~ 0x400A_FFFF
</td>
<td>
MBOX (64K)
</td>
</tr>
<tr>
<td>
0x400B_0000 ~ 0x400E_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x400F_0000 ~ 0x400F_FFFF
</td>
<td>
DEF (64K)
</td>
</tr>
<tr>
<td>
0x4010_0000 ~ 0x4010_FFFF
</td>
<td>
DMA (64K)
</td>
</tr>
<tr>
<td>
0x4011_0000 ~ 0x401F_FFFF
</td>
<td>
AON func test
</td>
</tr>
<tr>
<td>
0x4020_0000 ~ 0x4020_FFFF
</td>
<td>
AON INT (64KB)
</td>
</tr>
<tr>
<td>
0x4021_0000 ~ 0x4021_FFFF
</td>
<td>
EIC (64KB)
</td>
</tr>
<tr>
<td>
0x4022_0000 ~ 0x4022_FFFF
</td>
<td>
AP Timer0 (64KB)
</td>
</tr>
<tr>
<td>
0x4023_0000 ~ 0x4023_FFFF
</td>
<td>
AP System Timer (64KB)
</td>
</tr>
<tr>
<td>
0x4024_0000 ~ 0x4024_FFFF
</td>
<td>
UID-Efuse (64KB)
</td>
</tr>
<tr>
<td>
0x4025_0000 ~ 0x4025_FFFF
</td>
<td>
Keypad (64KB)
</td>
</tr>
<tr>
<td>
0x4026_0000 ~ 0x4026_FFFF
</td>
<td>
PMW (64KB)
</td>
</tr>
<tr>
<td>
0x4027_0000 ~ 0x4027_FFFF
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
0x4028_0000 ~ 0x4028_FFFF
</td>
<td>
GPIO (64KB)
</td>
</tr>
<tr>
<td>
0x4029_0000 ~ 0x4029_FFFF
</td>
<td>
AP WDG (64K)
</td>
</tr>
<tr>
<td>
0x402A_0000 ~ 0x402A_FFFF
</td>
<td>
PIN Reg (64KB)
</td>
</tr>
<tr>
<td>
0x402B_0000 ~ 0x402B_FFFF
</td>
<td>
PMU (64KB)
</td>
</tr>
<tr>
<td>
0x402C_0000 ~ 0x402C_FFFF
</td>
<td>
&nbsp;
</td>
</tr>
<tr>
<td>
0x402D_0000 ~ 0x402D_FFFF
</td>
<td>
AON CKG (64K)
</td>
</tr>
<tr>
<td>
0x402E_0000 ~ 0x402E_FFFF
</td>
<td>
AON APB Reg (64K)
</td>
</tr>
<tr>
<td>
0x402F_0000 ~ 0x402F_FFFF
</td>
<td>
THM Reg (64K)
</td>
</tr>
<tr>
<td>
0x4030_0000 ~ 0x4030_FFFF
</td>
<td>
AVS CA7 (64KB)
</td>
</tr>
<tr>
<td>
0x4031_0000 ~ 0x4031_FFFF
</td>
<td>
CA7 WDG (64K)
</td>
</tr>
<tr>
<td>
0x4032_0000 ~ 0x4032_FFFF
</td>
<td>
AP Timer1 (64KB)
</td>
</tr>
<tr>
<td>
0x4033_0000 ~ 0x4033_FFFF
</td>
<td>
AP Timer2 (64KB)
</td>
</tr>
<tr>
<td>
0x4034_0000 ~ 0x4034_FFFF
</td>
<td>
DJTAG (64KB)
</td>
</tr>
<tr>
<td>
0x4035_0000 ~ 0x403F_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x4040_0000 ~ 0x4040_FFFF
</td>
<td>
CA7 TS0 Reg (64K)
</td>
</tr>
<tr>
<td>
0x4041_0000 ~ 0x4041_FFFF
</td>
<td>
CA7 TS1 Reg (64K)
</td>
</tr>
<tr>
<td>
0x4042_0000 ~ 0x4FFF_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x5000_0000 ~ 0x507F_FFFF
</td>
<td>
Share RAM with CPs (46KB - Protected);
</td>
</tr>
<tr>
<td>
0x5080_0000 ~ 0x5FFF_FFFF
</td>
<td>
AON ARM7 System Addr Mapping
</td>
</tr>
<tr>
<td>
0x6000_0000 ~ 0x600F_FFFF
</td>
<td>
MALI Control Register(64KB)
</td>
</tr>
<tr>
<td>
0x6010_0000 ~ 0x601F_FFFF
</td>
<td>
GPU APB REG(64KB)
</td>
</tr>
<tr>
<td>
0x6020_0000 ~ 0x607F_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x6080_0000 ~ 0x6080_FFFF
</td>
<td>
DCAM Controller Register
</td>
</tr>
<tr>
<td>
0x6090_0000 ~ 0x609F_FFFF
</td>
<td>
VSP Control Register
</td>
</tr>
<tr>
<td>
0x60A0_0000 ~ 0x60AF_FFFF
</td>
<td>
ISP Control Register
</td>
</tr>
<tr>
<td>
0x60B0_0000 ~ 0x60BF_FFFF
</td>
<td>
JPG Control Register
</td>
</tr>
<tr>
<td>
0x60C0_0000 ~ 0x60CF_FFFF
</td>
<td>
CSI-2 Controller Register;
</td>
</tr>
<tr>
<td>
0x60D0_0000 ~ 0x60DF_FFFF
</td>
<td>
MM AHB Reg
</td>
</tr>
<tr>
<td>
0x60E0_0000 ~ 0x60EF_FFFF
</td>
<td>
MM CKG
</td>
</tr>
<tr>
<td>
0x60F0_0000 ~ 0x60EF_FFFF
</td>
<td>
MM MMU
</td>
</tr>
<tr>
<td>
0x6100_0000 ~ 0x610F_FFFF
</td>
<td>
VPP Control Register
</td>
</tr>
<tr>
<td>
0x6200_0000 ~ 0x620F_FFFF
</td>
<td>
CODEC AHB Reg
</td>
</tr>
<tr>
<td>
0x6210_0000 ~ 0x621F_FFFF
</td>
<td>
CODA7 Reg
</td>
</tr>
<tr>
<td>
0x6220_0000 ~ 0x6FFF_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x7000_0000 ~ 0x700F_FFFF
</td>
<td>
UART0
</td>
</tr>
<tr>
<td>
0x7010_0000 ~ 0x701F_FFFF
</td>
<td>
UART1
</td>
</tr>
<tr>
<td>
0x7020_0000 ~ 0x702F_FFFF
</td>
<td>
UART2
</td>
</tr>
<tr>
<td>
0x7030_0000 ~ 0x703F_FFFF
</td>
<td>
UART3
</td>
</tr>
<tr>
<td>
0x7040_0000 ~ 0x704F_FFFF
</td>
<td>
UART4
</td>
</tr>
<tr>
<td>
0x7050_0000 ~ 0x705F_FFFF
</td>
<td>
I2C0
</td>
</tr>
<tr>
<td>
0x7060_0000 ~ 0x706F_FFFF
</td>
<td>
I2C1
</td>
</tr>
<tr>
<td>
0x7070_0000 ~ 0x707F_FFFF
</td>
<td>
I2C2
</td>
</tr>
<tr>
<td>
0x7080_0000 ~ 0x708F_FFFF
</td>
<td>
I2C3
</td>
</tr>
<tr>
<td>
0x7090_0000 ~ 0x709F_FFFF
</td>
<td>
I2C4
</td>
</tr>
<tr>
<td>
0x70A0_0000 ~ 0x70AF_FFFF
</td>
<td>
SPI0
</td>
</tr>
<tr>
<td>
0x70B0_0000 ~ 0x70BF_FFFF
</td>
<td>
SPI1
</td>
</tr>
<tr>
<td>
0x70C0_0000 ~ 0x70CF_FFFF
</td>
<td>
SPI2
</td>
</tr>
<tr>
<td>
0x70D0_0000 ~ 0x70DF_FFFF
</td>
<td>
IIS0
</td>
</tr>
<tr>
<td>
0x70E0_0000 ~ 0x70EF_FFFF
</td>
<td>
IIS1
</td>
</tr>
<tr>
<td>
0x70F0_0000 ~ 0x70FF_FFFF
</td>
<td>
IIS2
</td>
</tr>
<tr>
<td>
0x7100_0000 ~ 0x710F_FFFF
</td>
<td>
IIS3
</td>
</tr>
<tr>
<td>
0x7110_0000 ~ 0x711F_FFFF
</td>
<td>
SIM0
</td>
</tr>
<tr>
<td>
0x7120_0000 ~ 0x712F_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x7130_0000 ~ 0x713F_FFFF
</td>
<td>
APB REG
</td>
</tr>
<tr>
<td>
0x7140_0000 ~ 0x714F_FFFF
</td>
<td>
INTC 0
</td>
</tr>
<tr>
<td>
0x7150_0000 ~ 0x715F_FFFF
</td>
<td>
INTC 1
</td>
</tr>
<tr>
<td>
0x7160_0000 ~ 0x716F_FFFF
</td>
<td>
INTC 2
</td>
</tr>
<tr>
<td>
0x7170_0000 ~ 0x717F_FFFF
</td>
<td>
INTC 3
</td>
</tr>
<tr>
<td>
0x7180_0000 - 0x7FFF_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0x8000_0000 ~ 0x8FFF_FFFF
</td>
<td>
External Memory Space (256 MB)
</td>
</tr>
<tr>
<td>
0x9000_0000 ~ 0x9FFF_FFFF
</td>
<td>
External Memory Space (256 MB)
</td>
</tr>
<tr>
<td>
0xA000_0000 ~ 0xAFFF_FFFF
</td>
<td>
External Memory Space (256 MB)
</td>
</tr>
<tr>
<td>
0xB000_0000 ~ 0xBFFF_FFFF
</td>
<td>
External Memory Space (256 MB)
</td>
</tr>
<tr>
<td>
0xC000_0000 ~ 0xCFFF_FFFF
</td>
<td>
External Memory Space (256 MB)
</td>
</tr>
<tr>
<td>
0xD000_0000 ~ 0xDFFF_FFFF
</td>
<td>
External Memory Space (256 MB)
</td>
</tr>
<tr>
<td>
0xE000_0000 ~ 0xEFFF_FFFF
</td>
<td>
External Memory Space (256 MB)
</td>
</tr>
<tr>
<td>
0xF000_0000 ~ 0xFFDF_FFFF
</td>
<td>
External Memory Space (254 MB)
</td>
</tr>
<tr>
<td>
0xFFE0_0000 ~ 0xFFFE_FFFF
</td>
<td>
Reserved
</td>
</tr>
<tr>
<td>
0xFFFF_0000 ~ 0xFFFF_FFFF
</td>
<td>
Internal On Chip ROM Space (32KB)
</td>
</tr>
</table>

<h4 id="toc_0.0.0.7">2723 Address Map</h4>
<table>
<tr>
<td>
Base Address
</td>
<td>
APB Slave
</td>
<td>
Description
</td>
</tr>
<tr>
<td>
0x4003_8000 ~ 0x4003_801F
</td>
<td>
IMPD ADC
</td>
<td>
impd adc
</td>
</tr>
<tr>
<td>
0x4003_8020 ~ 0x4003_803F
</td>
<td>
PWM
</td>
<td>
PWM controller
</td>
</tr>
<tr>
<td>
0x4003_8040 ~ 0x4003_807F
</td>
<td>
WDG
</td>
<td>
Watch dog controller
</td>
</tr>
<tr>
<td>
0x4003_8080 ~ 0x4003_80FF
</td>
<td>
RTC
</td>
<td>
Real time controller
</td>
</tr>
<tr>
<td>
0x4003_8100 ~ 0x4003_817F
</td>
<td>
EIC
</td>
<td>
Extra interrupt controller.
</td>
</tr>
<tr>
<td>
0x4003_8180 ~ 0x4003_81FF
</td>
<td>
Pin reg
</td>
<td>
Adie pin control register.
</td>
</tr>
<tr>
<td>
0x4003_8200 ~ 0x4003_827F
</td>
<td>
EFS
</td>
<td>
EFS
</td>
</tr>
<tr>
<td>
0x4003_8280 ~ 0x4003_82FF
</td>
<td>
THM
</td>
<td>
Thermal monitor
</td>
</tr>
<tr>
<td>
0x4003_8300 ~ 0x4003_837F
</td>
<td>
ADC
</td>
<td>
Auxiliary ADC controller.
</td>
</tr>
<tr>
<td>
0x4003_8380 ~ 0x4003_83BF
</td>
<td>
INTC
</td>
<td>
Interrupt controller.
</td>
</tr>
<tr>
<td>
0x4003_83C0 ~ 0x4003_83FF
</td>
<td>
CAL
</td>
<td>
OSC calibration
</td>
</tr>
<tr>
<td>
0x4003_8400 ~ 0x4003_843F
</td>
<td>
AUD IFA
</td>
<td>
Audio interface with Shark.
</td>
</tr>
<tr>
<td>
0x4003_8440 ~ 0x4003_84FF
</td>
<td>
BLTC
</td>
<td>
Breathing light controller
</td>
</tr>
<tr>
<td>
0x4003_8500 ~ 0x4003_85FF
</td>
<td>
FGU
</td>
<td>
Coulombmeter controller
</td>
</tr>
<tr>
<td>
0x4003_8600 ~ 0x4003_86FF
</td>
<td>
AUD CFGA
</td>
<td>
Audio codec control register
</td>
</tr>
<tr>
<td>
0x4003_8700 ~ 0x4003_87FF
</td>
<td>
HDT
</td>
<td>
Audio HDT control register
</td>
</tr>
<tr>
<td>
0x4003_8800 ~ 0x4003_8FFF
</td>
<td>
GLB Reg
</td>
<td>
Global Register
</td>
</tr>
</table>


<h4 id="toc_0.0.0.8">DFS变频场景</h4>
<pre>
数据业务关闭，W Call/待机   192MHz；
数据业务开，待机/低速率384 MHz
数据业务开高速率640MHz
</pre>

</body>
</html>
