Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May 31 10:57:14 2023
| Host         : BELSPC0009 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_lab6_timing_summary_routed.rpt -pb top_lab6_timing_summary_routed.pb -rpx top_lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lab6
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.014        0.000                      0                  531        0.153        0.000                      0                  531        3.000        0.000                       0                   277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       28.014        0.000                      0                  531        0.153        0.000                      0                  531       19.500        0.000                       0                   273  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.014ns  (required time - arrival time)
  Source:                 player/horCounter/counter7_0/counter3_0/FDRE0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/verCounter/counter7_0/counter7_4/FDRE2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.751ns  (logic 3.142ns (26.739%)  route 8.609ns (73.261%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.561    -0.951    player/horCounter/counter7_0/counter3_0/clk
    SLICE_X11Y16         FDRE                                         r  player/horCounter/counter7_0/counter3_0/FDRE0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.419    -0.532 r  player/horCounter/counter7_0/counter3_0/FDRE0/Q
                         net (fo=28, routed)          2.395     1.863    player/horCounter/counter7_0/counter3_0/DI[0]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.296     2.159 r  player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_283/O
                         net (fo=1, routed)           0.000     2.159    player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_283_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.767 r  player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_208/O[3]
                         net (fo=5, routed)           1.380     4.147    player/verCounter/counter15_8/counter3_0/plat13[1]
    SLICE_X13Y20         LUT4 (Prop_lut4_I2_O)        0.307     4.454 r  player/verCounter/counter15_8/counter3_0/FDRE0_i_268/O
                         net (fo=1, routed)           0.000     4.454    plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_30_1[0]
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.004 r  plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_126/CO[3]
                         net (fo=1, routed)           0.000     5.004    plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_126_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 f  plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_30/CO[3]
                         net (fo=2, routed)           1.060     6.179    plat_one/horCounter/counter15_8/counter7_4/FDRE0_i_4__14_0[0]
    SLICE_X11Y23         LUT4 (Prop_lut4_I3_O)        0.150     6.329 f  plat_one/horCounter/counter15_8/counter7_4/FDRE0_i_14/O
                         net (fo=2, routed)           1.449     7.777    player/verCounter/counter7_0/counter3_0/FDRE0_i_3__20
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.103 f  player/verCounter/counter7_0/counter3_0/FDRE0_i_6__9/O
                         net (fo=3, routed)           0.448     8.552    pixel/horCounter/counter7_0/counter7_4/plat
    SLICE_X7Y30          LUT4 (Prop_lut4_I1_O)        0.124     8.676 r  pixel/horCounter/counter7_0/counter7_4/FDRE0_i_3__20/O
                         net (fo=8, routed)           0.644     9.320    player/verCounter/counter7_0/counter3_0/Up0
    SLICE_X6Y31          LUT5 (Prop_lut5_I0_O)        0.124     9.444 r  player/verCounter/counter7_0/counter3_0/FDRE0_i_3__19/O
                         net (fo=5, routed)           0.679    10.122    player/verCounter/counter7_0/counter3_0/Up0__0_2
    SLICE_X7Y31          LUT4 (Prop_lut4_I0_O)        0.124    10.246 r  player/verCounter/counter7_0/counter3_0/FDRE0_i_1__30/O
                         net (fo=4, routed)           0.554    10.800    player/verCounter/counter7_0/counter7_4/CE
    SLICE_X6Y32          FDRE                                         r  player/verCounter/counter7_0/counter7_4/FDRE2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.509    38.514    player/verCounter/counter7_0/counter7_4/clk
    SLICE_X6Y32          FDRE                                         r  player/verCounter/counter7_0/counter7_4/FDRE2/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X6Y32          FDRE (Setup_fdre_C_CE)      -0.169    38.814    player/verCounter/counter7_0/counter7_4/FDRE2
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                         -10.800    
  -------------------------------------------------------------------
                         slack                                 28.014    

Slack (MET) :             28.014ns  (required time - arrival time)
  Source:                 player/horCounter/counter7_0/counter3_0/FDRE0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/verCounter/counter7_0/counter7_4/FDRE3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.751ns  (logic 3.142ns (26.739%)  route 8.609ns (73.261%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.561    -0.951    player/horCounter/counter7_0/counter3_0/clk
    SLICE_X11Y16         FDRE                                         r  player/horCounter/counter7_0/counter3_0/FDRE0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.419    -0.532 r  player/horCounter/counter7_0/counter3_0/FDRE0/Q
                         net (fo=28, routed)          2.395     1.863    player/horCounter/counter7_0/counter3_0/DI[0]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.296     2.159 r  player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_283/O
                         net (fo=1, routed)           0.000     2.159    player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_283_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.767 r  player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_208/O[3]
                         net (fo=5, routed)           1.380     4.147    player/verCounter/counter15_8/counter3_0/plat13[1]
    SLICE_X13Y20         LUT4 (Prop_lut4_I2_O)        0.307     4.454 r  player/verCounter/counter15_8/counter3_0/FDRE0_i_268/O
                         net (fo=1, routed)           0.000     4.454    plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_30_1[0]
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.004 r  plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_126/CO[3]
                         net (fo=1, routed)           0.000     5.004    plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_126_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 f  plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_30/CO[3]
                         net (fo=2, routed)           1.060     6.179    plat_one/horCounter/counter15_8/counter7_4/FDRE0_i_4__14_0[0]
    SLICE_X11Y23         LUT4 (Prop_lut4_I3_O)        0.150     6.329 f  plat_one/horCounter/counter15_8/counter7_4/FDRE0_i_14/O
                         net (fo=2, routed)           1.449     7.777    player/verCounter/counter7_0/counter3_0/FDRE0_i_3__20
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.103 f  player/verCounter/counter7_0/counter3_0/FDRE0_i_6__9/O
                         net (fo=3, routed)           0.448     8.552    pixel/horCounter/counter7_0/counter7_4/plat
    SLICE_X7Y30          LUT4 (Prop_lut4_I1_O)        0.124     8.676 r  pixel/horCounter/counter7_0/counter7_4/FDRE0_i_3__20/O
                         net (fo=8, routed)           0.644     9.320    player/verCounter/counter7_0/counter3_0/Up0
    SLICE_X6Y31          LUT5 (Prop_lut5_I0_O)        0.124     9.444 r  player/verCounter/counter7_0/counter3_0/FDRE0_i_3__19/O
                         net (fo=5, routed)           0.679    10.122    player/verCounter/counter7_0/counter3_0/Up0__0_2
    SLICE_X7Y31          LUT4 (Prop_lut4_I0_O)        0.124    10.246 r  player/verCounter/counter7_0/counter3_0/FDRE0_i_1__30/O
                         net (fo=4, routed)           0.554    10.800    player/verCounter/counter7_0/counter7_4/CE
    SLICE_X6Y32          FDRE                                         r  player/verCounter/counter7_0/counter7_4/FDRE3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.509    38.514    player/verCounter/counter7_0/counter7_4/clk
    SLICE_X6Y32          FDRE                                         r  player/verCounter/counter7_0/counter7_4/FDRE3/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X6Y32          FDRE (Setup_fdre_C_CE)      -0.169    38.814    player/verCounter/counter7_0/counter7_4/FDRE3
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                         -10.800    
  -------------------------------------------------------------------
                         slack                                 28.014    

Slack (MET) :             28.151ns  (required time - arrival time)
  Source:                 player/horCounter/counter7_0/counter3_0/FDRE0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/verCounter/counter7_0/counter7_4/FDRE0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.575ns  (logic 3.142ns (27.144%)  route 8.433ns (72.856%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.561    -0.951    player/horCounter/counter7_0/counter3_0/clk
    SLICE_X11Y16         FDRE                                         r  player/horCounter/counter7_0/counter3_0/FDRE0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.419    -0.532 r  player/horCounter/counter7_0/counter3_0/FDRE0/Q
                         net (fo=28, routed)          2.395     1.863    player/horCounter/counter7_0/counter3_0/DI[0]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.296     2.159 r  player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_283/O
                         net (fo=1, routed)           0.000     2.159    player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_283_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.767 r  player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_208/O[3]
                         net (fo=5, routed)           1.380     4.147    player/verCounter/counter15_8/counter3_0/plat13[1]
    SLICE_X13Y20         LUT4 (Prop_lut4_I2_O)        0.307     4.454 r  player/verCounter/counter15_8/counter3_0/FDRE0_i_268/O
                         net (fo=1, routed)           0.000     4.454    plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_30_1[0]
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.004 r  plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_126/CO[3]
                         net (fo=1, routed)           0.000     5.004    plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_126_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 f  plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_30/CO[3]
                         net (fo=2, routed)           1.060     6.179    plat_one/horCounter/counter15_8/counter7_4/FDRE0_i_4__14_0[0]
    SLICE_X11Y23         LUT4 (Prop_lut4_I3_O)        0.150     6.329 f  plat_one/horCounter/counter15_8/counter7_4/FDRE0_i_14/O
                         net (fo=2, routed)           1.449     7.777    player/verCounter/counter7_0/counter3_0/FDRE0_i_3__20
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.103 f  player/verCounter/counter7_0/counter3_0/FDRE0_i_6__9/O
                         net (fo=3, routed)           0.448     8.552    pixel/horCounter/counter7_0/counter7_4/plat
    SLICE_X7Y30          LUT4 (Prop_lut4_I1_O)        0.124     8.676 r  pixel/horCounter/counter7_0/counter7_4/FDRE0_i_3__20/O
                         net (fo=8, routed)           0.644     9.320    player/verCounter/counter7_0/counter3_0/Up0
    SLICE_X6Y31          LUT5 (Prop_lut5_I0_O)        0.124     9.444 r  player/verCounter/counter7_0/counter3_0/FDRE0_i_3__19/O
                         net (fo=5, routed)           0.679    10.122    player/verCounter/counter7_0/counter3_0/Up0__0_2
    SLICE_X7Y31          LUT4 (Prop_lut4_I0_O)        0.124    10.246 r  player/verCounter/counter7_0/counter3_0/FDRE0_i_1__30/O
                         net (fo=4, routed)           0.378    10.625    player/verCounter/counter7_0/counter7_4/CE
    SLICE_X7Y31          FDRE                                         r  player/verCounter/counter7_0/counter7_4/FDRE0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.507    38.512    player/verCounter/counter7_0/counter7_4/clk
    SLICE_X7Y31          FDRE                                         r  player/verCounter/counter7_0/counter7_4/FDRE0/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X7Y31          FDRE (Setup_fdre_C_CE)      -0.205    38.776    player/verCounter/counter7_0/counter7_4/FDRE0
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                 28.151    

Slack (MET) :             28.151ns  (required time - arrival time)
  Source:                 player/horCounter/counter7_0/counter3_0/FDRE0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/verCounter/counter7_0/counter7_4/FDRE1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.575ns  (logic 3.142ns (27.144%)  route 8.433ns (72.856%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.561    -0.951    player/horCounter/counter7_0/counter3_0/clk
    SLICE_X11Y16         FDRE                                         r  player/horCounter/counter7_0/counter3_0/FDRE0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.419    -0.532 r  player/horCounter/counter7_0/counter3_0/FDRE0/Q
                         net (fo=28, routed)          2.395     1.863    player/horCounter/counter7_0/counter3_0/DI[0]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.296     2.159 r  player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_283/O
                         net (fo=1, routed)           0.000     2.159    player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_283_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.767 r  player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_208/O[3]
                         net (fo=5, routed)           1.380     4.147    player/verCounter/counter15_8/counter3_0/plat13[1]
    SLICE_X13Y20         LUT4 (Prop_lut4_I2_O)        0.307     4.454 r  player/verCounter/counter15_8/counter3_0/FDRE0_i_268/O
                         net (fo=1, routed)           0.000     4.454    plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_30_1[0]
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.004 r  plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_126/CO[3]
                         net (fo=1, routed)           0.000     5.004    plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_126_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 f  plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_30/CO[3]
                         net (fo=2, routed)           1.060     6.179    plat_one/horCounter/counter15_8/counter7_4/FDRE0_i_4__14_0[0]
    SLICE_X11Y23         LUT4 (Prop_lut4_I3_O)        0.150     6.329 f  plat_one/horCounter/counter15_8/counter7_4/FDRE0_i_14/O
                         net (fo=2, routed)           1.449     7.777    player/verCounter/counter7_0/counter3_0/FDRE0_i_3__20
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.103 f  player/verCounter/counter7_0/counter3_0/FDRE0_i_6__9/O
                         net (fo=3, routed)           0.448     8.552    pixel/horCounter/counter7_0/counter7_4/plat
    SLICE_X7Y30          LUT4 (Prop_lut4_I1_O)        0.124     8.676 r  pixel/horCounter/counter7_0/counter7_4/FDRE0_i_3__20/O
                         net (fo=8, routed)           0.644     9.320    player/verCounter/counter7_0/counter3_0/Up0
    SLICE_X6Y31          LUT5 (Prop_lut5_I0_O)        0.124     9.444 r  player/verCounter/counter7_0/counter3_0/FDRE0_i_3__19/O
                         net (fo=5, routed)           0.679    10.122    player/verCounter/counter7_0/counter3_0/Up0__0_2
    SLICE_X7Y31          LUT4 (Prop_lut4_I0_O)        0.124    10.246 r  player/verCounter/counter7_0/counter3_0/FDRE0_i_1__30/O
                         net (fo=4, routed)           0.378    10.625    player/verCounter/counter7_0/counter7_4/CE
    SLICE_X7Y31          FDRE                                         r  player/verCounter/counter7_0/counter7_4/FDRE1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.507    38.512    player/verCounter/counter7_0/counter7_4/clk
    SLICE_X7Y31          FDRE                                         r  player/verCounter/counter7_0/counter7_4/FDRE1/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X7Y31          FDRE (Setup_fdre_C_CE)      -0.205    38.776    player/verCounter/counter7_0/counter7_4/FDRE1
  -------------------------------------------------------------------
                         required time                         38.776    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                 28.151    

Slack (MET) :             28.289ns  (required time - arrival time)
  Source:                 player/horCounter/counter7_0/counter3_0/FDRE0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/verCounter/counter7_0/counter3_0/FDRE1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 3.046ns (27.111%)  route 8.189ns (72.889%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=4 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.561    -0.951    player/horCounter/counter7_0/counter3_0/clk
    SLICE_X11Y16         FDRE                                         r  player/horCounter/counter7_0/counter3_0/FDRE0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.419    -0.532 r  player/horCounter/counter7_0/counter3_0/FDRE0/Q
                         net (fo=28, routed)          2.395     1.863    player/horCounter/counter7_0/counter3_0/DI[0]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.296     2.159 r  player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_283/O
                         net (fo=1, routed)           0.000     2.159    player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_283_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.767 r  player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_208/O[3]
                         net (fo=5, routed)           1.380     4.147    player/verCounter/counter15_8/counter3_0/plat13[1]
    SLICE_X13Y20         LUT4 (Prop_lut4_I2_O)        0.307     4.454 r  player/verCounter/counter15_8/counter3_0/FDRE0_i_268/O
                         net (fo=1, routed)           0.000     4.454    plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_30_1[0]
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.004 r  plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_126/CO[3]
                         net (fo=1, routed)           0.000     5.004    plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_126_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 f  plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_30/CO[3]
                         net (fo=2, routed)           1.060     6.179    plat_one/horCounter/counter15_8/counter7_4/FDRE0_i_4__14_0[0]
    SLICE_X11Y23         LUT4 (Prop_lut4_I3_O)        0.150     6.329 f  plat_one/horCounter/counter15_8/counter7_4/FDRE0_i_14/O
                         net (fo=2, routed)           1.449     7.777    player/verCounter/counter7_0/counter3_0/FDRE0_i_3__20
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.103 f  player/verCounter/counter7_0/counter3_0/FDRE0_i_6__9/O
                         net (fo=3, routed)           0.448     8.552    pixel/horCounter/counter7_0/counter7_4/plat
    SLICE_X7Y30          LUT4 (Prop_lut4_I1_O)        0.124     8.676 r  pixel/horCounter/counter7_0/counter7_4/FDRE0_i_3__20/O
                         net (fo=8, routed)           0.870     9.545    pixel/horCounter/counter7_0/counter7_4/Up0
    SLICE_X5Y31          LUT4 (Prop_lut4_I0_O)        0.152     9.697 r  pixel/horCounter/counter7_0/counter7_4/FDRE0_i_1__31/O
                         net (fo=4, routed)           0.588    10.285    player/verCounter/counter7_0/counter3_0/CE
    SLICE_X5Y31          FDRE                                         r  player/verCounter/counter7_0/counter3_0/FDRE1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.507    38.512    player/verCounter/counter7_0/counter3_0/clk
    SLICE_X5Y31          FDRE                                         r  player/verCounter/counter7_0/counter3_0/FDRE1/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X5Y31          FDRE (Setup_fdre_C_CE)      -0.407    38.574    player/verCounter/counter7_0/counter3_0/FDRE1
  -------------------------------------------------------------------
                         required time                         38.574    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                 28.289    

Slack (MET) :             28.290ns  (required time - arrival time)
  Source:                 player/horCounter/counter15_8/counter3_0/FDRE0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/horCounter/counter7_0/counter3_0/FDRE0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.337ns  (logic 3.118ns (27.503%)  route 8.219ns (72.497%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.551    -0.961    player/horCounter/counter15_8/counter3_0/clk
    SLICE_X10Y23         FDRE                                         r  player/horCounter/counter15_8/counter3_0/FDRE0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.483 r  player/horCounter/counter15_8/counter3_0/FDRE0/Q
                         net (fo=30, routed)          2.257     1.775    player/horCounter/counter15_8/counter3_0/DI[0]
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.301     2.076 r  player/horCounter/counter15_8/counter3_0/FDRE0_i_309/O
                         net (fo=1, routed)           0.000     2.076    player/horCounter/counter15_8/counter3_0/FDRE0_i_309_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.589 r  player/horCounter/counter15_8/counter3_0/FDRE0_i_236/CO[3]
                         net (fo=1, routed)           0.000     2.589    player/horCounter/counter15_8/counter7_4/FDRE0_i_110[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.808 r  player/horCounter/counter15_8/counter7_4/FDRE0_i_233/O[0]
                         net (fo=5, routed)           0.817     3.625    plat_two/horCounter/counter15_8/counter7_4/plat23[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.295     3.920 r  plat_two/horCounter/counter15_8/counter7_4/Q3_FF[3]_i_240/O
                         net (fo=1, routed)           0.000     3.920    plat_two/horCounter/counter15_8/counter7_4/Q3_FF[3]_i_240_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.377 r  plat_two/horCounter/counter15_8/counter7_4/Q3_FF[3]_i_199/CO[1]
                         net (fo=1, routed)           1.322     5.699    player/verCounter/counter15_8/counter7_4/Q3_FF[3]_i_20_4[0]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.329     6.028 r  player/verCounter/counter15_8/counter7_4/Q3_FF[3]_i_94/O
                         net (fo=1, routed)           0.650     6.679    player/verCounter/counter15_8/counter7_4/slugAndPlats/pinned2
    SLICE_X7Y26          LUT6 (Prop_lut6_I5_O)        0.124     6.803 r  player/verCounter/counter15_8/counter7_4/Q3_FF[3]_i_20/O
                         net (fo=1, routed)           0.433     7.236    player/verCounter/counter15_8/counter7_4/Q3_FF[3]_i_20_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.360 r  player/verCounter/counter15_8/counter7_4/Q3_FF[3]_i_5/O
                         net (fo=4, routed)           0.779     8.139    player/verCounter/counter15_8/counter7_4/pinned
    SLICE_X11Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.263 r  player/verCounter/counter15_8/counter7_4/FDRE0_i_3__22/O
                         net (fo=9, routed)           1.312     9.575    player/verCounter/counter15_8/counter7_4/Dw0
    SLICE_X11Y16         LUT3 (Prop_lut3_I0_O)        0.154     9.729 r  player/verCounter/counter15_8/counter7_4/FDRE0_i_2__27/O
                         net (fo=1, routed)           0.647    10.376    player/horCounter/counter7_0/counter3_0/FDRE0_15[0]
    SLICE_X11Y16         FDRE                                         r  player/horCounter/counter7_0/counter3_0/FDRE0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.444    38.449    player/horCounter/counter7_0/counter3_0/clk
    SLICE_X11Y16         FDRE                                         r  player/horCounter/counter7_0/counter3_0/FDRE0/C
                         clock pessimism              0.577    39.025    
                         clock uncertainty           -0.094    38.931    
    SLICE_X11Y16         FDRE (Setup_fdre_C_D)       -0.265    38.666    player/horCounter/counter7_0/counter3_0/FDRE0
  -------------------------------------------------------------------
                         required time                         38.666    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                 28.290    

Slack (MET) :             28.298ns  (required time - arrival time)
  Source:                 player/horCounter/counter15_8/counter3_0/FDRE0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/verCounter/counter7_0/counter7_4/FDRE3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.727ns  (logic 3.089ns (26.341%)  route 8.638ns (73.659%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.551    -0.961    player/horCounter/counter15_8/counter3_0/clk
    SLICE_X10Y23         FDRE                                         r  player/horCounter/counter15_8/counter3_0/FDRE0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.483 r  player/horCounter/counter15_8/counter3_0/FDRE0/Q
                         net (fo=30, routed)          2.257     1.775    player/horCounter/counter15_8/counter3_0/DI[0]
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.301     2.076 r  player/horCounter/counter15_8/counter3_0/FDRE0_i_309/O
                         net (fo=1, routed)           0.000     2.076    player/horCounter/counter15_8/counter3_0/FDRE0_i_309_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.589 r  player/horCounter/counter15_8/counter3_0/FDRE0_i_236/CO[3]
                         net (fo=1, routed)           0.000     2.589    player/horCounter/counter15_8/counter7_4/FDRE0_i_110[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.828 r  player/horCounter/counter15_8/counter7_4/FDRE0_i_233/O[2]
                         net (fo=5, routed)           1.158     3.986    player/verCounter/counter15_8/counter3_0/plat23[12]
    SLICE_X5Y15          LUT4 (Prop_lut4_I0_O)        0.301     4.287 r  player/verCounter/counter15_8/counter3_0/FDRE0_i_95/O
                         net (fo=1, routed)           0.000     4.287    plat_two/horCounter/counter7_0/counter3_0/FDRE0_i_9__0_0[3]
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.688 f  plat_two/horCounter/counter7_0/counter3_0/FDRE0_i_26/CO[3]
                         net (fo=2, routed)           1.570     6.258    plat_two/horCounter/counter15_8/counter7_4/FDRE0_i_4__14_0[0]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.153     6.411 f  plat_two/horCounter/counter15_8/counter7_4/FDRE0_i_9__0/O
                         net (fo=2, routed)           1.076     7.487    pixel/horCounter/counter7_0/counter7_4/hang2
    SLICE_X7Y29          LUT6 (Prop_lut6_I3_O)        0.331     7.818 r  pixel/horCounter/counter7_0/counter7_4/FDRE0_i_4__14/O
                         net (fo=10, routed)          0.983     8.800    player/verCounter/counter7_0/counter3_0/Dw03_out
    SLICE_X6Y31          LUT5 (Prop_lut5_I0_O)        0.124     8.924 r  player/verCounter/counter7_0/counter3_0/FDRE0_i_4__13/O
                         net (fo=6, routed)           0.924     9.848    player/verCounter/counter7_0/counter7_4/Dw0__0_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I2_O)        0.124     9.972 f  player/verCounter/counter7_0/counter7_4/FDRE3_i_3__0/O
                         net (fo=1, routed)           0.670    10.642    player/verCounter/counter7_0/counter7_4/FDRE3_i_3__0_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I4_O)        0.124    10.766 r  player/verCounter/counter7_0/counter7_4/FDRE3_i_1__24/O
                         net (fo=1, routed)           0.000    10.766    player/verCounter/counter7_0/counter7_4/I[3]
    SLICE_X6Y32          FDRE                                         r  player/verCounter/counter7_0/counter7_4/FDRE3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.509    38.514    player/verCounter/counter7_0/counter7_4/clk
    SLICE_X6Y32          FDRE                                         r  player/verCounter/counter7_0/counter7_4/FDRE3/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X6Y32          FDRE (Setup_fdre_C_D)        0.081    39.064    player/verCounter/counter7_0/counter7_4/FDRE3
  -------------------------------------------------------------------
                         required time                         39.064    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                 28.298    

Slack (MET) :             28.299ns  (required time - arrival time)
  Source:                 player/horCounter/counter7_0/counter3_0/FDRE0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/verCounter/counter15_8/counter7_4/FDRE2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.361ns  (logic 3.018ns (26.566%)  route 8.343ns (73.434%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.561    -0.951    player/horCounter/counter7_0/counter3_0/clk
    SLICE_X11Y16         FDRE                                         r  player/horCounter/counter7_0/counter3_0/FDRE0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.419    -0.532 r  player/horCounter/counter7_0/counter3_0/FDRE0/Q
                         net (fo=28, routed)          2.395     1.863    player/horCounter/counter7_0/counter3_0/DI[0]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.296     2.159 r  player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_283/O
                         net (fo=1, routed)           0.000     2.159    player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_283_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.767 r  player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_208/O[3]
                         net (fo=5, routed)           1.380     4.147    player/verCounter/counter15_8/counter3_0/plat13[1]
    SLICE_X13Y20         LUT4 (Prop_lut4_I2_O)        0.307     4.454 r  player/verCounter/counter15_8/counter3_0/FDRE0_i_268/O
                         net (fo=1, routed)           0.000     4.454    plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_30_1[0]
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.004 r  plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_126/CO[3]
                         net (fo=1, routed)           0.000     5.004    plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_126_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 f  plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_30/CO[3]
                         net (fo=2, routed)           1.060     6.179    plat_one/horCounter/counter15_8/counter7_4/FDRE0_i_4__14_0[0]
    SLICE_X11Y23         LUT4 (Prop_lut4_I3_O)        0.150     6.329 f  plat_one/horCounter/counter15_8/counter7_4/FDRE0_i_14/O
                         net (fo=2, routed)           1.449     7.777    player/verCounter/counter7_0/counter3_0/FDRE0_i_3__20
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.103 f  player/verCounter/counter7_0/counter3_0/FDRE0_i_6__9/O
                         net (fo=3, routed)           0.697     8.801    player/verCounter/counter7_0/counter3_0/plat
    SLICE_X8Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.925 r  player/verCounter/counter7_0/counter3_0/FDRE0_i_3__17/O
                         net (fo=6, routed)           0.780     9.705    player/verCounter/counter7_0/counter3_0/Up0__0_1
    SLICE_X11Y30         LUT4 (Prop_lut4_I0_O)        0.124     9.829 r  player/verCounter/counter7_0/counter3_0/FDRE0_i_1__28/O
                         net (fo=4, routed)           0.581    10.410    player/verCounter/counter15_8/counter7_4/CE_1
    SLICE_X11Y30         FDRE                                         r  player/verCounter/counter15_8/counter7_4/FDRE2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.440    38.445    player/verCounter/counter15_8/counter7_4/clk
    SLICE_X11Y30         FDRE                                         r  player/verCounter/counter15_8/counter7_4/FDRE2/C
                         clock pessimism              0.564    39.008    
                         clock uncertainty           -0.094    38.914    
    SLICE_X11Y30         FDRE (Setup_fdre_C_CE)      -0.205    38.709    player/verCounter/counter15_8/counter7_4/FDRE2
  -------------------------------------------------------------------
                         required time                         38.709    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                 28.299    

Slack (MET) :             28.322ns  (required time - arrival time)
  Source:                 player/horCounter/counter7_0/counter3_0/FDRE0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/verCounter/counter15_8/counter7_4/FDRE3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.620ns  (logic 3.142ns (27.041%)  route 8.478ns (72.959%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.561    -0.951    player/horCounter/counter7_0/counter3_0/clk
    SLICE_X11Y16         FDRE                                         r  player/horCounter/counter7_0/counter3_0/FDRE0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.419    -0.532 r  player/horCounter/counter7_0/counter3_0/FDRE0/Q
                         net (fo=28, routed)          2.395     1.863    player/horCounter/counter7_0/counter3_0/DI[0]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.296     2.159 r  player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_283/O
                         net (fo=1, routed)           0.000     2.159    player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_283_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     2.767 r  player/horCounter/counter7_0/counter3_0/Q3_FF[3]_i_208/O[3]
                         net (fo=5, routed)           1.380     4.147    player/verCounter/counter15_8/counter3_0/plat13[1]
    SLICE_X13Y20         LUT4 (Prop_lut4_I2_O)        0.307     4.454 r  player/verCounter/counter15_8/counter3_0/FDRE0_i_268/O
                         net (fo=1, routed)           0.000     4.454    plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_30_1[0]
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.004 r  plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_126/CO[3]
                         net (fo=1, routed)           0.000     5.004    plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_126_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 f  plat_one/horCounter/counter7_0/counter3_0/FDRE0_i_30/CO[3]
                         net (fo=2, routed)           1.060     6.179    plat_one/horCounter/counter15_8/counter7_4/FDRE0_i_4__14_0[0]
    SLICE_X11Y23         LUT4 (Prop_lut4_I3_O)        0.150     6.329 f  plat_one/horCounter/counter15_8/counter7_4/FDRE0_i_14/O
                         net (fo=2, routed)           1.449     7.777    player/verCounter/counter7_0/counter3_0/FDRE0_i_3__20
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.326     8.103 f  player/verCounter/counter7_0/counter3_0/FDRE0_i_6__9/O
                         net (fo=3, routed)           0.697     8.801    player/verCounter/counter7_0/counter3_0/plat
    SLICE_X8Y30          LUT6 (Prop_lut6_I2_O)        0.124     8.925 r  player/verCounter/counter7_0/counter3_0/FDRE0_i_3__17/O
                         net (fo=6, routed)           0.816     9.741    player/verCounter/counter15_8/counter7_4/Up0__0_2
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.124     9.865 f  player/verCounter/counter15_8/counter7_4/FDRE3_i_5/O
                         net (fo=1, routed)           0.680    10.545    player/verCounter/counter15_8/counter3_0/FDRE3_16
    SLICE_X10Y30         LUT4 (Prop_lut4_I3_O)        0.124    10.669 r  player/verCounter/counter15_8/counter3_0/FDRE3_i_1__22/O
                         net (fo=1, routed)           0.000    10.669    player/verCounter/counter15_8/counter7_4/FDRE3_10[1]
    SLICE_X10Y30         FDRE                                         r  player/verCounter/counter15_8/counter7_4/FDRE3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.440    38.445    player/verCounter/counter15_8/counter7_4/clk
    SLICE_X10Y30         FDRE                                         r  player/verCounter/counter15_8/counter7_4/FDRE3/C
                         clock pessimism              0.564    39.008    
                         clock uncertainty           -0.094    38.914    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)        0.077    38.991    player/verCounter/counter15_8/counter7_4/FDRE3
  -------------------------------------------------------------------
                         required time                         38.991    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                 28.322    

Slack (MET) :             28.387ns  (required time - arrival time)
  Source:                 player/horCounter/counter15_8/counter3_0/FDRE0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/horCounter/counter7_0/counter3_0/FDRE0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.300ns  (logic 3.088ns (27.328%)  route 8.212ns (72.672%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.551    -0.961    player/horCounter/counter15_8/counter3_0/clk
    SLICE_X10Y23         FDRE                                         r  player/horCounter/counter15_8/counter3_0/FDRE0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.483 r  player/horCounter/counter15_8/counter3_0/FDRE0/Q
                         net (fo=30, routed)          2.257     1.775    player/horCounter/counter15_8/counter3_0/DI[0]
    SLICE_X6Y16          LUT2 (Prop_lut2_I0_O)        0.301     2.076 r  player/horCounter/counter15_8/counter3_0/FDRE0_i_309/O
                         net (fo=1, routed)           0.000     2.076    player/horCounter/counter15_8/counter3_0/FDRE0_i_309_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.589 r  player/horCounter/counter15_8/counter3_0/FDRE0_i_236/CO[3]
                         net (fo=1, routed)           0.000     2.589    player/horCounter/counter15_8/counter7_4/FDRE0_i_110[0]
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.808 r  player/horCounter/counter15_8/counter7_4/FDRE0_i_233/O[0]
                         net (fo=5, routed)           0.817     3.625    plat_two/horCounter/counter15_8/counter7_4/plat23[0]
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.295     3.920 r  plat_two/horCounter/counter15_8/counter7_4/Q3_FF[3]_i_240/O
                         net (fo=1, routed)           0.000     3.920    plat_two/horCounter/counter15_8/counter7_4/Q3_FF[3]_i_240_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     4.377 r  plat_two/horCounter/counter15_8/counter7_4/Q3_FF[3]_i_199/CO[1]
                         net (fo=1, routed)           1.322     5.699    player/verCounter/counter15_8/counter7_4/Q3_FF[3]_i_20_4[0]
    SLICE_X7Y27          LUT5 (Prop_lut5_I0_O)        0.329     6.028 r  player/verCounter/counter15_8/counter7_4/Q3_FF[3]_i_94/O
                         net (fo=1, routed)           0.650     6.679    player/verCounter/counter15_8/counter7_4/slugAndPlats/pinned2
    SLICE_X7Y26          LUT6 (Prop_lut6_I5_O)        0.124     6.803 r  player/verCounter/counter15_8/counter7_4/Q3_FF[3]_i_20/O
                         net (fo=1, routed)           0.433     7.236    player/verCounter/counter15_8/counter7_4/Q3_FF[3]_i_20_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.360 r  player/verCounter/counter15_8/counter7_4/Q3_FF[3]_i_5/O
                         net (fo=4, routed)           0.779     8.139    player/verCounter/counter15_8/counter7_4/pinned
    SLICE_X11Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.263 r  player/verCounter/counter15_8/counter7_4/FDRE0_i_3__22/O
                         net (fo=9, routed)           1.312     9.575    player/verCounter/counter15_8/counter7_4/Dw0
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.699 r  player/verCounter/counter15_8/counter7_4/FDRE0_i_1__35/O
                         net (fo=4, routed)           0.640    10.339    player/horCounter/counter7_0/counter3_0/CE
    SLICE_X11Y16         FDRE                                         r  player/horCounter/counter7_0/counter3_0/FDRE0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         1.444    38.449    player/horCounter/counter7_0/counter3_0/clk
    SLICE_X11Y16         FDRE                                         r  player/horCounter/counter7_0/counter3_0/FDRE0/C
                         clock pessimism              0.577    39.025    
                         clock uncertainty           -0.094    38.931    
    SLICE_X11Y16         FDRE (Setup_fdre_C_CE)      -0.205    38.726    player/horCounter/counter7_0/counter3_0/FDRE0
  -------------------------------------------------------------------
                         required time                         38.726    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                 28.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 plat_one/width/FDRE0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            plat_one/width/FDRE4_1[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.099%)  route 0.110ns (43.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.562    -0.619    plat_one/width/clk
    SLICE_X13Y15         FDRE                                         r  plat_one/width/FDRE0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  plat_one/width/FDRE0/Q
                         net (fo=3, routed)           0.110    -0.368    plat_one/width/rnd[0]
    SLICE_X12Y15         FDRE                                         r  plat_one/width/FDRE4_1[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.830    -0.860    plat_one/width/clk
    SLICE_X12Y15         FDRE                                         r  plat_one/width/FDRE4_1[1]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.085    -0.521    plat_one/width/FDRE4_1[1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pixel/horCounter/counter7_0/counter7_4/FDRE2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel/horCounter/counter15_8/counter3_0/FDRE0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.585    -0.596    pixel/horCounter/counter7_0/counter7_4/clk
    SLICE_X3Y22          FDRE                                         r  pixel/horCounter/counter7_0/counter7_4/FDRE2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  pixel/horCounter/counter7_0/counter7_4/FDRE2/Q
                         net (fo=28, routed)          0.110    -0.345    pixel/horCounter/counter7_0/counter7_4/DI[2]
    SLICE_X2Y22          LUT6 (Prop_lut6_I4_O)        0.045    -0.300 r  pixel/horCounter/counter7_0/counter7_4/FDRE0_i_2__31/O
                         net (fo=1, routed)           0.000    -0.300    pixel/horCounter/counter15_8/counter3_0/FDRE0_2
    SLICE_X2Y22          FDRE                                         r  pixel/horCounter/counter15_8/counter3_0/FDRE0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.853    -0.837    pixel/horCounter/counter15_8/counter3_0/clk
    SLICE_X2Y22          FDRE                                         r  pixel/horCounter/counter15_8/counter3_0/FDRE0/C
                         clock pessimism              0.253    -0.583    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.120    -0.463    pixel/horCounter/counter15_8/counter3_0/FDRE0
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 plat_two/width/FDRE4_1[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            plat_two/widthS/counter15_8/counter3_0/FDRE0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.589    -0.592    plat_two/width/clk
    SLICE_X4Y13          FDRE                                         r  plat_two/width/FDRE4_1[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  plat_two/width/FDRE4_1[8]/Q
                         net (fo=2, routed)           0.098    -0.353    plat_two/width/rnd[8]
    SLICE_X5Y13          LUT3 (Prop_lut3_I1_O)        0.045    -0.308 r  plat_two/width/counter15_8/counter3_0/FDRE0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.308    plat_two/widthS/counter15_8/counter3_0/I_1[0]
    SLICE_X5Y13          FDRE                                         r  plat_two/widthS/counter15_8/counter3_0/FDRE0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.859    -0.831    plat_two/widthS/counter15_8/counter3_0/clk
    SLICE_X5Y13          FDRE                                         r  plat_two/widthS/counter15_8/counter3_0/FDRE0/C
                         clock pessimism              0.251    -0.579    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.091    -0.488    plat_two/widthS/counter15_8/counter3_0/FDRE0
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 plat_two/width/FDRE0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            plat_two/width/FDRE4_1[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.589    -0.592    plat_two/width/clk
    SLICE_X6Y13          FDRE                                         r  plat_two/width/FDRE0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  plat_two/width/FDRE0/Q
                         net (fo=3, routed)           0.079    -0.349    plat_two/width/rnd[0]
    SLICE_X6Y13          FDRE                                         r  plat_two/width/FDRE4_1[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.859    -0.831    plat_two/width/clk
    SLICE_X6Y13          FDRE                                         r  plat_two/width/FDRE4_1[1]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X6Y13          FDRE (Hold_fdre_C_D)         0.060    -0.532    plat_two/width/FDRE4_1[1]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 plat_three/width/FDRE0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            plat_three/width/FDRE4_1[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.434%)  route 0.079ns (32.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.593    -0.588    plat_three/width/clk
    SLICE_X2Y10          FDRE                                         r  plat_three/width/FDRE0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  plat_three/width/FDRE0/Q
                         net (fo=3, routed)           0.079    -0.345    plat_three/width/rnd[0]
    SLICE_X2Y10          FDRE                                         r  plat_three/width/FDRE4_1[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.864    -0.826    plat_three/width/clk
    SLICE_X2Y10          FDRE                                         r  plat_three/width/FDRE4_1[1]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.060    -0.528    plat_three/width/FDRE4_1[1]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 plat_two/horCounter/counter7_0/counter7_4/FDRE3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            plat_two/horCounter/counter15_8/counter3_0/FDRE0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.593    -0.588    plat_two/horCounter/counter7_0/counter7_4/clk
    SLICE_X1Y11          FDRE                                         r  plat_two/horCounter/counter7_0/counter7_4/FDRE3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  plat_two/horCounter/counter7_0/counter7_4/FDRE3/Q
                         net (fo=16, routed)          0.109    -0.338    plat_two/horCounter/counter7_0/counter7_4/FDRE3_0[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045    -0.293 r  plat_two/horCounter/counter7_0/counter7_4/FDRE0_i_2__13/O
                         net (fo=1, routed)           0.000    -0.293    plat_two/horCounter/counter15_8/counter3_0/FDRE3_2[0]
    SLICE_X0Y11          FDRE                                         r  plat_two/horCounter/counter15_8/counter3_0/FDRE0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.864    -0.826    plat_two/horCounter/counter15_8/counter3_0/clk
    SLICE_X0Y11          FDRE                                         r  plat_two/horCounter/counter15_8/counter3_0/FDRE0/C
                         clock pessimism              0.250    -0.575    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.091    -0.484    plat_two/horCounter/counter15_8/counter3_0/FDRE0
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 plat_two/width/FDRE4_1[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            plat_two/width/FDRE4_1[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.148ns (67.018%)  route 0.073ns (32.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.589    -0.592    plat_two/width/clk
    SLICE_X6Y13          FDRE                                         r  plat_two/width/FDRE4_1[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  plat_two/width/FDRE4_1[1]/Q
                         net (fo=2, routed)           0.073    -0.372    plat_two/width/rnd[1]
    SLICE_X6Y13          FDRE                                         r  plat_two/width/FDRE4_1[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.859    -0.831    plat_two/width/clk
    SLICE_X6Y13          FDRE                                         r  plat_two/width/FDRE4_1[2]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X6Y13          FDRE (Hold_fdre_C_D)         0.023    -0.569    plat_two/width/FDRE4_1[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 plat_one/width/FDRE4_1[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            plat_one/width/FDRE4_1[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.167%)  route 0.123ns (42.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.562    -0.619    plat_one/width/clk
    SLICE_X12Y15         FDRE                                         r  plat_one/width/FDRE4_1[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  plat_one/width/FDRE4_1[3]/Q
                         net (fo=2, routed)           0.123    -0.332    plat_one/width/rnd[3]
    SLICE_X13Y15         FDRE                                         r  plat_one/width/FDRE4_1[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.830    -0.860    plat_one/width/clk
    SLICE_X13Y15         FDRE                                         r  plat_one/width/FDRE4_1[4]/C
                         clock pessimism              0.253    -0.606    
    SLICE_X13Y15         FDRE (Hold_fdre_C_D)         0.075    -0.531    plat_one/width/FDRE4_1[4]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 bug_one/pos/FDRE4_1[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bug_one/verB/counter7_0/counter3_0/FDRE1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.668%)  route 0.148ns (44.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.591    -0.590    bug_one/pos/clk_out
    SLICE_X0Y34          FDRE                                         r  bug_one/pos/FDRE4_1[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  bug_one/pos/FDRE4_1[1]/Q
                         net (fo=2, routed)           0.148    -0.301    bug_one/horCounter/counter15_8/counter7_4/rnd[1]
    SLICE_X2Y34          LUT3 (Prop_lut3_I2_O)        0.045    -0.256 r  bug_one/horCounter/counter15_8/counter7_4/FDRE1_i_1__39/O
                         net (fo=1, routed)           0.000    -0.256    bug_one/verB/counter7_0/counter3_0/I[1]
    SLICE_X2Y34          FDRE                                         r  bug_one/verB/counter7_0/counter3_0/FDRE1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.860    -0.830    bug_one/verB/counter7_0/counter3_0/clk_out
    SLICE_X2Y34          FDRE                                         r  bug_one/verB/counter7_0/counter3_0/FDRE1/C
                         clock pessimism              0.253    -0.576    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.121    -0.455    bug_one/verB/counter7_0/counter3_0/FDRE1
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 bug_one/horCounter/counter7_0/counter3_0/FDRE0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bug_one/horCounter/counter7_0/counter3_0/FDRE2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.586    -0.595    bug_one/horCounter/counter7_0/counter3_0/clk_out
    SLICE_X3Y29          FDRE                                         r  bug_one/horCounter/counter7_0/counter3_0/FDRE0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  bug_one/horCounter/counter7_0/counter3_0/FDRE0/Q
                         net (fo=10, routed)          0.149    -0.306    bug_one/horCounter/counter7_0/counter3_0/FDRE0_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I1_O)        0.045    -0.261 r  bug_one/horCounter/counter7_0/counter3_0/FDRE2_i_1__33/O
                         net (fo=1, routed)           0.000    -0.261    bug_one/horCounter/counter7_0/counter3_0/I_0[2]
    SLICE_X2Y29          FDRE                                         r  bug_one/horCounter/counter7_0/counter3_0/FDRE2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=271, routed)         0.855    -0.835    bug_one/horCounter/counter7_0/counter3_0/clk_out
    SLICE_X2Y29          FDRE                                         r  bug_one/horCounter/counter7_0/counter3_0/FDRE2/C
                         clock pessimism              0.252    -0.582    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.461    bug_one/horCounter/counter7_0/counter3_0/FDRE2
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y26      FDRE_Hsync/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y35      FDRE_Vsync/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y26     FDRE_btnC/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y26     FDRE_btnR/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y24      FDRE_btnU/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y31      FDRE_vgaBlue[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y32      FDRE_vgaBlue[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y32      FDRE_vgaBlue[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      bug_one/pos/FDRE0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      bug_one/pos/FDRE4_1[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      bug_one/pos/FDRE4_1[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      bug_one/pos/FDRE4_1[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      bug_one/pos/FDRE4_1[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      bug_one/pos/FDRE4_1[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      bug_one/pos/FDRE4_1[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      bug_one/pos/FDRE4_1[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      bug_one/verB/counter7_0/counter3_0/FDRE0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y34      bug_one/verB/counter7_0/counter3_0/FDRE1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y26      FDRE_Hsync/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y26      FDRE_Hsync/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y35      FDRE_Vsync/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y26     FDRE_btnC/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y26     FDRE_btnC/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y26     FDRE_btnR/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y26     FDRE_btnR/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y24      FDRE_btnU/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y24      FDRE_btnU/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y31      FDRE_vgaBlue[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



