<!-- HTML header for doxygen 1.8.10-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>BlueNRG-LP/BlueNRG-LPS Peripherals LL drivers APIs: rf_driver_ll_pwr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ST-logo-small.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BlueNRG-LP/BlueNRG-LPS Peripherals LL drivers APIs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">rf_driver_ll_pwr.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of PWR LL module.  
<a href="#details">More...</a></p>

<p><a href="rf__driver__ll__pwr_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga9d8442edbf13891bd64621bbd0335eae"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga9d8442edbf13891bd64621bbd0335eae">LL_PWR_EnableBORinSDN</a> (void)</td></tr>
<tr class="memdesc:ga9d8442edbf13891bd64621bbd0335eae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the BOR reset supervising during SHUTDOWN mode.  CR1 ENSDNBOR LL_PWR_EnableBORinSDN.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga9d8442edbf13891bd64621bbd0335eae">More...</a><br /></td></tr>
<tr class="separator:ga9d8442edbf13891bd64621bbd0335eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1947d08b02ffeaf4da3f9ebd65cb32e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaa1947d08b02ffeaf4da3f9ebd65cb32e">LL_PWR_DisableBORinSDN</a> (void)</td></tr>
<tr class="memdesc:gaa1947d08b02ffeaf4da3f9ebd65cb32e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the BOR reset supervising during SHUTDOWN mode.  CR1 ENSDNBOR LL_PWR_DisableBORinSDN.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaa1947d08b02ffeaf4da3f9ebd65cb32e">More...</a><br /></td></tr>
<tr class="separator:gaa1947d08b02ffeaf4da3f9ebd65cb32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga566bfbfaa5163a0a9d9c6cca3324a814"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga566bfbfaa5163a0a9d9c6cca3324a814">LL_PWR_IsEnabledBORinSDN</a> (void)</td></tr>
<tr class="memdesc:ga566bfbfaa5163a0a9d9c6cca3324a814"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if BOR is enabled or disabled during SHUTDOWN mode.  CR1 ENSDNBOR LL_PWR_IsEnabledBORinSDN.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga566bfbfaa5163a0a9d9c6cca3324a814">More...</a><br /></td></tr>
<tr class="separator:ga566bfbfaa5163a0a9d9c6cca3324a814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae534f9148b7c6e281bc451363225938d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gae534f9148b7c6e281bc451363225938d">LL_PWR_LowPowerMode</a> (uint32_t selection)</td></tr>
<tr class="memdesc:gae534f9148b7c6e281bc451363225938d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the low-power mode.  CR1 LPMS LL_PWR_LowPowerMode.  <a href="group___p_w_r___l_l___e_f___configuration.html#gae534f9148b7c6e281bc451363225938d">More...</a><br /></td></tr>
<tr class="separator:gae534f9148b7c6e281bc451363225938d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc92ae686e4476e357e3d29c3ded8d7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga8cc92ae686e4476e357e3d29c3ded8d7">LL_PWR_EnableLSILPMU</a> (void)</td></tr>
<tr class="memdesc:ga8cc92ae686e4476e357e3d29c3ded8d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSI always enabled. Instead to be enabled/disabled by hardware depending on the analog LPMU block needs.  CR2 LSILPMUFEN LL_PWR_EnableLSILPMU.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga8cc92ae686e4476e357e3d29c3ded8d7">More...</a><br /></td></tr>
<tr class="separator:ga8cc92ae686e4476e357e3d29c3ded8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e042d06dc36fb8cee8f42e721f961f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gae4e042d06dc36fb8cee8f42e721f961f">LL_PWR_DisableLSILPMU</a> (void)</td></tr>
<tr class="memdesc:gae4e042d06dc36fb8cee8f42e721f961f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the LSI always enabled. With this setting the LSI LPMU is automatically enabled/disabled by hardware depending on the analog LPMU block needs.  CR2 LSILPMUFEN LL_PWR_DisableLSILPMU.  <a href="group___p_w_r___l_l___e_f___configuration.html#gae4e042d06dc36fb8cee8f42e721f961f">More...</a><br /></td></tr>
<tr class="separator:gae4e042d06dc36fb8cee8f42e721f961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b0fcc25faaae2e002e5007cde95d93"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga59b0fcc25faaae2e002e5007cde95d93">LL_PWR_IsEnabledLSILPMU</a> (void)</td></tr>
<tr class="memdesc:ga59b0fcc25faaae2e002e5007cde95d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if LSI LPMU is enabled or disabled.  CR2 LSILPMUFEN LL_PWR_IsEnabledLSILPMU.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga59b0fcc25faaae2e002e5007cde95d93">More...</a><br /></td></tr>
<tr class="separator:ga59b0fcc25faaae2e002e5007cde95d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07aa511ff50003359d3500bab4485597"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga07aa511ff50003359d3500bab4485597">LL_PWR_EnableTempSens</a> (void)</td></tr>
<tr class="memdesc:ga07aa511ff50003359d3500bab4485597"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enabled the temperature sensor.  CR2 ENTS LL_PWR_EnableTempSens.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga07aa511ff50003359d3500bab4485597">More...</a><br /></td></tr>
<tr class="separator:ga07aa511ff50003359d3500bab4485597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17adfdf17eac076b8d55c36e3a10ba9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gae17adfdf17eac076b8d55c36e3a10ba9">LL_PWR_DisableTempSens</a> (void)</td></tr>
<tr class="memdesc:gae17adfdf17eac076b8d55c36e3a10ba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the temperature sensor.  CR2 ENTS LL_PWR_DisableTempSens.  <a href="group___p_w_r___l_l___e_f___configuration.html#gae17adfdf17eac076b8d55c36e3a10ba9">More...</a><br /></td></tr>
<tr class="separator:gae17adfdf17eac076b8d55c36e3a10ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4523c038513e52c58b2aa9dee392e5ee"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga4523c038513e52c58b2aa9dee392e5ee">LL_PWR_IsEnabledTempSens</a> (void)</td></tr>
<tr class="memdesc:ga4523c038513e52c58b2aa9dee392e5ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if temperature sensor is enabled or disabled.  CR2 ENTS LL_PWR_IsEnabledTempSens.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga4523c038513e52c58b2aa9dee392e5ee">More...</a><br /></td></tr>
<tr class="separator:ga4523c038513e52c58b2aa9dee392e5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d82e4a7ace53c3bf5d827f9b28d31fe"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga2d82e4a7ace53c3bf5d827f9b28d31fe">LL_PWR_EnableRAMBankRet</a> (uint32_t banks)</td></tr>
<tr class="memdesc:ga2d82e4a7ace53c3bf5d827f9b28d31fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the RAM bank retention.  CR2 RAMRET1/RAMRET2/RAMRET3 LL_PWR_EnableRAMBankRet.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga2d82e4a7ace53c3bf5d827f9b28d31fe">More...</a><br /></td></tr>
<tr class="separator:ga2d82e4a7ace53c3bf5d827f9b28d31fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4636bbf7ddda82b3e77c26ed1b450c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga3e4636bbf7ddda82b3e77c26ed1b450c">LL_PWR_GetRAMBankRet</a> (void)</td></tr>
<tr class="memdesc:ga3e4636bbf7ddda82b3e77c26ed1b450c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the RAM banks retention selected.  CR2 RAMRET1/RAMRET2/RAMRET3 LL_PWR_GetRAMBankRet.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga3e4636bbf7ddda82b3e77c26ed1b450c">More...</a><br /></td></tr>
<tr class="separator:ga3e4636bbf7ddda82b3e77c26ed1b450c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101a65b05896ddc4dcb184c618bc354c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga101a65b05896ddc4dcb184c618bc354c">LL_PWR_DisableRAMBankRet</a> (uint32_t banks)</td></tr>
<tr class="memdesc:ga101a65b05896ddc4dcb184c618bc354c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the RAM bank retention.  CR2 RAMRET1/RAMRET2/RAMRET3 LL_PWR_DisableRAMBankRet.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga101a65b05896ddc4dcb184c618bc354c">More...</a><br /></td></tr>
<tr class="separator:ga101a65b05896ddc4dcb184c618bc354c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43379adf0201ef24f173044ba733179e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga43379adf0201ef24f173044ba733179e">LL_PWR_EnablePVD</a> (void)</td></tr>
<tr class="memdesc:ga43379adf0201ef24f173044ba733179e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the PVD (Programmable Voltage Detector).  CR2 PVDE LL_PWR_EnablePVD.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga43379adf0201ef24f173044ba733179e">More...</a><br /></td></tr>
<tr class="separator:ga43379adf0201ef24f173044ba733179e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab9e6b5ef1494035bd8063eb0fa418d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga7ab9e6b5ef1494035bd8063eb0fa418d">LL_PWR_DisablePVD</a> (void)</td></tr>
<tr class="memdesc:ga7ab9e6b5ef1494035bd8063eb0fa418d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the PVD (Programmable Voltage Detector).  CR2 PVDE LL_PWR_DisablePVD.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga7ab9e6b5ef1494035bd8063eb0fa418d">More...</a><br /></td></tr>
<tr class="separator:ga7ab9e6b5ef1494035bd8063eb0fa418d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9b334c62331b206689d9e800152b455"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gae9b334c62331b206689d9e800152b455">LL_PWR_IsEnabledPVD</a> (void)</td></tr>
<tr class="memdesc:gae9b334c62331b206689d9e800152b455"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if PVD is enabled or disabled.  CR2 PVDE LL_PWR_IsEnabledPVD.  <a href="group___p_w_r___l_l___e_f___configuration.html#gae9b334c62331b206689d9e800152b455">More...</a><br /></td></tr>
<tr class="separator:gae9b334c62331b206689d9e800152b455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637c357b70687d5b486e864badb2d0a8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga637c357b70687d5b486e864badb2d0a8">LL_PWR_SetPVDLevel</a> (uint32_t level)</td></tr>
<tr class="memdesc:ga637c357b70687d5b486e864badb2d0a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set PVD voltage level.  CR2 PVDLS LL_PWR_SetPVDLevel.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga637c357b70687d5b486e864badb2d0a8">More...</a><br /></td></tr>
<tr class="separator:ga637c357b70687d5b486e864badb2d0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8348e4afbe6436ee5d7bfdee8dd39c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaa8348e4afbe6436ee5d7bfdee8dd39c8">LL_PWR_GetPVDLevel</a> (void)</td></tr>
<tr class="memdesc:gaa8348e4afbe6436ee5d7bfdee8dd39c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PVD voltage level.  CR2 PVDLS LL_PWR_GetPVDLevel.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaa8348e4afbe6436ee5d7bfdee8dd39c8">More...</a><br /></td></tr>
<tr class="separator:gaa8348e4afbe6436ee5d7bfdee8dd39c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf50a4439738199bda893199b468c53c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gadf50a4439738199bda893199b468c53c">LL_PWR_EnableWakeupSource</a> (uint32_t wakeup_sources)</td></tr>
<tr class="memdesc:gadf50a4439738199bda893199b468c53c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Wakeup Source to get out of DEEPSTOP mode.  CR3/CR6 LL_PWR_EnableWakeupSource.  <a href="group___p_w_r___l_l___e_f___configuration.html#gadf50a4439738199bda893199b468c53c">More...</a><br /></td></tr>
<tr class="separator:gadf50a4439738199bda893199b468c53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9ecd2b5db203c96f82d3a2b93dfb76"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga8b9ecd2b5db203c96f82d3a2b93dfb76">LL_PWR_DisableWakeupSource</a> (uint32_t wakeup_sources)</td></tr>
<tr class="memdesc:ga8b9ecd2b5db203c96f82d3a2b93dfb76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Wakeup Source to get out of DEEPSTOP mode.  CR3/CR6 LL_PWR_DisableWakeupSource.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga8b9ecd2b5db203c96f82d3a2b93dfb76">More...</a><br /></td></tr>
<tr class="separator:ga8b9ecd2b5db203c96f82d3a2b93dfb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c72bd145d0f8edba205f0f5d96ed4a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga00c72bd145d0f8edba205f0f5d96ed4a">LL_PWR_IsEnabledWakeupSource</a> (uint32_t wakeup_sources)</td></tr>
<tr class="memdesc:ga00c72bd145d0f8edba205f0f5d96ed4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is Wakeup Source enabled.  CR3/CR6 LL_PWR_IsEnabledWakeupSource.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga00c72bd145d0f8edba205f0f5d96ed4a">More...</a><br /></td></tr>
<tr class="separator:ga00c72bd145d0f8edba205f0f5d96ed4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32128b13d99b209fac5e62c6e78a8c03"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga32128b13d99b209fac5e62c6e78a8c03">LL_PWR_SetWakeupIOPolarity</a> (uint32_t IO, uint32_t polarity)</td></tr>
<tr class="memdesc:ga32128b13d99b209fac5e62c6e78a8c03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the polarity for the I/Os wakeup sources.  CR4/CR7 LL_PWR_SetWakeupIOPolarity.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga32128b13d99b209fac5e62c6e78a8c03">More...</a><br /></td></tr>
<tr class="separator:ga32128b13d99b209fac5e62c6e78a8c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5743daf30d4fd6ca1777aa1247b625f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gae5743daf30d4fd6ca1777aa1247b625f">LL_PWR_GetWakeupIOPolarity</a> (uint32_t IO)</td></tr>
<tr class="memdesc:gae5743daf30d4fd6ca1777aa1247b625f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the polarity for the I/Os wakeup sources.  CR4/CR7 LL_PWR_GetWakeupIOPolarity.  <a href="group___p_w_r___l_l___e_f___configuration.html#gae5743daf30d4fd6ca1777aa1247b625f">More...</a><br /></td></tr>
<tr class="separator:gae5743daf30d4fd6ca1777aa1247b625f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab113a3a6b049d68b4e6b41ccd5e98285"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gab113a3a6b049d68b4e6b41ccd5e98285">LL_PWR_GetWakeupSource</a> (void)</td></tr>
<tr class="memdesc:gab113a3a6b049d68b4e6b41ccd5e98285"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get which source woken up the device after a DEEPSTOP.  SR1/SR3 LL_PWR_GetWakeupSource.  <a href="group___p_w_r___l_l___e_f___configuration.html#gab113a3a6b049d68b4e6b41ccd5e98285">More...</a><br /></td></tr>
<tr class="separator:gab113a3a6b049d68b4e6b41ccd5e98285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7ec0e9796c4117590985425cce7bd4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga0a7ec0e9796c4117590985425cce7bd4">LL_PWR_ClearWakeupSource</a> (uint32_t source)</td></tr>
<tr class="memdesc:ga0a7ec0e9796c4117590985425cce7bd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the source that woken up the device after a DEEPSTOP.  SR1 /SR3 LL_PWR_ClearWakeupSource.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga0a7ec0e9796c4117590985425cce7bd4">More...</a><br /></td></tr>
<tr class="separator:ga0a7ec0e9796c4117590985425cce7bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37553909eefbb8edafe30dabeb40a18"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gae37553909eefbb8edafe30dabeb40a18">LL_PWR_GetIOBootVal</a> (uint32_t IO)</td></tr>
<tr class="memdesc:gae37553909eefbb8edafe30dabeb40a18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get IO BOOT value.  SR2 LL_PWR_GetIOBootVal.  <a href="group___p_w_r___l_l___e_f___configuration.html#gae37553909eefbb8edafe30dabeb40a18">More...</a><br /></td></tr>
<tr class="separator:gae37553909eefbb8edafe30dabeb40a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f7d4efd85faf884d3ad87d4f744a46"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga36f7d4efd85faf884d3ad87d4f744a46">LL_PWR_GetPVDO</a> (void)</td></tr>
<tr class="memdesc:ga36f7d4efd85faf884d3ad87d4f744a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Power voltage Detector Output. When the Power voltage Detector is enabled (PWRC_CR2.PVDE=1), this bit indicates when the VDDIO is lower than the selected threshold (through PWRC_CR2.PVDLS bit field).  SR2 PWR_SR2_PVDO LL_PWR_GetPVDO.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga36f7d4efd85faf884d3ad87d4f744a46">More...</a><br /></td></tr>
<tr class="separator:ga36f7d4efd85faf884d3ad87d4f744a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44944a959a29f9fb1b3dd8db01180289"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga44944a959a29f9fb1b3dd8db01180289">LL_PWR_IsMainRegulatorReady</a> (void)</td></tr>
<tr class="memdesc:ga44944a959a29f9fb1b3dd8db01180289"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Main Regulator ready status.  SR2 PWR_SR2_REGMS LL_PWR_IsMainRegulatorReady.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga44944a959a29f9fb1b3dd8db01180289">More...</a><br /></td></tr>
<tr class="separator:ga44944a959a29f9fb1b3dd8db01180289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae9e140d775b983f6c2daede7250a46"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga0ae9e140d775b983f6c2daede7250a46">LL_PWR_IsLowPowerRegulatorReady</a> (void)</td></tr>
<tr class="memdesc:ga0ae9e140d775b983f6c2daede7250a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Low Power Regulator ready status.  SR2 PWR_SR2_REGLPS LL_PWR_IsLowPowerRegulatorReady.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga0ae9e140d775b983f6c2daede7250a46">More...</a><br /></td></tr>
<tr class="separator:ga0ae9e140d775b983f6c2daede7250a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga708302d20111675bd6e5367ea677b9e7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga708302d20111675bd6e5367ea677b9e7">LL_PWR_IsSMPSReady</a> (void)</td></tr>
<tr class="memdesc:ga708302d20111675bd6e5367ea677b9e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SMPS ready status.  SR2 PWR_SR2_SMPSRDY LL_PWR_IsSMPSReady.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga708302d20111675bd6e5367ea677b9e7">More...</a><br /></td></tr>
<tr class="separator:ga708302d20111675bd6e5367ea677b9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47588f56e806f983112defc925aaa6e2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga47588f56e806f983112defc925aaa6e2">LL_PWR_IsSMPSinRUNMode</a> (void)</td></tr>
<tr class="memdesc:ga47588f56e806f983112defc925aaa6e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SMPS RUN mode status.  SR2 PWR_SR2_SMPSENR LL_PWR_IsSMPSinRUNMode.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga47588f56e806f983112defc925aaa6e2">More...</a><br /></td></tr>
<tr class="separator:ga47588f56e806f983112defc925aaa6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2b4892e1877482ac598e8b0036f635"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga6b2b4892e1877482ac598e8b0036f635">LL_PWR_IsSMPSinPRECHARGEMode</a> (void)</td></tr>
<tr class="memdesc:ga6b2b4892e1877482ac598e8b0036f635"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SMPS PRECHARGE mode status.  SR2 PWR_SR2_SMPSBYPR LL_PWR_IsSMPSinPRECHARGEMode.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga6b2b4892e1877482ac598e8b0036f635">More...</a><br /></td></tr>
<tr class="separator:ga6b2b4892e1877482ac598e8b0036f635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2790f3ab526ef21df1eea3bf56092e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga8a2790f3ab526ef21df1eea3bf56092e">LL_PWR_SetSMPSMode</a> (uint32_t mode)</td></tr>
<tr class="memdesc:ga8a2790f3ab526ef21df1eea3bf56092e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SMPS Mode.  CR5 PWR_CR5_NOSMPS LL_PWR_SetSMPSMode.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga8a2790f3ab526ef21df1eea3bf56092e">More...</a><br /></td></tr>
<tr class="separator:ga8a2790f3ab526ef21df1eea3bf56092e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1509bdf454ba4c13363807fb5bb8639e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga1509bdf454ba4c13363807fb5bb8639e">LL_PWR_GetSMPSMode</a> (void)</td></tr>
<tr class="memdesc:ga1509bdf454ba4c13363807fb5bb8639e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SMPS Mode.  CR5 PWR_CR5_NOSMPS LL_PWR_GetSMPSMode.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga1509bdf454ba4c13363807fb5bb8639e">More...</a><br /></td></tr>
<tr class="separator:ga1509bdf454ba4c13363807fb5bb8639e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ea7df00e62a372acec868711e109ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gac9ea7df00e62a372acec868711e109ce">LL_PWR_SetSMPSPrechargeMode</a> (uint32_t mode)</td></tr>
<tr class="memdesc:gac9ea7df00e62a372acec868711e109ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SMPS in PRECHARGE Mode.  CR5 PWR_CR5_SMPSFBYP LL_PWR_SetSMPSPrechargeMode.  <a href="group___p_w_r___l_l___e_f___configuration.html#gac9ea7df00e62a372acec868711e109ce">More...</a><br /></td></tr>
<tr class="separator:gac9ea7df00e62a372acec868711e109ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790aff90add2e4e7ec4b83ccbe91a0c5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga790aff90add2e4e7ec4b83ccbe91a0c5">LL_PWR_IsEnabledSMPSPrechargeMode</a> (void)</td></tr>
<tr class="memdesc:ga790aff90add2e4e7ec4b83ccbe91a0c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if SMPS is configured in PRECHARGE Mode.  CR5 PWR_CR5_SMPSFBYP LL_PWR_IsEnabledSMPSPrechargeMode.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga790aff90add2e4e7ec4b83ccbe91a0c5">More...</a><br /></td></tr>
<tr class="separator:ga790aff90add2e4e7ec4b83ccbe91a0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b71f77ba9003ed4790446f747ee0715"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga7b71f77ba9003ed4790446f747ee0715">LL_PWR_SetSMPSOpenMode</a> (uint32_t mode)</td></tr>
<tr class="memdesc:ga7b71f77ba9003ed4790446f747ee0715"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SMPS OPEN Mode during DEEPSTOP.  CR5 PWR_CR5_NOSMPS LL_PWR_SetSMPSOpenMode.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga7b71f77ba9003ed4790446f747ee0715">More...</a><br /></td></tr>
<tr class="separator:ga7b71f77ba9003ed4790446f747ee0715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa924337ab730637321521dca67a23f72"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaa924337ab730637321521dca67a23f72">LL_PWR_SetSMPSBOM</a> (uint32_t BOM)</td></tr>
<tr class="memdesc:gaa924337ab730637321521dca67a23f72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SMPS BOM  CR5 PWR_CR5_SMPSBOMSEL_0/PWR_CR5_SMPSBOMSEL_1 LL_PWR_SetSMPSBOM.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaa924337ab730637321521dca67a23f72">More...</a><br /></td></tr>
<tr class="separator:gaa924337ab730637321521dca67a23f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4728a7be7a1203a328d12019bf66b3c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gae4728a7be7a1203a328d12019bf66b3c">LL_PWR_GetSMPSBOM</a> (void)</td></tr>
<tr class="memdesc:gae4728a7be7a1203a328d12019bf66b3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SMPS BOM  CR5 PWR_CR5_SMPSBOMSEL_0/PWR_CR5_SMPSBOMSEL_1 LL_PWR_GetSMPSBOM.  <a href="group___p_w_r___l_l___e_f___configuration.html#gae4728a7be7a1203a328d12019bf66b3c">More...</a><br /></td></tr>
<tr class="separator:gae4728a7be7a1203a328d12019bf66b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga487f70760ffe8116ce70781782d308f9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga487f70760ffe8116ce70781782d308f9">LL_PWR_SetSMPSOutputLevel</a> (uint32_t output_level)</td></tr>
<tr class="memdesc:ga487f70760ffe8116ce70781782d308f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SMPS Output Level  CR5 PWR_CR5_SMPSLVL LL_PWR_SetSMPSOutputLevel.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga487f70760ffe8116ce70781782d308f9">More...</a><br /></td></tr>
<tr class="separator:ga487f70760ffe8116ce70781782d308f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a492b78317936915d31552c7eb1a4d2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga8a492b78317936915d31552c7eb1a4d2">LL_PWR_GetSMPSOutputLevel</a> (void)</td></tr>
<tr class="memdesc:ga8a492b78317936915d31552c7eb1a4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SMPS Output Level  CR5 PWR_CR5_SMPSLVL LL_PWR_GetSMPSOutputLevel.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga8a492b78317936915d31552c7eb1a4d2">More...</a><br /></td></tr>
<tr class="separator:ga8a492b78317936915d31552c7eb1a4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62466c6d07451c5c2e423fa3d299b665"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga62466c6d07451c5c2e423fa3d299b665">LL_PWR_EnablePUPDCfg</a> (void)</td></tr>
<tr class="memdesc:ga62466c6d07451c5c2e423fa3d299b665"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable pull-up and pull-down configuration  CR1 APC LL_PWR_EnablePUPDCfg.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga62466c6d07451c5c2e423fa3d299b665">More...</a><br /></td></tr>
<tr class="separator:ga62466c6d07451c5c2e423fa3d299b665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58e3fc21cc109b3f417ac999b709484"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaf58e3fc21cc109b3f417ac999b709484">LL_PWR_DisablePUPDCfg</a> (void)</td></tr>
<tr class="memdesc:gaf58e3fc21cc109b3f417ac999b709484"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable pull-up and pull-down configuration  CR1 APC LL_PWR_DisablePUPDCfg.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaf58e3fc21cc109b3f417ac999b709484">More...</a><br /></td></tr>
<tr class="separator:gaf58e3fc21cc109b3f417ac999b709484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27283115d9d4362949de9a68ac81fce8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga27283115d9d4362949de9a68ac81fce8">LL_PWR_IsEnabledPUPDCfg</a> (void)</td></tr>
<tr class="memdesc:ga27283115d9d4362949de9a68ac81fce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if pull-up and pull-down configuration is enabled  CR1 APC LL_PWR_IsEnabledPUPDCfg.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga27283115d9d4362949de9a68ac81fce8">More...</a><br /></td></tr>
<tr class="separator:ga27283115d9d4362949de9a68ac81fce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee896692313da87523a131ffd306de86"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaee896692313da87523a131ffd306de86">LL_PWR_EnablePUA</a> (uint32_t IO)</td></tr>
<tr class="memdesc:gaee896692313da87523a131ffd306de86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the IO pull-up configuration for port A.  PUCRA LL_PWR_EnablePUA.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaee896692313da87523a131ffd306de86">More...</a><br /></td></tr>
<tr class="separator:gaee896692313da87523a131ffd306de86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2193f42fb941a8e5499090173e1c317"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaf2193f42fb941a8e5499090173e1c317">LL_PWR_DisablePUA</a> (uint32_t IO)</td></tr>
<tr class="memdesc:gaf2193f42fb941a8e5499090173e1c317"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the IO pull-up configuration for port A.  PUCRA LL_PWR_DisablePUA.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaf2193f42fb941a8e5499090173e1c317">More...</a><br /></td></tr>
<tr class="separator:gaf2193f42fb941a8e5499090173e1c317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed21156c3e2441edfb6dbefeef4f6b11"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaed21156c3e2441edfb6dbefeef4f6b11">LL_PWR_IsEnabledPUA</a> (uint32_t IO)</td></tr>
<tr class="memdesc:gaed21156c3e2441edfb6dbefeef4f6b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if IO pull-up is enabled or disabled for port A.  PUCRA LL_PWR_IsEnabledPUA.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaed21156c3e2441edfb6dbefeef4f6b11">More...</a><br /></td></tr>
<tr class="separator:gaed21156c3e2441edfb6dbefeef4f6b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45e308f9321491504419b168e466137"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaa45e308f9321491504419b168e466137">LL_PWR_EnablePDA</a> (uint32_t IO)</td></tr>
<tr class="memdesc:gaa45e308f9321491504419b168e466137"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the IO pull-down configuration for port A.  PDCRA LL_PWR_EnablePDA.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaa45e308f9321491504419b168e466137">More...</a><br /></td></tr>
<tr class="separator:gaa45e308f9321491504419b168e466137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74cde9a12303c88b4e2829dae9966706"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga74cde9a12303c88b4e2829dae9966706">LL_PWR_DisablePDA</a> (uint32_t IO)</td></tr>
<tr class="memdesc:ga74cde9a12303c88b4e2829dae9966706"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the IO pull-down configuration for port A.  PDCRA LL_PWR_DisablePDA.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga74cde9a12303c88b4e2829dae9966706">More...</a><br /></td></tr>
<tr class="separator:ga74cde9a12303c88b4e2829dae9966706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2bdf63e9675f50d3e13722176fcbe75"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaa2bdf63e9675f50d3e13722176fcbe75">LL_PWR_IsEnabledPDA</a> (uint32_t IO)</td></tr>
<tr class="memdesc:gaa2bdf63e9675f50d3e13722176fcbe75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if IO pull-down is enabled or disabled for port A.  PDCRA LL_PWR_IsEnabledPDA.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaa2bdf63e9675f50d3e13722176fcbe75">More...</a><br /></td></tr>
<tr class="separator:gaa2bdf63e9675f50d3e13722176fcbe75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d589228b9d7d2a69e1a1768a44ec1a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga18d589228b9d7d2a69e1a1768a44ec1a">LL_PWR_SetNoPullA</a> (uint32_t IO)</td></tr>
<tr class="memdesc:ga18d589228b9d7d2a69e1a1768a44ec1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the IO in NO PULL configuration for port A.  PDCRA/PUCRA LL_PWR_SetNoPullA.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga18d589228b9d7d2a69e1a1768a44ec1a">More...</a><br /></td></tr>
<tr class="separator:ga18d589228b9d7d2a69e1a1768a44ec1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0459cbac60655315e95a6424ee604fdf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga0459cbac60655315e95a6424ee604fdf">LL_PWR_EnablePUB</a> (uint32_t IO)</td></tr>
<tr class="memdesc:ga0459cbac60655315e95a6424ee604fdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the IO pull-up configuration for port B.  PUCRB LL_PWR_EnablePUB.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga0459cbac60655315e95a6424ee604fdf">More...</a><br /></td></tr>
<tr class="separator:ga0459cbac60655315e95a6424ee604fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca389c5ca0fcff8a335a6d84393ffe2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga3ca389c5ca0fcff8a335a6d84393ffe2">LL_PWR_DisablePUB</a> (uint32_t IO)</td></tr>
<tr class="memdesc:ga3ca389c5ca0fcff8a335a6d84393ffe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the IO pull-up configuration for port B.  PUCRB LL_PWR_DisablePUB.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga3ca389c5ca0fcff8a335a6d84393ffe2">More...</a><br /></td></tr>
<tr class="separator:ga3ca389c5ca0fcff8a335a6d84393ffe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44faa5352689642232bf6bcca146dd8f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga44faa5352689642232bf6bcca146dd8f">LL_PWR_IsEnabledPUB</a> (uint32_t IO)</td></tr>
<tr class="memdesc:ga44faa5352689642232bf6bcca146dd8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if IO pull-up is enabled or disabled for port B.  PUCRB LL_PWR_IsEnabledPUB.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga44faa5352689642232bf6bcca146dd8f">More...</a><br /></td></tr>
<tr class="separator:ga44faa5352689642232bf6bcca146dd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf0f51d9888681cad41e9a5a2553eb8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaacf0f51d9888681cad41e9a5a2553eb8">LL_PWR_EnablePDB</a> (uint32_t IO)</td></tr>
<tr class="memdesc:gaacf0f51d9888681cad41e9a5a2553eb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the IO pull-down configuration for port B.  PDCRB LL_PWR_EnablePDB.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaacf0f51d9888681cad41e9a5a2553eb8">More...</a><br /></td></tr>
<tr class="separator:gaacf0f51d9888681cad41e9a5a2553eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3843568cf476a7dc0658edf0a92e69d9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga3843568cf476a7dc0658edf0a92e69d9">LL_PWR_DisablePDB</a> (uint32_t IO)</td></tr>
<tr class="memdesc:ga3843568cf476a7dc0658edf0a92e69d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the IO pull-down configuration for port B.  PDCRB LL_PWR_DisablePDB.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga3843568cf476a7dc0658edf0a92e69d9">More...</a><br /></td></tr>
<tr class="separator:ga3843568cf476a7dc0658edf0a92e69d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa41c127c46768cf44d0e95ce739f3206"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaa41c127c46768cf44d0e95ce739f3206">LL_PWR_IsEnabledPDB</a> (uint32_t IO)</td></tr>
<tr class="memdesc:gaa41c127c46768cf44d0e95ce739f3206"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if IO pull-down is enabled or disabled for port B.  PDCRB LL_PWR_IsEnabledPDB.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaa41c127c46768cf44d0e95ce739f3206">More...</a><br /></td></tr>
<tr class="separator:gaa41c127c46768cf44d0e95ce739f3206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8412805f500c4dd180477542c2b3b6b7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga8412805f500c4dd180477542c2b3b6b7">LL_PWR_SetNoPullB</a> (uint32_t IO)</td></tr>
<tr class="memdesc:ga8412805f500c4dd180477542c2b3b6b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the IO in NO PULL configuration for port B.  PDCRB/PUCRB LL_PWR_SetNoPullB.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga8412805f500c4dd180477542c2b3b6b7">More...</a><br /></td></tr>
<tr class="separator:ga8412805f500c4dd180477542c2b3b6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92c7d77c914e3f71410bf83dc33a8308"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga92c7d77c914e3f71410bf83dc33a8308">LL_PWR_SetPA4OutputinDEEPSTOP</a> (uint32_t mode)</td></tr>
<tr class="memdesc:ga92c7d77c914e3f71410bf83dc33a8308"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set PA4 during DEEPSTOP mode.  IOxCFG LL_PWR_SetPA4OutputinDEEPSTOP.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga92c7d77c914e3f71410bf83dc33a8308">More...</a><br /></td></tr>
<tr class="separator:ga92c7d77c914e3f71410bf83dc33a8308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22148c57ccdf9e245a825c5026d7fe7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaf22148c57ccdf9e245a825c5026d7fe7">LL_PWR_GetPA4OutputinDEEPSTOP</a> (void)</td></tr>
<tr class="memdesc:gaf22148c57ccdf9e245a825c5026d7fe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PA4 output during DEEPSTOP mode.  IOxCFG LL_PWR_GetPA4OutputinDEEPSTOP.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaf22148c57ccdf9e245a825c5026d7fe7">More...</a><br /></td></tr>
<tr class="separator:gaf22148c57ccdf9e245a825c5026d7fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d77c7c2aa17771c6e2134d96920078"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga59d77c7c2aa17771c6e2134d96920078">LL_PWR_SetPA5OutputinDEEPSTOP</a> (uint32_t mode)</td></tr>
<tr class="memdesc:ga59d77c7c2aa17771c6e2134d96920078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set PA5 during DEEPSTOP mode.  IOxCFG LL_PWR_SetPA5OutputinDEEPSTOP.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga59d77c7c2aa17771c6e2134d96920078">More...</a><br /></td></tr>
<tr class="separator:ga59d77c7c2aa17771c6e2134d96920078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb8a17e02a150549fbb01f75fd8f5d5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga8bb8a17e02a150549fbb01f75fd8f5d5">LL_PWR_GetPA5OutputinDEEPSTOP</a> (void)</td></tr>
<tr class="memdesc:ga8bb8a17e02a150549fbb01f75fd8f5d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PA5 output during DEEPSTOP mode.  IOxCFG LL_PWR_GetPA5OutputinDEEPSTOP.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga8bb8a17e02a150549fbb01f75fd8f5d5">More...</a><br /></td></tr>
<tr class="separator:ga8bb8a17e02a150549fbb01f75fd8f5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541399741fee3735fa30742efdff1188"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga541399741fee3735fa30742efdff1188">LL_PWR_SetPA6OutputinDEEPSTOP</a> (uint32_t mode)</td></tr>
<tr class="memdesc:ga541399741fee3735fa30742efdff1188"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set PA6 during DEEPSTOP mode.  IOxCFG LL_PWR_SetPA6OutputinDEEPSTOP.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga541399741fee3735fa30742efdff1188">More...</a><br /></td></tr>
<tr class="separator:ga541399741fee3735fa30742efdff1188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c61e340ca3de8275d537e40ca6c2282"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga7c61e340ca3de8275d537e40ca6c2282">LL_PWR_GetPA6OutputinDEEPSTOP</a> (void)</td></tr>
<tr class="memdesc:ga7c61e340ca3de8275d537e40ca6c2282"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PA6 output during DEEPSTOP mode.  IOxCFG LL_PWR_GetPA6OutputinDEEPSTOP.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga7c61e340ca3de8275d537e40ca6c2282">More...</a><br /></td></tr>
<tr class="separator:ga7c61e340ca3de8275d537e40ca6c2282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c8e801a5f6f003e7a3e3f7c38510e3c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga9c8e801a5f6f003e7a3e3f7c38510e3c">LL_PWR_SetPA7OutputinDEEPSTOP</a> (uint32_t mode)</td></tr>
<tr class="memdesc:ga9c8e801a5f6f003e7a3e3f7c38510e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set PA7 during DEEPSTOP mode.  IOxCFG LL_PWR_SetPA7OutputinDEEPSTOP.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga9c8e801a5f6f003e7a3e3f7c38510e3c">More...</a><br /></td></tr>
<tr class="separator:ga9c8e801a5f6f003e7a3e3f7c38510e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00cf38acdd28df902baf2df56e108ee6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga00cf38acdd28df902baf2df56e108ee6">LL_PWR_GetPA7OutputinDEEPSTOP</a> (void)</td></tr>
<tr class="memdesc:ga00cf38acdd28df902baf2df56e108ee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PA7 output during DEEPSTOP mode.  IOxCFG LL_PWR_GetPA7OutputinDEEPSTOP.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga00cf38acdd28df902baf2df56e108ee6">More...</a><br /></td></tr>
<tr class="separator:ga00cf38acdd28df902baf2df56e108ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc807f4f6f25545e7e33950d570f44d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gafbc807f4f6f25545e7e33950d570f44d">LL_PWR_SetPA8OutputinDEEPSTOP</a> (uint32_t mode)</td></tr>
<tr class="memdesc:gafbc807f4f6f25545e7e33950d570f44d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set PA8 during DEEPSTOP mode.  IOxCFG LL_PWR_SetPA8OutputinDEEPSTOP.  <a href="group___p_w_r___l_l___e_f___configuration.html#gafbc807f4f6f25545e7e33950d570f44d">More...</a><br /></td></tr>
<tr class="separator:gafbc807f4f6f25545e7e33950d570f44d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd89e281a3f511d267620cc9397946e0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gabd89e281a3f511d267620cc9397946e0">LL_PWR_GetPA8OutputinDEEPSTOP</a> (void)</td></tr>
<tr class="memdesc:gabd89e281a3f511d267620cc9397946e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PA8 output during DEEPSTOP mode.  IOxCFG LL_PWR_GetPA8OutputinDEEPSTOP.  <a href="group___p_w_r___l_l___e_f___configuration.html#gabd89e281a3f511d267620cc9397946e0">More...</a><br /></td></tr>
<tr class="separator:gabd89e281a3f511d267620cc9397946e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3fe21712b13b05a4bc5fb312377acf3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gab3fe21712b13b05a4bc5fb312377acf3">LL_PWR_SetPA9OutputinDEEPSTOP</a> (uint32_t mode)</td></tr>
<tr class="memdesc:gab3fe21712b13b05a4bc5fb312377acf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set PA9 during DEEPSTOP mode.  IOxCFG LL_PWR_SetPA9OutputinDEEPSTOP.  <a href="group___p_w_r___l_l___e_f___configuration.html#gab3fe21712b13b05a4bc5fb312377acf3">More...</a><br /></td></tr>
<tr class="separator:gab3fe21712b13b05a4bc5fb312377acf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd6c1c10adc46faede82cfeaa6e6864"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga9bd6c1c10adc46faede82cfeaa6e6864">LL_PWR_GetPA9OutputinDEEPSTOP</a> (void)</td></tr>
<tr class="memdesc:ga9bd6c1c10adc46faede82cfeaa6e6864"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PA9 output during DEEPSTOP mode.  IOxCFG LL_PWR_GetPA9OutputinDEEPSTOP.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga9bd6c1c10adc46faede82cfeaa6e6864">More...</a><br /></td></tr>
<tr class="separator:ga9bd6c1c10adc46faede82cfeaa6e6864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfab48caa0fce46d00ad13d5743046ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gadfab48caa0fce46d00ad13d5743046ec">LL_PWR_SetPA10OutputinDEEPSTOP</a> (uint32_t mode)</td></tr>
<tr class="memdesc:gadfab48caa0fce46d00ad13d5743046ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set PA10 during DEEPSTOP mode.  IOxCFG LL_PWR_SetPA10OutputinDEEPSTOP.  <a href="group___p_w_r___l_l___e_f___configuration.html#gadfab48caa0fce46d00ad13d5743046ec">More...</a><br /></td></tr>
<tr class="separator:gadfab48caa0fce46d00ad13d5743046ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf55bf7b052bd0d0d26e1c3283750241d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gaf55bf7b052bd0d0d26e1c3283750241d">LL_PWR_GetPA10OutputinDEEPSTOP</a> (void)</td></tr>
<tr class="memdesc:gaf55bf7b052bd0d0d26e1c3283750241d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PA10 output during DEEPSTOP mode.  IOxCFG LL_PWR_GetPA10OutputinDEEPSTOP.  <a href="group___p_w_r___l_l___e_f___configuration.html#gaf55bf7b052bd0d0d26e1c3283750241d">More...</a><br /></td></tr>
<tr class="separator:gaf55bf7b052bd0d0d26e1c3283750241d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96da8861d17e7acddce6b0c4fc6d742a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga96da8861d17e7acddce6b0c4fc6d742a">LL_PWR_SetPA11OutputinDEEPSTOP</a> (uint32_t mode)</td></tr>
<tr class="memdesc:ga96da8861d17e7acddce6b0c4fc6d742a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set PA11 during DEEPSTOP mode.  IOxCFG LL_PWR_SetPA11OutputinDEEPSTOP.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga96da8861d17e7acddce6b0c4fc6d742a">More...</a><br /></td></tr>
<tr class="separator:ga96da8861d17e7acddce6b0c4fc6d742a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255e15c459ff5ae7b479ca6555574e72"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga255e15c459ff5ae7b479ca6555574e72">LL_PWR_GetPA11OutputinDEEPSTOP</a> (void)</td></tr>
<tr class="memdesc:ga255e15c459ff5ae7b479ca6555574e72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PA11 output during DEEPSTOP mode.  IOxCFG LL_PWR_GetPA11OutputinDEEPSTOP.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga255e15c459ff5ae7b479ca6555574e72">More...</a><br /></td></tr>
<tr class="separator:ga255e15c459ff5ae7b479ca6555574e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1951ab9ded0cce6ba77e7b714cf2d3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gace1951ab9ded0cce6ba77e7b714cf2d3">LL_PWR_SetSMPSTrim</a> (uint32_t trim)</td></tr>
<tr class="memdesc:gace1951ab9ded0cce6ba77e7b714cf2d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SMPS trimming value.  ENGTRIM LL_PWR_SetSMPSTrim.  <a href="group___p_w_r___l_l___e_f___configuration.html#gace1951ab9ded0cce6ba77e7b714cf2d3">More...</a><br /></td></tr>
<tr class="separator:gace1951ab9ded0cce6ba77e7b714cf2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc6dca6885b3fefd14659ebe82b778f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#gadc6dca6885b3fefd14659ebe82b778f7">LL_PWR_GetSMPSTrim</a> (void)</td></tr>
<tr class="memdesc:gadc6dca6885b3fefd14659ebe82b778f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SMPS trimming value.  TRIMR/ENGTRIM LL_PWR_GetSMPSTrim.  <a href="group___p_w_r___l_l___e_f___configuration.html#gadc6dca6885b3fefd14659ebe82b778f7">More...</a><br /></td></tr>
<tr class="separator:gadc6dca6885b3fefd14659ebe82b778f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43524a17db4b3f0c7e20cd16fa19f3b2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga43524a17db4b3f0c7e20cd16fa19f3b2">LL_PWR_SetMRTrim</a> (uint32_t trim)</td></tr>
<tr class="memdesc:ga43524a17db4b3f0c7e20cd16fa19f3b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Main regulator voltage trimming value.  ENGTRIM LL_PWR_SetMRTrim.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga43524a17db4b3f0c7e20cd16fa19f3b2">More...</a><br /></td></tr>
<tr class="separator:ga43524a17db4b3f0c7e20cd16fa19f3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af4d8f8c047d6346256442036b394bb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga6af4d8f8c047d6346256442036b394bb">LL_PWR_GetMRTrim</a> (void)</td></tr>
<tr class="memdesc:ga6af4d8f8c047d6346256442036b394bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main regulator voltage trimming value.  TRIMR/ENGTRIM LL_PWR_GetMRTrim.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga6af4d8f8c047d6346256442036b394bb">More...</a><br /></td></tr>
<tr class="separator:ga6af4d8f8c047d6346256442036b394bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0deb5a3d82762c984056b29d545b62"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga7e0deb5a3d82762c984056b29d545b62">LL_PWR_SetLSILPMUTrim</a> (uint32_t trim)</td></tr>
<tr class="memdesc:ga7e0deb5a3d82762c984056b29d545b62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Low Speed Internal oscillator LPMU trimming value.  ENGTRIM LL_PWR_SetLPMULSITrim.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga7e0deb5a3d82762c984056b29d545b62">More...</a><br /></td></tr>
<tr class="separator:ga7e0deb5a3d82762c984056b29d545b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346e5124d38e73051ffea263a0d4ad20"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga346e5124d38e73051ffea263a0d4ad20">LL_PWR_GetLSILPMUTrim</a> (void)</td></tr>
<tr class="memdesc:ga346e5124d38e73051ffea263a0d4ad20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Low Speed Internal oscillator LPMU trimming value.  TRIMR/ENGTRIM LL_PWR_GetLSITrim.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga346e5124d38e73051ffea263a0d4ad20">More...</a><br /></td></tr>
<tr class="separator:ga346e5124d38e73051ffea263a0d4ad20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51bcc0821b5c82199fce558a06fcc51a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga51bcc0821b5c82199fce558a06fcc51a">LL_PWR_SetRFDREGTrim</a> (uint32_t trim)</td></tr>
<tr class="memdesc:ga51bcc0821b5c82199fce558a06fcc51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RF LDO trimming value.  ENGTRIM LL_PWR_SetRFDREGTrim.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga51bcc0821b5c82199fce558a06fcc51a">More...</a><br /></td></tr>
<tr class="separator:ga51bcc0821b5c82199fce558a06fcc51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17fc5362321a3c12bc302cc5e1340eb9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___configuration.html#ga17fc5362321a3c12bc302cc5e1340eb9">LL_PWR_GetRFDREGTrim</a> (void)</td></tr>
<tr class="memdesc:ga17fc5362321a3c12bc302cc5e1340eb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get RF LDO trimming value.  TRIMR/ENGTRIM LL_PWR_GetRFDREGTrim.  <a href="group___p_w_r___l_l___e_f___configuration.html#ga17fc5362321a3c12bc302cc5e1340eb9">More...</a><br /></td></tr>
<tr class="separator:ga17fc5362321a3c12bc302cc5e1340eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb2d34150bd26ebb90b7db3e7582cce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___d_b_g___d_e_e_p_s_t_o_p.html#ga3cb2d34150bd26ebb90b7db3e7582cce">LL_PWR_EnableDEEPSTOP2</a> (void)</td></tr>
<tr class="memdesc:ga3cb2d34150bd26ebb90b7db3e7582cce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the DEEPSTOP2 feature, debugger feature not lost during DEEPSTOP.  DBGR LL_PWR_EnableDEEPSTOP2.  <a href="group___p_w_r___l_l___d_b_g___d_e_e_p_s_t_o_p.html#ga3cb2d34150bd26ebb90b7db3e7582cce">More...</a><br /></td></tr>
<tr class="separator:ga3cb2d34150bd26ebb90b7db3e7582cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81fed0283bddcf346badc1cc3280008"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___d_b_g___d_e_e_p_s_t_o_p.html#gad81fed0283bddcf346badc1cc3280008">LL_PWR_DisableDEEPSTOP2</a> (void)</td></tr>
<tr class="memdesc:gad81fed0283bddcf346badc1cc3280008"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the DEEPSTOP2 feature, debugger feature lost during DEEPSTOP.  DBGR LL_PWR_DisableDEEPSTOP2.  <a href="group___p_w_r___l_l___d_b_g___d_e_e_p_s_t_o_p.html#gad81fed0283bddcf346badc1cc3280008">More...</a><br /></td></tr>
<tr class="separator:gad81fed0283bddcf346badc1cc3280008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27af77d45780d64acdd8ba1d7dafbe75"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___d_b_g___d_e_e_p_s_t_o_p.html#ga27af77d45780d64acdd8ba1d7dafbe75">LL_PWR_IsEnabledDEEPSTOP2</a> (void)</td></tr>
<tr class="memdesc:ga27af77d45780d64acdd8ba1d7dafbe75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the DEEPSTOP2 feature is enabled or disabled  DBGR LL_PWR_IsEnabledDEEPSTOP2.  <a href="group___p_w_r___l_l___d_b_g___d_e_e_p_s_t_o_p.html#ga27af77d45780d64acdd8ba1d7dafbe75">More...</a><br /></td></tr>
<tr class="separator:ga27af77d45780d64acdd8ba1d7dafbe75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8522c23d6dfc9486c2e0305f4ccb2e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___d_e_e_p_s_t_o_p___g_p_i_o_r_e_t.html#gafd8522c23d6dfc9486c2e0305f4ccb2e">LL_PWR_EnableGPIORET</a> (void)</td></tr>
<tr class="memdesc:gafd8522c23d6dfc9486c2e0305f4ccb2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the GPIORET feature, GPIO retain their status during DEEPSTOP and exiting from DEEPSTOP.  CR2 GPIORET LL_PWR_EnableGPIORET.  <a href="group___p_w_r___l_l___d_e_e_p_s_t_o_p___g_p_i_o_r_e_t.html#gafd8522c23d6dfc9486c2e0305f4ccb2e">More...</a><br /></td></tr>
<tr class="separator:gafd8522c23d6dfc9486c2e0305f4ccb2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec0fcd3b4e9b8c18b629a664a4dd3f1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___d_e_e_p_s_t_o_p___g_p_i_o_r_e_t.html#gadec0fcd3b4e9b8c18b629a664a4dd3f1">LL_PWR_DisableGPIORET</a> (void)</td></tr>
<tr class="memdesc:gadec0fcd3b4e9b8c18b629a664a4dd3f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the GPIORET feature, dont retain their status during DEEPSTOP and exiting from DEEPSTOP.  CR2 GPIORET LL_PWR_DisableGPIORET.  <a href="group___p_w_r___l_l___d_e_e_p_s_t_o_p___g_p_i_o_r_e_t.html#gadec0fcd3b4e9b8c18b629a664a4dd3f1">More...</a><br /></td></tr>
<tr class="separator:gadec0fcd3b4e9b8c18b629a664a4dd3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b6535a6f63bf7ae2589a135d92a421"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___d_e_e_p_s_t_o_p___g_p_i_o_r_e_t.html#gab1b6535a6f63bf7ae2589a135d92a421">LL_PWR_IsEnabledGPIORET</a> (void)</td></tr>
<tr class="memdesc:gab1b6535a6f63bf7ae2589a135d92a421"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the GPIO retention in DEEPSTOP feature is enabled or disabled  CR2 GPIORET LL_PWR_IsEnabledGPIORET.  <a href="group___p_w_r___l_l___d_e_e_p_s_t_o_p___g_p_i_o_r_e_t.html#gab1b6535a6f63bf7ae2589a135d92a421">More...</a><br /></td></tr>
<tr class="separator:gab1b6535a6f63bf7ae2589a135d92a421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff6905f8355929f8bbe2c3168758591"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___d_e_e_p_s_t_o_p___d_b_g_r_e_t.html#gacff6905f8355929f8bbe2c3168758591">LL_PWR_EnableDBGRET</a> (void)</td></tr>
<tr class="memdesc:gacff6905f8355929f8bbe2c3168758591"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the DBGRET feature, GPIOA_Pin_2 and GPIOA_Pin_3 retain their status during DEEPSTOP and exiting from DEEPSTOP.  CR2 DBGRET LL_PWR_EnableDBGRET.  <a href="group___p_w_r___l_l___d_e_e_p_s_t_o_p___d_b_g_r_e_t.html#gacff6905f8355929f8bbe2c3168758591">More...</a><br /></td></tr>
<tr class="separator:gacff6905f8355929f8bbe2c3168758591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375668c6b530c790f6d70156239beb74"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___d_e_e_p_s_t_o_p___d_b_g_r_e_t.html#ga375668c6b530c790f6d70156239beb74">LL_PWR_DisableDBGRET</a> (void)</td></tr>
<tr class="memdesc:ga375668c6b530c790f6d70156239beb74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the DBGRET feature, GPIOA_Pin_2 and GPIOA_Pin_3 dont retain status during DEEPSTOP and exiting from DEEPSTOP.  CR2 DBGRET LL_PWR_DisableDBGRET.  <a href="group___p_w_r___l_l___d_e_e_p_s_t_o_p___d_b_g_r_e_t.html#ga375668c6b530c790f6d70156239beb74">More...</a><br /></td></tr>
<tr class="separator:ga375668c6b530c790f6d70156239beb74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0fc3482e261a8973071003ef2cfe4c9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___d_e_e_p_s_t_o_p___d_b_g_r_e_t.html#gae0fc3482e261a8973071003ef2cfe4c9">LL_PWR_IsEnabledDBGRET</a> (void)</td></tr>
<tr class="memdesc:gae0fc3482e261a8973071003ef2cfe4c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the GPIOA_Pin_2 and GPIOA_Pin_3 retention in DEEPSTOP feature is enabled or disabled  CR2 DBGRET LL_PWR_IsEnabledDBGRET.  <a href="group___p_w_r___l_l___d_e_e_p_s_t_o_p___d_b_g_r_e_t.html#gae0fc3482e261a8973071003ef2cfe4c9">More...</a><br /></td></tr>
<tr class="separator:gae0fc3482e261a8973071003ef2cfe4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a46ce5c2bb1be325ae8b822181b3db1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___exported___functions.html#ga0a46ce5c2bb1be325ae8b822181b3db1">LL_PWR_SetSMPSPrechargeLimitCurrent</a> (uint32_t mode)</td></tr>
<tr class="memdesc:ga0a46ce5c2bb1be325ae8b822181b3db1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select SMPS PRECHARGE limit current.  CR5 LL_PWR_SetSMPSPrechargeLimitCurrent.  <a href="group___p_w_r___l_l___exported___functions.html#ga0a46ce5c2bb1be325ae8b822181b3db1">More...</a><br /></td></tr>
<tr class="separator:ga0a46ce5c2bb1be325ae8b822181b3db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga595627002b15cc62efd3cbefa148f6b7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___exported___functions.html#ga595627002b15cc62efd3cbefa148f6b7">LL_PWR_GetSMPSPrechargeLimitCurrent</a> (void)</td></tr>
<tr class="memdesc:ga595627002b15cc62efd3cbefa148f6b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SMPS PRECHARGE limit current selected.  CR5 LL_PWR_GetSMPSPrechargeLimitCurrent.  <a href="group___p_w_r___l_l___exported___functions.html#ga595627002b15cc62efd3cbefa148f6b7">More...</a><br /></td></tr>
<tr class="separator:ga595627002b15cc62efd3cbefa148f6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e68e5ed30fd4178f6bdf16c5bf61953"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___l_l___e_f___init.html#ga1e68e5ed30fd4178f6bdf16c5bf61953">LL_PWR_DeInit</a> (void)</td></tr>
<tr class="memdesc:ga1e68e5ed30fd4178f6bdf16c5bf61953"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initialize the PWR registers to their default reset values.  <a href="group___p_w_r___l_l___e_f___init.html#ga1e68e5ed30fd4178f6bdf16c5bf61953">More...</a><br /></td></tr>
<tr class="separator:ga1e68e5ed30fd4178f6bdf16c5bf61953"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of PWR LL module. </p>
<dl class="section author"><dt>Author</dt><dd>RF Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2020 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="rf__driver__ll__pwr_8h_source.html">rf_driver_ll_pwr.h</a>.</p>
</div></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.10-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Copyright &copy; 2022 by STMicrolectronics. All rights reserved.<br>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.10
</small></address>
</body>
</html>
