FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __GRLIB_APBUART_H__
#define __GRLIB_APBUART_H__

#include <asm/io.h>
/* bench 19802.4.0 a77ed58a17fa */
/* bench 19802.4.1 82dce225b3a1 */
/* bench 19802.4.2 70264d8afa00 */
/* bench 19802.4.3 87796607b2cf */
#define UART_NR		8
static int grlib_apbuart_port_nr;

struct grlib_apbuart_regs_map {
	u32 data;
	u32 status;
	u32 ctrl;
	u32 scaler;
};

struct amba_prom_registers {
	unsigned int phys_addr;
	unsigned int reg_size;
};

/*
 *  The following defines the bits in the APBUART Status Registers.
 */
#define UART_STATUS_DR   0x00000001	/* Data Ready */
#define UART_STATUS_TSE  0x00000002	/* TX Send Register Empty */
#define UART_STATUS_THE  0x00000004	/* TX Hold Register Empty */
#define UART_STATUS_BR   0x00000008	/* Break Error */
#define UART_STATUS_OE   0x00000010	/* RX Overrun Error */
#define UART_STATUS_PE   0x00000020	/* RX Parity Error */
#define UART_STATUS_FE   0x00000040	/* RX Framing Error */
#define UART_STATUS_ERR  0x00000078	/* Error Mask */

/*
 *  The following defines the bits in the APBUART Ctrl Registers.
 */
#define UART_CTRL_RE     0x00000001	/* Receiver enable */
/* bench 6890.1.0 f1b9b63314d5 */
/* bench 6890.1.1 d5e2919b85b2 */
/* bench 6890.1.2 2a0f0d6cab10 */
/* bench 6890.1.3 3c210de36cdf */
/* bench 6890.1.4 87e64c18c49e */
/* bench 6890.1.5 72b5dcf75251 */
/* bench 6890.1.6 e2c32b01eb9e */
/* bench 6890.1.7 843cb4065ad2 */
#define UART_CTRL_RI     0x00000004	/* Receiver interrupt enable */
#define UART_CTRL_TI     0x00000008	/* Transmitter irq */
#define UART_CTRL_PS     0x00000010	/* Parity select */
#define UART_CTRL_PE     0x00000020	/* Parity enable */
#define UART_CTRL_FL     0x00000040	/* Flow control enable */
#define UART_CTRL_LB     0x00000080	/* Loopback enable */

#define APBBASE(port) ((struct grlib_apbuart_regs_map *)((port)->membase))
/* bench 25376.2.0 c69fbf18819a */
/* bench 25376.2.1 2b150fa25e72 */
/* bench 25376.2.2 a5f3819b067e */
/* bench 25376.2.3 e69e82219018 */
/* bench 25376.2.4 bca52f3f3c3e */
/* bench 25376.2.5 81b545ca160f */
/* bench 25376.2.6 05018cb1f57f */
/* bench 25376.2.7 a15f29b79660 */
/* bench 25376.2.8 548bee861b83 */
/* bench 25376.2.9 e561a9c39b3f */
/* bench 25376.2.10 f823ba5a36b2 */
/* bench 25376.2.11 0e0cd4830f98 */
/* bench 25376.2.12 fd4b75fa8931 */
/* bench 25376.2.13 6c6b8f1c65f3 */
/* bench 25376.2.14 c512137bb283 */
/* bench 25376.2.15 d0bc0c50ec48 */
/* bench 25376.2.16 c765fac04ab4 */
#define APBBASE_DATA_P(port)	(&(APBBASE(port)->data))
#define APBBASE_STATUS_P(port)	(&(APBBASE(port)->status))
#define APBBASE_CTRL_P(port)	(&(APBBASE(port)->ctrl))
#define APBBASE_SCALAR_P(port)	(&(APBBASE(port)->scaler))

#define UART_GET_CHAR(port)	(__raw_readl(APBBASE_DATA_P(port)))
#define UART_PUT_CHAR(port, v)	(__raw_writel(v, APBBASE_DATA_P(port)))
#define UART_GET_STATUS(port)	(__raw_readl(APBBASE_STATUS_P(port)))
#define UART_PUT_STATUS(port, v)(__raw_writel(v, APBBASE_STATUS_P(port)))
#define UART_GET_CTRL(port)	(__raw_readl(APBBASE_CTRL_P(port)))
#define UART_PUT_CTRL(port, v)	(__raw_writel(v, APBBASE_CTRL_P(port)))
#define UART_GET_SCAL(port)	(__raw_readl(APBBASE_SCALAR_P(port)))
#define UART_PUT_SCAL(port, v)	(__raw_writel(v, APBBASE_SCALAR_P(port)))

#define UART_RX_DATA(s)		(((s) & UART_STATUS_DR) != 0)
#define UART_TX_READY(s)	(((s) & UART_STATUS_THE) != 0)

#endif /* __GRLIB_APBUART_H__ */
