
STM32F303_TMC2209_currentchop.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006640  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  080067d0  080067d0  000167d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c5c  08006c5c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08006c5c  08006c5c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006c5c  08006c5c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c5c  08006c5c  00016c5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c60  08006c60  00016c60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006c64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          0000082c  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000089c  2000089c  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011710  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025f3  00000000  00000000  000317b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e90  00000000  00000000  00033da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d98  00000000  00000000  00034c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d1bb  00000000  00000000  000359d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012062  00000000  00000000  00052b8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a9701  00000000  00000000  00064bed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0010e2ee  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000044e0  00000000  00000000  0010e340  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080067b8 	.word	0x080067b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080067b8 	.word	0x080067b8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <tmc2209_readWriteArray>:
    if (htim == &htim3){ //htim3に設定したタイマー割り込みの時間で発火する
        HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);//ピンの出力を切り替え
    }
}*/
void tmc2209_readWriteArray(uint8_t channel, uint8_t *data, size_t writeLength, size_t readLength)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b084      	sub	sp, #16
 8000274:	af00      	add	r7, sp, #0
 8000276:	60b9      	str	r1, [r7, #8]
 8000278:	607a      	str	r2, [r7, #4]
 800027a:	603b      	str	r3, [r7, #0]
 800027c:	4603      	mov	r3, r0
 800027e:	73fb      	strb	r3, [r7, #15]
	//set your uart read write
	//UART_readWrite(channelToUART(channel), data, writeLength, readLength);
	HAL_HalfDuplex_EnableTransmitter(&huart1);
 8000280:	480e      	ldr	r0, [pc, #56]	; (80002bc <tmc2209_readWriteArray+0x4c>)
 8000282:	f004 fa13 	bl	80046ac <HAL_HalfDuplex_EnableTransmitter>
	HAL_UART_Transmit(&huart1, data, writeLength,3000);
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	b29a      	uxth	r2, r3
 800028a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800028e:	68b9      	ldr	r1, [r7, #8]
 8000290:	480a      	ldr	r0, [pc, #40]	; (80002bc <tmc2209_readWriteArray+0x4c>)
 8000292:	f003 fda7 	bl	8003de4 <HAL_UART_Transmit>

	if(readLength > 0){
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d00a      	beq.n	80002b2 <tmc2209_readWriteArray+0x42>
		HAL_HalfDuplex_EnableReceiver(&huart1);
 800029c:	4807      	ldr	r0, [pc, #28]	; (80002bc <tmc2209_readWriteArray+0x4c>)
 800029e:	f004 fa57 	bl	8004750 <HAL_HalfDuplex_EnableReceiver>
		HAL_UART_Receive(&huart1, data, readLength, 3000);
 80002a2:	683b      	ldr	r3, [r7, #0]
 80002a4:	b29a      	uxth	r2, r3
 80002a6:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80002aa:	68b9      	ldr	r1, [r7, #8]
 80002ac:	4803      	ldr	r0, [pc, #12]	; (80002bc <tmc2209_readWriteArray+0x4c>)
 80002ae:	f003 fe2d 	bl	8003f0c <HAL_UART_Receive>
	}
}
 80002b2:	bf00      	nop
 80002b4:	3710      	adds	r7, #16
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	bf00      	nop
 80002bc:	200000d8 	.word	0x200000d8

080002c0 <tmc2209_CRC8>:

uint8_t tmc2209_CRC8(uint8_t *data, size_t length)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b082      	sub	sp, #8
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
 80002c8:	6039      	str	r1, [r7, #0]
	return TMC2209_CRC(data, length);
 80002ca:	2201      	movs	r2, #1
 80002cc:	6839      	ldr	r1, [r7, #0]
 80002ce:	6878      	ldr	r0, [r7, #4]
 80002d0:	f004 feda 	bl	8005088 <tmc_CRC8>
 80002d4:	4603      	mov	r3, r0
}
 80002d6:	4618      	mov	r0, r3
 80002d8:	3708      	adds	r7, #8
 80002da:	46bd      	mov	sp, r7
 80002dc:	bd80      	pop	{r7, pc}
	...

080002e0 <reset>:

	//StepDir_periodicJob(0);
}

static uint8_t reset()
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	af00      	add	r7, sp, #0
	//StepDir_init(STEPDIR_PRECISION);
	//StepDir_setPins(0, Pins.STEP, Pins.DIR, Pins.DIAG);

	return tmc2209_reset(&TMC2209);
 80002e4:	4802      	ldr	r0, [pc, #8]	; (80002f0 <reset+0x10>)
 80002e6:	f005 f907 	bl	80054f8 <tmc2209_reset>
 80002ea:	4603      	mov	r3, r0
}
 80002ec:	4618      	mov	r0, r3
 80002ee:	bd80      	pop	{r7, pc}
 80002f0:	200001e0 	.word	0x200001e0

080002f4 <restore>:

static uint8_t restore()
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
	return tmc2209_restore(&TMC2209);
 80002f8:	4802      	ldr	r0, [pc, #8]	; (8000304 <restore+0x10>)
 80002fa:	f005 f937 	bl	800556c <tmc2209_restore>
 80002fe:	4603      	mov	r3, r0
}
 8000300:	4618      	mov	r0, r3
 8000302:	bd80      	pop	{r7, pc}
 8000304:	200001e0 	.word	0x200001e0

08000308 <TMC2209_INIT>:


void TMC2209_INIT()
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b082      	sub	sp, #8
 800030c:	af02      	add	r7, sp, #8
	tmc_fillCRC8Table(0x07, true, 1);
 800030e:	2201      	movs	r2, #1
 8000310:	2101      	movs	r1, #1
 8000312:	2007      	movs	r0, #7
 8000314:	f004 fe00 	bl	8004f18 <tmc_fillCRC8Table>

	TMC2209_config.reset = reset;
 8000318:	4b09      	ldr	r3, [pc, #36]	; (8000340 <TMC2209_INIT+0x38>)
 800031a:	4a0a      	ldr	r2, [pc, #40]	; (8000344 <TMC2209_INIT+0x3c>)
 800031c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
	TMC2209_config.restore = restore;
 8000320:	4b07      	ldr	r3, [pc, #28]	; (8000340 <TMC2209_INIT+0x38>)
 8000322:	4a09      	ldr	r2, [pc, #36]	; (8000348 <TMC2209_INIT+0x40>)
 8000324:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
	tmc2209_init(&TMC2209, 0, 0, &TMC2209_config, &tmc2209_defaultRegisterResetState[0]);
 8000328:	4b08      	ldr	r3, [pc, #32]	; (800034c <TMC2209_INIT+0x44>)
 800032a:	9300      	str	r3, [sp, #0]
 800032c:	4b04      	ldr	r3, [pc, #16]	; (8000340 <TMC2209_INIT+0x38>)
 800032e:	2200      	movs	r2, #0
 8000330:	2100      	movs	r1, #0
 8000332:	4807      	ldr	r0, [pc, #28]	; (8000350 <TMC2209_INIT+0x48>)
 8000334:	f004 fffc 	bl	8005330 <tmc2209_init>


	//restore();
}
 8000338:	bf00      	nop
 800033a:	46bd      	mov	sp, r7
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	20000468 	.word	0x20000468
 8000344:	080002e1 	.word	0x080002e1
 8000348:	080002f5 	.word	0x080002f5
 800034c:	0800690c 	.word	0x0800690c
 8000350:	200001e0 	.word	0x200001e0

08000354 <HAL_GPIO_EXTI_Callback>:

	return &TMC2209;
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b082      	sub	sp, #8
 8000358:	af00      	add	r7, sp, #0
 800035a:	4603      	mov	r3, r0
 800035c:	80fb      	strh	r3, [r7, #6]

	//stepper 0 end stop senssor
	if(GPIO_Pin == GPIO_PIN_6 ){
 800035e:	88fb      	ldrh	r3, [r7, #6]
 8000360:	2b40      	cmp	r3, #64	; 0x40
 8000362:	d11b      	bne.n	800039c <HAL_GPIO_EXTI_Callback+0x48>
		if(!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6)){
 8000364:	2140      	movs	r1, #64	; 0x40
 8000366:	480f      	ldr	r0, [pc, #60]	; (80003a4 <HAL_GPIO_EXTI_Callback+0x50>)
 8000368:	f001 f924 	bl	80015b4 <HAL_GPIO_ReadPin>
 800036c:	4603      	mov	r3, r0
 800036e:	2b00      	cmp	r3, #0
 8000370:	d106      	bne.n	8000380 <HAL_GPIO_EXTI_Callback+0x2c>
			end_stop_state |= 1;
 8000372:	4b0d      	ldr	r3, [pc, #52]	; (80003a8 <HAL_GPIO_EXTI_Callback+0x54>)
 8000374:	781b      	ldrb	r3, [r3, #0]
 8000376:	f043 0301 	orr.w	r3, r3, #1
 800037a:	b2da      	uxtb	r2, r3
 800037c:	4b0a      	ldr	r3, [pc, #40]	; (80003a8 <HAL_GPIO_EXTI_Callback+0x54>)
 800037e:	701a      	strb	r2, [r3, #0]
		}
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6)){
 8000380:	2140      	movs	r1, #64	; 0x40
 8000382:	4808      	ldr	r0, [pc, #32]	; (80003a4 <HAL_GPIO_EXTI_Callback+0x50>)
 8000384:	f001 f916 	bl	80015b4 <HAL_GPIO_ReadPin>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	d006      	beq.n	800039c <HAL_GPIO_EXTI_Callback+0x48>
			end_stop_state &= ~1;
 800038e:	4b06      	ldr	r3, [pc, #24]	; (80003a8 <HAL_GPIO_EXTI_Callback+0x54>)
 8000390:	781b      	ldrb	r3, [r3, #0]
 8000392:	f023 0301 	bic.w	r3, r3, #1
 8000396:	b2da      	uxtb	r2, r3
 8000398:	4b03      	ldr	r3, [pc, #12]	; (80003a8 <HAL_GPIO_EXTI_Callback+0x54>)
 800039a:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800039c:	bf00      	nop
 800039e:	3708      	adds	r7, #8
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bd80      	pop	{r7, pc}
 80003a4:	48000400 	.word	0x48000400
 80003a8:	2000067c 	.word	0x2000067c

080003ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003ac:	b5b0      	push	{r4, r5, r7, lr}
 80003ae:	b098      	sub	sp, #96	; 0x60
 80003b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	setbuf(stdout, NULL);
 80003b2:	4bbd      	ldr	r3, [pc, #756]	; (80006a8 <main+0x2fc>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	689b      	ldr	r3, [r3, #8]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4618      	mov	r0, r3
 80003bc:	f005 f9b0 	bl	8005720 <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003c0:	f000 fd74 	bl	8000eac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003c4:	f000 f9e8 	bl	8000798 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003c8:	f000 fb12 	bl	80009f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80003cc:	f000 fae0 	bl	8000990 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80003d0:	f000 faae 	bl	8000930 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80003d4:	f000 fa38 	bl	8000848 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  //int getserial=0;
  TMC2209_INIT();
 80003d8:	f7ff ff96 	bl	8000308 <TMC2209_INIT>
  printf("Hello\r\n");
 80003dc:	48b3      	ldr	r0, [pc, #716]	; (80006ac <main+0x300>)
 80003de:	f005 f997 	bl	8005710 <puts>

  int i;
   char rxbuf[1];
   char start[] ="1:front,2:back\r\n";
 80003e2:	4bb3      	ldr	r3, [pc, #716]	; (80006b0 <main+0x304>)
 80003e4:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80003e8:	461d      	mov	r5, r3
 80003ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80003ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003ee:	682b      	ldr	r3, [r5, #0]
 80003f0:	7023      	strb	r3, [r4, #0]
   char front[] ="front turn\r\n";
 80003f2:	4bb0      	ldr	r3, [pc, #704]	; (80006b4 <main+0x308>)
 80003f4:	f107 0420 	add.w	r4, r7, #32
 80003f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80003fa:	c407      	stmia	r4!, {r0, r1, r2}
 80003fc:	7023      	strb	r3, [r4, #0]
   char back[] ="back turn\r\n";
 80003fe:	4aae      	ldr	r2, [pc, #696]	; (80006b8 <main+0x30c>)
 8000400:	f107 0314 	add.w	r3, r7, #20
 8000404:	ca07      	ldmia	r2, {r0, r1, r2}
 8000406:	e883 0007 	stmia.w	r3, {r0, r1, r2}
   char nonans[] ="Not Understand \r\n";
 800040a:	4bac      	ldr	r3, [pc, #688]	; (80006bc <main+0x310>)
 800040c:	463c      	mov	r4, r7
 800040e:	461d      	mov	r5, r3
 8000410:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000412:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000414:	682b      	ldr	r3, [r5, #0]
 8000416:	8023      	strh	r3, [r4, #0]
   int32_t mstep_value = 0;
 8000418:	2300      	movs	r3, #0
 800041a:	65bb      	str	r3, [r7, #88]	; 0x58
   int32_t toff_value = 0;
 800041c:	2300      	movs	r3, #0
 800041e:	657b      	str	r3, [r7, #84]	; 0x54
   int32_t microstep_value = 0;
 8000420:	2300      	movs	r3, #0
 8000422:	653b      	str	r3, [r7, #80]	; 0x50
   int32_t stanby_value = 0;
 8000424:	2300      	movs	r3, #0
 8000426:	64fb      	str	r3, [r7, #76]	; 0x4c
   int32_t max_value = 0;
 8000428:	2300      	movs	r3, #0
 800042a:	64bb      	str	r3, [r7, #72]	; 0x48

   HAL_UART_Transmit(&huart2,(uint8_t *)start,sizeof(start),3000);
 800042c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000430:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8000434:	2211      	movs	r2, #17
 8000436:	48a2      	ldr	r0, [pc, #648]	; (80006c0 <main+0x314>)
 8000438:	f003 fcd4 	bl	8003de4 <HAL_UART_Transmit>

   mstep_value = TMC2209_FIELD_READ(&TMC2209, TMC2209_GCONF, TMC2209_MSTEP_REG_SELECT_MASK,TMC2209_MSTEP_REG_SELECT_SHIFT);	//uartでのmicrostepの有効化
 800043c:	2100      	movs	r1, #0
 800043e:	48a1      	ldr	r0, [pc, #644]	; (80006c4 <main+0x318>)
 8000440:	f004 ff13 	bl	800526a <tmc2209_readInt>
 8000444:	4603      	mov	r3, r0
 8000446:	11db      	asrs	r3, r3, #7
 8000448:	f003 0301 	and.w	r3, r3, #1
 800044c:	65bb      	str	r3, [r7, #88]	; 0x58
   printf("mstep_before : %ld\r\n", mstep_value);
 800044e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8000450:	489d      	ldr	r0, [pc, #628]	; (80006c8 <main+0x31c>)
 8000452:	f005 f8d7 	bl	8005604 <iprintf>
   mstep_value = 1;
 8000456:	2301      	movs	r3, #1
 8000458:	65bb      	str	r3, [r7, #88]	; 0x58
   TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_GCONF, TMC2209_MSTEP_REG_SELECT_MASK, TMC2209_MSTEP_REG_SELECT_SHIFT,mstep_value);
 800045a:	2100      	movs	r1, #0
 800045c:	4899      	ldr	r0, [pc, #612]	; (80006c4 <main+0x318>)
 800045e:	f004 ff04 	bl	800526a <tmc2209_readInt>
 8000462:	4603      	mov	r3, r0
 8000464:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000468:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800046a:	01db      	lsls	r3, r3, #7
 800046c:	b2db      	uxtb	r3, r3
 800046e:	4313      	orrs	r3, r2
 8000470:	461a      	mov	r2, r3
 8000472:	2100      	movs	r1, #0
 8000474:	4893      	ldr	r0, [pc, #588]	; (80006c4 <main+0x318>)
 8000476:	f004 fea8 	bl	80051ca <tmc2209_writeInt>
   tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 800047a:	f000 fd71 	bl	8000f60 <HAL_GetTick>
 800047e:	4603      	mov	r3, r0
 8000480:	4619      	mov	r1, r3
 8000482:	4890      	ldr	r0, [pc, #576]	; (80006c4 <main+0x318>)
 8000484:	f005 f827 	bl	80054d6 <tmc2209_periodicJob>
   mstep_value=TMC2209_FIELD_READ(&TMC2209, TMC2209_GCONF, TMC2209_MSTEP_REG_SELECT_MASK, TMC2209_MSTEP_REG_SELECT_SHIFT);
 8000488:	2100      	movs	r1, #0
 800048a:	488e      	ldr	r0, [pc, #568]	; (80006c4 <main+0x318>)
 800048c:	f004 feed 	bl	800526a <tmc2209_readInt>
 8000490:	4603      	mov	r3, r0
 8000492:	11db      	asrs	r3, r3, #7
 8000494:	f003 0301 	and.w	r3, r3, #1
 8000498:	65bb      	str	r3, [r7, #88]	; 0x58
   printf("mstep_after : %ld\r\n", mstep_value);
 800049a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800049c:	488b      	ldr	r0, [pc, #556]	; (80006cc <main+0x320>)
 800049e:	f005 f8b1 	bl	8005604 <iprintf>


   toff_value=TMC2209_FIELD_READ(&TMC2209, TMC2209_CHOPCONF, TMC2209_TOFF_MASK, TMC2209_TOFF_SHIFT);	//保持トルクの設定
 80004a2:	216c      	movs	r1, #108	; 0x6c
 80004a4:	4887      	ldr	r0, [pc, #540]	; (80006c4 <main+0x318>)
 80004a6:	f004 fee0 	bl	800526a <tmc2209_readInt>
 80004aa:	4603      	mov	r3, r0
 80004ac:	f003 030f 	and.w	r3, r3, #15
 80004b0:	657b      	str	r3, [r7, #84]	; 0x54
   printf("toff_before : %ld\r\n", toff_value);
 80004b2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80004b4:	4886      	ldr	r0, [pc, #536]	; (80006d0 <main+0x324>)
 80004b6:	f005 f8a5 	bl	8005604 <iprintf>
   toff_value = 3;
 80004ba:	2303      	movs	r3, #3
 80004bc:	657b      	str	r3, [r7, #84]	; 0x54
   TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_CHOPCONF, TMC2209_TOFF_MASK, TMC2209_TOFF_SHIFT,toff_value);
 80004be:	216c      	movs	r1, #108	; 0x6c
 80004c0:	4880      	ldr	r0, [pc, #512]	; (80006c4 <main+0x318>)
 80004c2:	f004 fed2 	bl	800526a <tmc2209_readInt>
 80004c6:	4603      	mov	r3, r0
 80004c8:	f023 020f 	bic.w	r2, r3, #15
 80004cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80004ce:	f003 030f 	and.w	r3, r3, #15
 80004d2:	4313      	orrs	r3, r2
 80004d4:	461a      	mov	r2, r3
 80004d6:	216c      	movs	r1, #108	; 0x6c
 80004d8:	487a      	ldr	r0, [pc, #488]	; (80006c4 <main+0x318>)
 80004da:	f004 fe76 	bl	80051ca <tmc2209_writeInt>
   tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 80004de:	f000 fd3f 	bl	8000f60 <HAL_GetTick>
 80004e2:	4603      	mov	r3, r0
 80004e4:	4619      	mov	r1, r3
 80004e6:	4877      	ldr	r0, [pc, #476]	; (80006c4 <main+0x318>)
 80004e8:	f004 fff5 	bl	80054d6 <tmc2209_periodicJob>
   toff_value=TMC2209_FIELD_READ(&TMC2209, TMC2209_CHOPCONF, TMC2209_TOFF_MASK, TMC2209_TOFF_SHIFT);
 80004ec:	216c      	movs	r1, #108	; 0x6c
 80004ee:	4875      	ldr	r0, [pc, #468]	; (80006c4 <main+0x318>)
 80004f0:	f004 febb 	bl	800526a <tmc2209_readInt>
 80004f4:	4603      	mov	r3, r0
 80004f6:	f003 030f 	and.w	r3, r3, #15
 80004fa:	657b      	str	r3, [r7, #84]	; 0x54
   printf("toff_after : %ld\r\n", toff_value);
 80004fc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80004fe:	4875      	ldr	r0, [pc, #468]	; (80006d4 <main+0x328>)
 8000500:	f005 f880 	bl	8005604 <iprintf>

   microstep_value = 256 >> TMC2209_FIELD_READ(&TMC2209, TMC2209_CHOPCONF, TMC2209_MRES_MASK, TMC2209_MRES_SHIFT);	//microstepの設定
 8000504:	216c      	movs	r1, #108	; 0x6c
 8000506:	486f      	ldr	r0, [pc, #444]	; (80006c4 <main+0x318>)
 8000508:	f004 feaf 	bl	800526a <tmc2209_readInt>
 800050c:	4603      	mov	r3, r0
 800050e:	161b      	asrs	r3, r3, #24
 8000510:	f003 030f 	and.w	r3, r3, #15
 8000514:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000518:	fa42 f303 	asr.w	r3, r2, r3
 800051c:	653b      	str	r3, [r7, #80]	; 0x50
   printf("microstep_before : %ld\r\n", microstep_value);
 800051e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8000520:	486d      	ldr	r0, [pc, #436]	; (80006d8 <main+0x32c>)
 8000522:	f005 f86f 	bl	8005604 <iprintf>
   microstep_value = 4;
 8000526:	2304      	movs	r3, #4
 8000528:	653b      	str	r3, [r7, #80]	; 0x50
   TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_CHOPCONF, TMC2209_MRES_MASK, TMC2209_MRES_SHIFT,microstep_value);
 800052a:	216c      	movs	r1, #108	; 0x6c
 800052c:	4865      	ldr	r0, [pc, #404]	; (80006c4 <main+0x318>)
 800052e:	f004 fe9c 	bl	800526a <tmc2209_readInt>
 8000532:	4603      	mov	r3, r0
 8000534:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 8000538:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800053a:	061b      	lsls	r3, r3, #24
 800053c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000540:	4313      	orrs	r3, r2
 8000542:	461a      	mov	r2, r3
 8000544:	216c      	movs	r1, #108	; 0x6c
 8000546:	485f      	ldr	r0, [pc, #380]	; (80006c4 <main+0x318>)
 8000548:	f004 fe3f 	bl	80051ca <tmc2209_writeInt>
   tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 800054c:	f000 fd08 	bl	8000f60 <HAL_GetTick>
 8000550:	4603      	mov	r3, r0
 8000552:	4619      	mov	r1, r3
 8000554:	485b      	ldr	r0, [pc, #364]	; (80006c4 <main+0x318>)
 8000556:	f004 ffbe 	bl	80054d6 <tmc2209_periodicJob>
   microstep_value = 256 >> TMC2209_FIELD_READ(&TMC2209, TMC2209_CHOPCONF, TMC2209_MRES_MASK, TMC2209_MRES_SHIFT);
 800055a:	216c      	movs	r1, #108	; 0x6c
 800055c:	4859      	ldr	r0, [pc, #356]	; (80006c4 <main+0x318>)
 800055e:	f004 fe84 	bl	800526a <tmc2209_readInt>
 8000562:	4603      	mov	r3, r0
 8000564:	161b      	asrs	r3, r3, #24
 8000566:	f003 030f 	and.w	r3, r3, #15
 800056a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800056e:	fa42 f303 	asr.w	r3, r2, r3
 8000572:	653b      	str	r3, [r7, #80]	; 0x50
   printf("microstep_after : %ld\r\n", microstep_value);
 8000574:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8000576:	4859      	ldr	r0, [pc, #356]	; (80006dc <main+0x330>)
 8000578:	f005 f844 	bl	8005604 <iprintf>

   stanby_value=TMC2209_FIELD_READ(&TMC2209,TMC2209_IHOLD_IRUN, TMC2209_IHOLD_MASK, TMC2209_IHOLD_SHIFT);	//待機電流の設定
 800057c:	2110      	movs	r1, #16
 800057e:	4851      	ldr	r0, [pc, #324]	; (80006c4 <main+0x318>)
 8000580:	f004 fe73 	bl	800526a <tmc2209_readInt>
 8000584:	4603      	mov	r3, r0
 8000586:	f003 031f 	and.w	r3, r3, #31
 800058a:	64fb      	str	r3, [r7, #76]	; 0x4c
   printf("stanbycurrent_before: %ld\r\n", stanby_value);
 800058c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800058e:	4854      	ldr	r0, [pc, #336]	; (80006e0 <main+0x334>)
 8000590:	f005 f838 	bl	8005604 <iprintf>
   stanby_value = 10;
 8000594:	230a      	movs	r3, #10
 8000596:	64fb      	str	r3, [r7, #76]	; 0x4c
   TMC2209_FIELD_UPDATE(&TMC2209,TMC2209_IHOLD_IRUN, TMC2209_IHOLD_MASK, TMC2209_IHOLD_SHIFT, stanby_value);
 8000598:	2110      	movs	r1, #16
 800059a:	484a      	ldr	r0, [pc, #296]	; (80006c4 <main+0x318>)
 800059c:	f004 fe65 	bl	800526a <tmc2209_readInt>
 80005a0:	4603      	mov	r3, r0
 80005a2:	f023 021f 	bic.w	r2, r3, #31
 80005a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80005a8:	f003 031f 	and.w	r3, r3, #31
 80005ac:	4313      	orrs	r3, r2
 80005ae:	461a      	mov	r2, r3
 80005b0:	2110      	movs	r1, #16
 80005b2:	4844      	ldr	r0, [pc, #272]	; (80006c4 <main+0x318>)
 80005b4:	f004 fe09 	bl	80051ca <tmc2209_writeInt>
   tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 80005b8:	f000 fcd2 	bl	8000f60 <HAL_GetTick>
 80005bc:	4603      	mov	r3, r0
 80005be:	4619      	mov	r1, r3
 80005c0:	4840      	ldr	r0, [pc, #256]	; (80006c4 <main+0x318>)
 80005c2:	f004 ff88 	bl	80054d6 <tmc2209_periodicJob>
   HAL_Delay(200);
 80005c6:	20c8      	movs	r0, #200	; 0xc8
 80005c8:	f000 fcd6 	bl	8000f78 <HAL_Delay>
   stanby_value=TMC2209_FIELD_READ(&TMC2209,TMC2209_IHOLD_IRUN, TMC2209_IHOLD_MASK, TMC2209_IHOLD_SHIFT);
 80005cc:	2110      	movs	r1, #16
 80005ce:	483d      	ldr	r0, [pc, #244]	; (80006c4 <main+0x318>)
 80005d0:	f004 fe4b 	bl	800526a <tmc2209_readInt>
 80005d4:	4603      	mov	r3, r0
 80005d6:	f003 031f 	and.w	r3, r3, #31
 80005da:	64fb      	str	r3, [r7, #76]	; 0x4c
   printf("stanbycurrent_after: %ld\r\n", stanby_value);
 80005dc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80005de:	4841      	ldr	r0, [pc, #260]	; (80006e4 <main+0x338>)
 80005e0:	f005 f810 	bl	8005604 <iprintf>

   max_value=TMC2209_FIELD_READ(&TMC2209, TMC2209_IHOLD_IRUN, TMC2209_IRUN_MASK, TMC2209_IRUN_SHIFT);	//最大電流の設定
 80005e4:	2110      	movs	r1, #16
 80005e6:	4837      	ldr	r0, [pc, #220]	; (80006c4 <main+0x318>)
 80005e8:	f004 fe3f 	bl	800526a <tmc2209_readInt>
 80005ec:	4603      	mov	r3, r0
 80005ee:	121b      	asrs	r3, r3, #8
 80005f0:	f003 031f 	and.w	r3, r3, #31
 80005f4:	64bb      	str	r3, [r7, #72]	; 0x48
   printf("maxumum_before: %ld\r\n", max_value);
 80005f6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80005f8:	483b      	ldr	r0, [pc, #236]	; (80006e8 <main+0x33c>)
 80005fa:	f005 f803 	bl	8005604 <iprintf>
   max_value = 10;
 80005fe:	230a      	movs	r3, #10
 8000600:	64bb      	str	r3, [r7, #72]	; 0x48
   TMC2209_FIELD_UPDATE(&TMC2209, TMC2209_IHOLD_IRUN, TMC2209_IRUN_MASK, TMC2209_IRUN_SHIFT, max_value);
 8000602:	2110      	movs	r1, #16
 8000604:	482f      	ldr	r0, [pc, #188]	; (80006c4 <main+0x318>)
 8000606:	f004 fe30 	bl	800526a <tmc2209_readInt>
 800060a:	4603      	mov	r3, r0
 800060c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8000610:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000612:	021b      	lsls	r3, r3, #8
 8000614:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 8000618:	4313      	orrs	r3, r2
 800061a:	461a      	mov	r2, r3
 800061c:	2110      	movs	r1, #16
 800061e:	4829      	ldr	r0, [pc, #164]	; (80006c4 <main+0x318>)
 8000620:	f004 fdd3 	bl	80051ca <tmc2209_writeInt>
   tmc2209_periodicJob(&TMC2209, HAL_GetTick());
 8000624:	f000 fc9c 	bl	8000f60 <HAL_GetTick>
 8000628:	4603      	mov	r3, r0
 800062a:	4619      	mov	r1, r3
 800062c:	4825      	ldr	r0, [pc, #148]	; (80006c4 <main+0x318>)
 800062e:	f004 ff52 	bl	80054d6 <tmc2209_periodicJob>
   HAL_Delay(200);
 8000632:	20c8      	movs	r0, #200	; 0xc8
 8000634:	f000 fca0 	bl	8000f78 <HAL_Delay>
   max_value=TMC2209_FIELD_READ(&TMC2209, TMC2209_IHOLD_IRUN, TMC2209_IRUN_MASK, TMC2209_IRUN_SHIFT);
 8000638:	2110      	movs	r1, #16
 800063a:	4822      	ldr	r0, [pc, #136]	; (80006c4 <main+0x318>)
 800063c:	f004 fe15 	bl	800526a <tmc2209_readInt>
 8000640:	4603      	mov	r3, r0
 8000642:	121b      	asrs	r3, r3, #8
 8000644:	f003 031f 	and.w	r3, r3, #31
 8000648:	64bb      	str	r3, [r7, #72]	; 0x48
   printf("maxumum_after: %ld\r\n", max_value);
 800064a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800064c:	4827      	ldr	r0, [pc, #156]	; (80006ec <main+0x340>)
 800064e:	f004 ffd9 	bl	8005604 <iprintf>

   HAL_UART_Transmit(&huart2,(uint8_t *)start,sizeof(start),3000);
 8000652:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000656:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800065a:	2211      	movs	r2, #17
 800065c:	4818      	ldr	r0, [pc, #96]	; (80006c0 <main+0x314>)
 800065e:	f003 fbc1 	bl	8003de4 <HAL_UART_Transmit>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //example read register value
	  //int32_t value = 0;
	  HAL_UART_Receive(&huart2,(uint8_t *)rxbuf, sizeof(rxbuf), 100);
 8000662:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8000666:	2364      	movs	r3, #100	; 0x64
 8000668:	2201      	movs	r2, #1
 800066a:	4815      	ldr	r0, [pc, #84]	; (80006c0 <main+0x314>)
 800066c:	f003 fc4e 	bl	8003f0c <HAL_UART_Receive>


	  	  //tmc2209_writeInt(&TMC2209, TMC2209_ENN_MASK, 0);


	  	  if (rxbuf[0] != 0)
 8000670:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8000674:	2b00      	cmp	r3, #0
 8000676:	f000 8088 	beq.w	800078a <main+0x3de>
	  	  {
	  		  switch(rxbuf[0])
 800067a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800067e:	2b01      	cmp	r3, #1
 8000680:	d002      	beq.n	8000688 <main+0x2dc>
 8000682:	2b02      	cmp	r3, #2
 8000684:	d04e      	beq.n	8000724 <main+0x378>
 8000686:	e075      	b.n	8000774 <main+0x3c8>
	  		  {
	  		  	  case 1:
	  		  		  HAL_UART_Transmit(&huart2,(uint8_t *)back, sizeof(back),3000);
 8000688:	f107 0114 	add.w	r1, r7, #20
 800068c:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8000690:	220c      	movs	r2, #12
 8000692:	480b      	ldr	r0, [pc, #44]	; (80006c0 <main+0x314>)
 8000694:	f003 fba6 	bl	8003de4 <HAL_UART_Transmit>
	  		  		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,SET);
 8000698:	2201      	movs	r2, #1
 800069a:	2110      	movs	r1, #16
 800069c:	4814      	ldr	r0, [pc, #80]	; (80006f0 <main+0x344>)
 800069e:	f000 ffa1 	bl	80015e4 <HAL_GPIO_WritePin>
	  		  		  	  for(i=0;i<=1600;i++){
 80006a2:	2300      	movs	r3, #0
 80006a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80006a6:	e035      	b.n	8000714 <main+0x368>
 80006a8:	2000000c 	.word	0x2000000c
 80006ac:	080067d0 	.word	0x080067d0
 80006b0:	080068c8 	.word	0x080068c8
 80006b4:	080068dc 	.word	0x080068dc
 80006b8:	080068ec 	.word	0x080068ec
 80006bc:	080068f8 	.word	0x080068f8
 80006c0:	2000015c 	.word	0x2000015c
 80006c4:	200001e0 	.word	0x200001e0
 80006c8:	080067d8 	.word	0x080067d8
 80006cc:	080067f0 	.word	0x080067f0
 80006d0:	08006804 	.word	0x08006804
 80006d4:	08006818 	.word	0x08006818
 80006d8:	0800682c 	.word	0x0800682c
 80006dc:	08006848 	.word	0x08006848
 80006e0:	08006860 	.word	0x08006860
 80006e4:	0800687c 	.word	0x0800687c
 80006e8:	08006898 	.word	0x08006898
 80006ec:	080068b0 	.word	0x080068b0
 80006f0:	48000400 	.word	0x48000400
	  		  		  		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,SET);
 80006f4:	2201      	movs	r2, #1
 80006f6:	2120      	movs	r1, #32
 80006f8:	4825      	ldr	r0, [pc, #148]	; (8000790 <main+0x3e4>)
 80006fa:	f000 ff73 	bl	80015e4 <HAL_GPIO_WritePin>
	  		  		  		  HAL_Delay(1);
 80006fe:	2001      	movs	r0, #1
 8000700:	f000 fc3a 	bl	8000f78 <HAL_Delay>
	  		  		  		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,RESET);
 8000704:	2200      	movs	r2, #0
 8000706:	2120      	movs	r1, #32
 8000708:	4821      	ldr	r0, [pc, #132]	; (8000790 <main+0x3e4>)
 800070a:	f000 ff6b 	bl	80015e4 <HAL_GPIO_WritePin>
	  		  		  	  for(i=0;i<=1600;i++){
 800070e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000710:	3301      	adds	r3, #1
 8000712:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000714:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000716:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800071a:	ddeb      	ble.n	80006f4 <main+0x348>
	  		  		  	  	  }
	  		  		  	  rxbuf[0]=0;
 800071c:	2300      	movs	r3, #0
 800071e:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
	  		  		  	  break;
 8000722:	e033      	b.n	800078c <main+0x3e0>

	  		  	  case 2:
	  		  		  HAL_UART_Transmit(&huart2,(uint8_t *)back, sizeof(back),3000);
 8000724:	f107 0114 	add.w	r1, r7, #20
 8000728:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800072c:	220c      	movs	r2, #12
 800072e:	4819      	ldr	r0, [pc, #100]	; (8000794 <main+0x3e8>)
 8000730:	f003 fb58 	bl	8003de4 <HAL_UART_Transmit>
	  		  		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,RESET);
 8000734:	2200      	movs	r2, #0
 8000736:	2110      	movs	r1, #16
 8000738:	4815      	ldr	r0, [pc, #84]	; (8000790 <main+0x3e4>)
 800073a:	f000 ff53 	bl	80015e4 <HAL_GPIO_WritePin>
	  		  		  	  for(i=0;i<=1600;i++){
 800073e:	2300      	movs	r3, #0
 8000740:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000742:	e00f      	b.n	8000764 <main+0x3b8>
	  		  		  		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,SET);
 8000744:	2201      	movs	r2, #1
 8000746:	2120      	movs	r1, #32
 8000748:	4811      	ldr	r0, [pc, #68]	; (8000790 <main+0x3e4>)
 800074a:	f000 ff4b 	bl	80015e4 <HAL_GPIO_WritePin>
	  		  		  		  HAL_Delay(1);
 800074e:	2001      	movs	r0, #1
 8000750:	f000 fc12 	bl	8000f78 <HAL_Delay>
	  		  		  		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,RESET);
 8000754:	2200      	movs	r2, #0
 8000756:	2120      	movs	r1, #32
 8000758:	480d      	ldr	r0, [pc, #52]	; (8000790 <main+0x3e4>)
 800075a:	f000 ff43 	bl	80015e4 <HAL_GPIO_WritePin>
	  		  		  	  for(i=0;i<=1600;i++){
 800075e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000760:	3301      	adds	r3, #1
 8000762:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000764:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000766:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800076a:	ddeb      	ble.n	8000744 <main+0x398>
	  		  		  	  	  }
	  			//HAL_Delay(100);
	  		  		  	  rxbuf[0]=0;
 800076c:	2300      	movs	r3, #0
 800076e:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
	  		  		  	  break;
 8000772:	e00b      	b.n	800078c <main+0x3e0>

	  		  	  default:
	  		  		  HAL_UART_Transmit(&huart2,(uint8_t *)nonans, sizeof(nonans),3000);
 8000774:	4639      	mov	r1, r7
 8000776:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800077a:	2212      	movs	r2, #18
 800077c:	4805      	ldr	r0, [pc, #20]	; (8000794 <main+0x3e8>)
 800077e:	f003 fb31 	bl	8003de4 <HAL_UART_Transmit>
	  		  		  rxbuf[0]=0;
 8000782:	2300      	movs	r3, #0
 8000784:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 8000788:	e76b      	b.n	8000662 <main+0x2b6>

	  		  }
	  	  }
 800078a:	bf00      	nop
	  HAL_UART_Receive(&huart2,(uint8_t *)rxbuf, sizeof(rxbuf), 100);
 800078c:	e769      	b.n	8000662 <main+0x2b6>
 800078e:	bf00      	nop
 8000790:	48000400 	.word	0x48000400
 8000794:	2000015c 	.word	0x2000015c

08000798 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b096      	sub	sp, #88	; 0x58
 800079c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007a2:	2228      	movs	r2, #40	; 0x28
 80007a4:	2100      	movs	r1, #0
 80007a6:	4618      	mov	r0, r3
 80007a8:	f004 ff24 	bl	80055f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007ac:	f107 031c 	add.w	r3, r7, #28
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
 80007b4:	605a      	str	r2, [r3, #4]
 80007b6:	609a      	str	r2, [r3, #8]
 80007b8:	60da      	str	r2, [r3, #12]
 80007ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007bc:	1d3b      	adds	r3, r7, #4
 80007be:	2200      	movs	r2, #0
 80007c0:	601a      	str	r2, [r3, #0]
 80007c2:	605a      	str	r2, [r3, #4]
 80007c4:	609a      	str	r2, [r3, #8]
 80007c6:	60da      	str	r2, [r3, #12]
 80007c8:	611a      	str	r2, [r3, #16]
 80007ca:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007cc:	2302      	movs	r3, #2
 80007ce:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007d0:	2301      	movs	r3, #1
 80007d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007d4:	2310      	movs	r3, #16
 80007d6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007d8:	2302      	movs	r3, #2
 80007da:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007dc:	2300      	movs	r3, #0
 80007de:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80007e0:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80007e4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80007ea:	4618      	mov	r0, r3
 80007ec:	f000 ff2a 	bl	8001644 <HAL_RCC_OscConfig>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <SystemClock_Config+0x62>
  {
    Error_Handler();
 80007f6:	f000 f96f 	bl	8000ad8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007fa:	230f      	movs	r3, #15
 80007fc:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007fe:	2302      	movs	r3, #2
 8000800:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000802:	2300      	movs	r3, #0
 8000804:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000806:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800080a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800080c:	2300      	movs	r3, #0
 800080e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000810:	f107 031c 	add.w	r3, r7, #28
 8000814:	2102      	movs	r1, #2
 8000816:	4618      	mov	r0, r3
 8000818:	f001 ff52 	bl	80026c0 <HAL_RCC_ClockConfig>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000822:	f000 f959 	bl	8000ad8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000826:	2301      	movs	r3, #1
 8000828:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800082a:	2300      	movs	r3, #0
 800082c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	4618      	mov	r0, r3
 8000832:	f002 f97b 	bl	8002b2c <HAL_RCCEx_PeriphCLKConfig>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 800083c:	f000 f94c 	bl	8000ad8 <Error_Handler>
  }
}
 8000840:	bf00      	nop
 8000842:	3758      	adds	r7, #88	; 0x58
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b08e      	sub	sp, #56	; 0x38
 800084c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800084e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000852:	2200      	movs	r2, #0
 8000854:	601a      	str	r2, [r3, #0]
 8000856:	605a      	str	r2, [r3, #4]
 8000858:	609a      	str	r2, [r3, #8]
 800085a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800085c:	f107 031c 	add.w	r3, r7, #28
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	605a      	str	r2, [r3, #4]
 8000866:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000868:	463b      	mov	r3, r7
 800086a:	2200      	movs	r2, #0
 800086c:	601a      	str	r2, [r3, #0]
 800086e:	605a      	str	r2, [r3, #4]
 8000870:	609a      	str	r2, [r3, #8]
 8000872:	60da      	str	r2, [r3, #12]
 8000874:	611a      	str	r2, [r3, #16]
 8000876:	615a      	str	r2, [r3, #20]
 8000878:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800087a:	4b2b      	ldr	r3, [pc, #172]	; (8000928 <MX_TIM3_Init+0xe0>)
 800087c:	4a2b      	ldr	r2, [pc, #172]	; (800092c <MX_TIM3_Init+0xe4>)
 800087e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000880:	4b29      	ldr	r3, [pc, #164]	; (8000928 <MX_TIM3_Init+0xe0>)
 8000882:	2200      	movs	r2, #0
 8000884:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000886:	4b28      	ldr	r3, [pc, #160]	; (8000928 <MX_TIM3_Init+0xe0>)
 8000888:	2200      	movs	r2, #0
 800088a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800088c:	4b26      	ldr	r3, [pc, #152]	; (8000928 <MX_TIM3_Init+0xe0>)
 800088e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000892:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000894:	4b24      	ldr	r3, [pc, #144]	; (8000928 <MX_TIM3_Init+0xe0>)
 8000896:	2200      	movs	r2, #0
 8000898:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800089a:	4b23      	ldr	r3, [pc, #140]	; (8000928 <MX_TIM3_Init+0xe0>)
 800089c:	2200      	movs	r2, #0
 800089e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80008a0:	4821      	ldr	r0, [pc, #132]	; (8000928 <MX_TIM3_Init+0xe0>)
 80008a2:	f002 fa69 	bl	8002d78 <HAL_TIM_Base_Init>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80008ac:	f000 f914 	bl	8000ad8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008b4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80008b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008ba:	4619      	mov	r1, r3
 80008bc:	481a      	ldr	r0, [pc, #104]	; (8000928 <MX_TIM3_Init+0xe0>)
 80008be:	f002 fcad 	bl	800321c <HAL_TIM_ConfigClockSource>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80008c8:	f000 f906 	bl	8000ad8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80008cc:	4816      	ldr	r0, [pc, #88]	; (8000928 <MX_TIM3_Init+0xe0>)
 80008ce:	f002 faaa 	bl	8002e26 <HAL_TIM_OC_Init>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80008d8:	f000 f8fe 	bl	8000ad8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008dc:	2300      	movs	r3, #0
 80008de:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008e0:	2300      	movs	r3, #0
 80008e2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80008e4:	f107 031c 	add.w	r3, r7, #28
 80008e8:	4619      	mov	r1, r3
 80008ea:	480f      	ldr	r0, [pc, #60]	; (8000928 <MX_TIM3_Init+0xe0>)
 80008ec:	f003 f94a 	bl	8003b84 <HAL_TIMEx_MasterConfigSynchronization>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80008f6:	f000 f8ef 	bl	8000ad8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80008fa:	2300      	movs	r3, #0
 80008fc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80008fe:	2300      	movs	r3, #0
 8000900:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000902:	2300      	movs	r3, #0
 8000904:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000906:	2300      	movs	r3, #0
 8000908:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800090a:	463b      	mov	r3, r7
 800090c:	2200      	movs	r2, #0
 800090e:	4619      	mov	r1, r3
 8000910:	4805      	ldr	r0, [pc, #20]	; (8000928 <MX_TIM3_Init+0xe0>)
 8000912:	f002 fc09 	bl	8003128 <HAL_TIM_OC_ConfigChannel>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 800091c:	f000 f8dc 	bl	8000ad8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000920:	bf00      	nop
 8000922:	3738      	adds	r7, #56	; 0x38
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	2000008c 	.word	0x2000008c
 800092c:	40000400 	.word	0x40000400

08000930 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000934:	4b14      	ldr	r3, [pc, #80]	; (8000988 <MX_USART1_UART_Init+0x58>)
 8000936:	4a15      	ldr	r2, [pc, #84]	; (800098c <MX_USART1_UART_Init+0x5c>)
 8000938:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800093a:	4b13      	ldr	r3, [pc, #76]	; (8000988 <MX_USART1_UART_Init+0x58>)
 800093c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000940:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000942:	4b11      	ldr	r3, [pc, #68]	; (8000988 <MX_USART1_UART_Init+0x58>)
 8000944:	2200      	movs	r2, #0
 8000946:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000948:	4b0f      	ldr	r3, [pc, #60]	; (8000988 <MX_USART1_UART_Init+0x58>)
 800094a:	2200      	movs	r2, #0
 800094c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800094e:	4b0e      	ldr	r3, [pc, #56]	; (8000988 <MX_USART1_UART_Init+0x58>)
 8000950:	2200      	movs	r2, #0
 8000952:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000954:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <MX_USART1_UART_Init+0x58>)
 8000956:	220c      	movs	r2, #12
 8000958:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800095a:	4b0b      	ldr	r3, [pc, #44]	; (8000988 <MX_USART1_UART_Init+0x58>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000960:	4b09      	ldr	r3, [pc, #36]	; (8000988 <MX_USART1_UART_Init+0x58>)
 8000962:	2200      	movs	r2, #0
 8000964:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000966:	4b08      	ldr	r3, [pc, #32]	; (8000988 <MX_USART1_UART_Init+0x58>)
 8000968:	2200      	movs	r2, #0
 800096a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800096c:	4b06      	ldr	r3, [pc, #24]	; (8000988 <MX_USART1_UART_Init+0x58>)
 800096e:	2200      	movs	r2, #0
 8000970:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8000972:	4805      	ldr	r0, [pc, #20]	; (8000988 <MX_USART1_UART_Init+0x58>)
 8000974:	f003 f9e0 	bl	8003d38 <HAL_HalfDuplex_Init>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800097e:	f000 f8ab 	bl	8000ad8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	200000d8 	.word	0x200000d8
 800098c:	40013800 	.word	0x40013800

08000990 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000994:	4b14      	ldr	r3, [pc, #80]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 8000996:	4a15      	ldr	r2, [pc, #84]	; (80009ec <MX_USART2_UART_Init+0x5c>)
 8000998:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800099a:	4b13      	ldr	r3, [pc, #76]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 800099c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009a2:	4b11      	ldr	r3, [pc, #68]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009a8:	4b0f      	ldr	r3, [pc, #60]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009ae:	4b0e      	ldr	r3, [pc, #56]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009b4:	4b0c      	ldr	r3, [pc, #48]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009b6:	220c      	movs	r2, #12
 80009b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ba:	4b0b      	ldr	r3, [pc, #44]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009bc:	2200      	movs	r2, #0
 80009be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c0:	4b09      	ldr	r3, [pc, #36]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009c6:	4b08      	ldr	r3, [pc, #32]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009cc:	4b06      	ldr	r3, [pc, #24]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009d2:	4805      	ldr	r0, [pc, #20]	; (80009e8 <MX_USART2_UART_Init+0x58>)
 80009d4:	f003 f962 	bl	8003c9c <HAL_UART_Init>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80009de:	f000 f87b 	bl	8000ad8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009e2:	bf00      	nop
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	2000015c 	.word	0x2000015c
 80009ec:	40004400 	.word	0x40004400

080009f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b088      	sub	sp, #32
 80009f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f6:	f107 030c 	add.w	r3, r7, #12
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	605a      	str	r2, [r3, #4]
 8000a00:	609a      	str	r2, [r3, #8]
 8000a02:	60da      	str	r2, [r3, #12]
 8000a04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a06:	4b28      	ldr	r3, [pc, #160]	; (8000aa8 <MX_GPIO_Init+0xb8>)
 8000a08:	695b      	ldr	r3, [r3, #20]
 8000a0a:	4a27      	ldr	r2, [pc, #156]	; (8000aa8 <MX_GPIO_Init+0xb8>)
 8000a0c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000a10:	6153      	str	r3, [r2, #20]
 8000a12:	4b25      	ldr	r3, [pc, #148]	; (8000aa8 <MX_GPIO_Init+0xb8>)
 8000a14:	695b      	ldr	r3, [r3, #20]
 8000a16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000a1a:	60bb      	str	r3, [r7, #8]
 8000a1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a1e:	4b22      	ldr	r3, [pc, #136]	; (8000aa8 <MX_GPIO_Init+0xb8>)
 8000a20:	695b      	ldr	r3, [r3, #20]
 8000a22:	4a21      	ldr	r2, [pc, #132]	; (8000aa8 <MX_GPIO_Init+0xb8>)
 8000a24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a28:	6153      	str	r3, [r2, #20]
 8000a2a:	4b1f      	ldr	r3, [pc, #124]	; (8000aa8 <MX_GPIO_Init+0xb8>)
 8000a2c:	695b      	ldr	r3, [r3, #20]
 8000a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a32:	607b      	str	r3, [r7, #4]
 8000a34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a36:	4b1c      	ldr	r3, [pc, #112]	; (8000aa8 <MX_GPIO_Init+0xb8>)
 8000a38:	695b      	ldr	r3, [r3, #20]
 8000a3a:	4a1b      	ldr	r2, [pc, #108]	; (8000aa8 <MX_GPIO_Init+0xb8>)
 8000a3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a40:	6153      	str	r3, [r2, #20]
 8000a42:	4b19      	ldr	r3, [pc, #100]	; (8000aa8 <MX_GPIO_Init+0xb8>)
 8000a44:	695b      	ldr	r3, [r3, #20]
 8000a46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000a4a:	603b      	str	r3, [r7, #0]
 8000a4c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2130      	movs	r1, #48	; 0x30
 8000a52:	4816      	ldr	r0, [pc, #88]	; (8000aac <MX_GPIO_Init+0xbc>)
 8000a54:	f000 fdc6 	bl	80015e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000a58:	2330      	movs	r3, #48	; 0x30
 8000a5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a60:	2300      	movs	r3, #0
 8000a62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a64:	2300      	movs	r3, #0
 8000a66:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a68:	f107 030c 	add.w	r3, r7, #12
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	480f      	ldr	r0, [pc, #60]	; (8000aac <MX_GPIO_Init+0xbc>)
 8000a70:	f000 fc2e 	bl	80012d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000a74:	2340      	movs	r3, #64	; 0x40
 8000a76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000a78:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000a7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a82:	f107 030c 	add.w	r3, r7, #12
 8000a86:	4619      	mov	r1, r3
 8000a88:	4808      	ldr	r0, [pc, #32]	; (8000aac <MX_GPIO_Init+0xbc>)
 8000a8a:	f000 fc21 	bl	80012d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000a8e:	2200      	movs	r2, #0
 8000a90:	2100      	movs	r1, #0
 8000a92:	2017      	movs	r0, #23
 8000a94:	f000 fb6f 	bl	8001176 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000a98:	2017      	movs	r0, #23
 8000a9a:	f000 fb88 	bl	80011ae <HAL_NVIC_EnableIRQ>

}
 8000a9e:	bf00      	nop
 8000aa0:	3720      	adds	r7, #32
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	40021000 	.word	0x40021000
 8000aac:	48000400 	.word	0x48000400

08000ab0 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	60f8      	str	r0, [r7, #12]
 8000ab8:	60b9      	str	r1, [r7, #8]
 8000aba:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	b29a      	uxth	r2, r3
 8000ac0:	230a      	movs	r3, #10
 8000ac2:	68b9      	ldr	r1, [r7, #8]
 8000ac4:	4803      	ldr	r0, [pc, #12]	; (8000ad4 <_write+0x24>)
 8000ac6:	f003 f98d 	bl	8003de4 <HAL_UART_Transmit>
  return len;
 8000aca:	687b      	ldr	r3, [r7, #4]
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	3710      	adds	r7, #16
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	2000015c 	.word	0x2000015c

08000ad8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000adc:	b672      	cpsid	i
}
 8000ade:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ae0:	e7fe      	b.n	8000ae0 <Error_Handler+0x8>
	...

08000ae4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aea:	4b0f      	ldr	r3, [pc, #60]	; (8000b28 <HAL_MspInit+0x44>)
 8000aec:	699b      	ldr	r3, [r3, #24]
 8000aee:	4a0e      	ldr	r2, [pc, #56]	; (8000b28 <HAL_MspInit+0x44>)
 8000af0:	f043 0301 	orr.w	r3, r3, #1
 8000af4:	6193      	str	r3, [r2, #24]
 8000af6:	4b0c      	ldr	r3, [pc, #48]	; (8000b28 <HAL_MspInit+0x44>)
 8000af8:	699b      	ldr	r3, [r3, #24]
 8000afa:	f003 0301 	and.w	r3, r3, #1
 8000afe:	607b      	str	r3, [r7, #4]
 8000b00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b02:	4b09      	ldr	r3, [pc, #36]	; (8000b28 <HAL_MspInit+0x44>)
 8000b04:	69db      	ldr	r3, [r3, #28]
 8000b06:	4a08      	ldr	r2, [pc, #32]	; (8000b28 <HAL_MspInit+0x44>)
 8000b08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b0c:	61d3      	str	r3, [r2, #28]
 8000b0e:	4b06      	ldr	r3, [pc, #24]	; (8000b28 <HAL_MspInit+0x44>)
 8000b10:	69db      	ldr	r3, [r3, #28]
 8000b12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b16:	603b      	str	r3, [r7, #0]
 8000b18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b1a:	bf00      	nop
 8000b1c:	370c      	adds	r7, #12
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop
 8000b28:	40021000 	.word	0x40021000

08000b2c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a0d      	ldr	r2, [pc, #52]	; (8000b70 <HAL_TIM_Base_MspInit+0x44>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d113      	bne.n	8000b66 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b3e:	4b0d      	ldr	r3, [pc, #52]	; (8000b74 <HAL_TIM_Base_MspInit+0x48>)
 8000b40:	69db      	ldr	r3, [r3, #28]
 8000b42:	4a0c      	ldr	r2, [pc, #48]	; (8000b74 <HAL_TIM_Base_MspInit+0x48>)
 8000b44:	f043 0302 	orr.w	r3, r3, #2
 8000b48:	61d3      	str	r3, [r2, #28]
 8000b4a:	4b0a      	ldr	r3, [pc, #40]	; (8000b74 <HAL_TIM_Base_MspInit+0x48>)
 8000b4c:	69db      	ldr	r3, [r3, #28]
 8000b4e:	f003 0302 	and.w	r3, r3, #2
 8000b52:	60fb      	str	r3, [r7, #12]
 8000b54:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000b56:	2200      	movs	r2, #0
 8000b58:	2100      	movs	r1, #0
 8000b5a:	201d      	movs	r0, #29
 8000b5c:	f000 fb0b 	bl	8001176 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000b60:	201d      	movs	r0, #29
 8000b62:	f000 fb24 	bl	80011ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000b66:	bf00      	nop
 8000b68:	3710      	adds	r7, #16
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40000400 	.word	0x40000400
 8000b74:	40021000 	.word	0x40021000

08000b78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b08c      	sub	sp, #48	; 0x30
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b80:	f107 031c 	add.w	r3, r7, #28
 8000b84:	2200      	movs	r2, #0
 8000b86:	601a      	str	r2, [r3, #0]
 8000b88:	605a      	str	r2, [r3, #4]
 8000b8a:	609a      	str	r2, [r3, #8]
 8000b8c:	60da      	str	r2, [r3, #12]
 8000b8e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a38      	ldr	r2, [pc, #224]	; (8000c78 <HAL_UART_MspInit+0x100>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d132      	bne.n	8000c00 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b9a:	4b38      	ldr	r3, [pc, #224]	; (8000c7c <HAL_UART_MspInit+0x104>)
 8000b9c:	699b      	ldr	r3, [r3, #24]
 8000b9e:	4a37      	ldr	r2, [pc, #220]	; (8000c7c <HAL_UART_MspInit+0x104>)
 8000ba0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ba4:	6193      	str	r3, [r2, #24]
 8000ba6:	4b35      	ldr	r3, [pc, #212]	; (8000c7c <HAL_UART_MspInit+0x104>)
 8000ba8:	699b      	ldr	r3, [r3, #24]
 8000baa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bae:	61bb      	str	r3, [r7, #24]
 8000bb0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb2:	4b32      	ldr	r3, [pc, #200]	; (8000c7c <HAL_UART_MspInit+0x104>)
 8000bb4:	695b      	ldr	r3, [r3, #20]
 8000bb6:	4a31      	ldr	r2, [pc, #196]	; (8000c7c <HAL_UART_MspInit+0x104>)
 8000bb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bbc:	6153      	str	r3, [r2, #20]
 8000bbe:	4b2f      	ldr	r3, [pc, #188]	; (8000c7c <HAL_UART_MspInit+0x104>)
 8000bc0:	695b      	ldr	r3, [r3, #20]
 8000bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bc6:	617b      	str	r3, [r7, #20]
 8000bc8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000bca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000bce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bd0:	2312      	movs	r3, #18
 8000bd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bd8:	2303      	movs	r3, #3
 8000bda:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000bdc:	2307      	movs	r3, #7
 8000bde:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be0:	f107 031c 	add.w	r3, r7, #28
 8000be4:	4619      	mov	r1, r3
 8000be6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bea:	f000 fb71 	bl	80012d0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000bee:	2200      	movs	r2, #0
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	2025      	movs	r0, #37	; 0x25
 8000bf4:	f000 fabf 	bl	8001176 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000bf8:	2025      	movs	r0, #37	; 0x25
 8000bfa:	f000 fad8 	bl	80011ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000bfe:	e036      	b.n	8000c6e <HAL_UART_MspInit+0xf6>
  else if(huart->Instance==USART2)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a1e      	ldr	r2, [pc, #120]	; (8000c80 <HAL_UART_MspInit+0x108>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d131      	bne.n	8000c6e <HAL_UART_MspInit+0xf6>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c0a:	4b1c      	ldr	r3, [pc, #112]	; (8000c7c <HAL_UART_MspInit+0x104>)
 8000c0c:	69db      	ldr	r3, [r3, #28]
 8000c0e:	4a1b      	ldr	r2, [pc, #108]	; (8000c7c <HAL_UART_MspInit+0x104>)
 8000c10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c14:	61d3      	str	r3, [r2, #28]
 8000c16:	4b19      	ldr	r3, [pc, #100]	; (8000c7c <HAL_UART_MspInit+0x104>)
 8000c18:	69db      	ldr	r3, [r3, #28]
 8000c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c1e:	613b      	str	r3, [r7, #16]
 8000c20:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c22:	4b16      	ldr	r3, [pc, #88]	; (8000c7c <HAL_UART_MspInit+0x104>)
 8000c24:	695b      	ldr	r3, [r3, #20]
 8000c26:	4a15      	ldr	r2, [pc, #84]	; (8000c7c <HAL_UART_MspInit+0x104>)
 8000c28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c2c:	6153      	str	r3, [r2, #20]
 8000c2e:	4b13      	ldr	r3, [pc, #76]	; (8000c7c <HAL_UART_MspInit+0x104>)
 8000c30:	695b      	ldr	r3, [r3, #20]
 8000c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8000c3a:	f248 0304 	movw	r3, #32772	; 0x8004
 8000c3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c40:	2302      	movs	r3, #2
 8000c42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c44:	2300      	movs	r3, #0
 8000c46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c48:	2303      	movs	r3, #3
 8000c4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c4c:	2307      	movs	r3, #7
 8000c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c50:	f107 031c 	add.w	r3, r7, #28
 8000c54:	4619      	mov	r1, r3
 8000c56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c5a:	f000 fb39 	bl	80012d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2100      	movs	r1, #0
 8000c62:	2026      	movs	r0, #38	; 0x26
 8000c64:	f000 fa87 	bl	8001176 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c68:	2026      	movs	r0, #38	; 0x26
 8000c6a:	f000 faa0 	bl	80011ae <HAL_NVIC_EnableIRQ>
}
 8000c6e:	bf00      	nop
 8000c70:	3730      	adds	r7, #48	; 0x30
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40013800 	.word	0x40013800
 8000c7c:	40021000 	.word	0x40021000
 8000c80:	40004400 	.word	0x40004400

08000c84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c88:	e7fe      	b.n	8000c88 <NMI_Handler+0x4>

08000c8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c8e:	e7fe      	b.n	8000c8e <HardFault_Handler+0x4>

08000c90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c94:	e7fe      	b.n	8000c94 <MemManage_Handler+0x4>

08000c96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c96:	b480      	push	{r7}
 8000c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c9a:	e7fe      	b.n	8000c9a <BusFault_Handler+0x4>

08000c9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ca0:	e7fe      	b.n	8000ca0 <UsageFault_Handler+0x4>

08000ca2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ca2:	b480      	push	{r7}
 8000ca4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ca6:	bf00      	nop
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr

08000cb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr

08000cbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cc2:	bf00      	nop
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr

08000ccc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cd0:	f000 f932 	bl	8000f38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cd4:	bf00      	nop
 8000cd6:	bd80      	pop	{r7, pc}

08000cd8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8000cdc:	2040      	movs	r0, #64	; 0x40
 8000cde:	f000 fc99 	bl	8001614 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
	...

08000ce8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000cec:	4802      	ldr	r0, [pc, #8]	; (8000cf8 <TIM3_IRQHandler+0x10>)
 8000cee:	f002 f8fb 	bl	8002ee8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000cf2:	bf00      	nop
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	2000008c 	.word	0x2000008c

08000cfc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000d00:	4802      	ldr	r0, [pc, #8]	; (8000d0c <USART1_IRQHandler+0x10>)
 8000d02:	f003 f9d5 	bl	80040b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	200000d8 	.word	0x200000d8

08000d10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d14:	4802      	ldr	r0, [pc, #8]	; (8000d20 <USART2_IRQHandler+0x10>)
 8000d16:	f003 f9cb 	bl	80040b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	2000015c 	.word	0x2000015c

08000d24 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b086      	sub	sp, #24
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	60f8      	str	r0, [r7, #12]
 8000d2c:	60b9      	str	r1, [r7, #8]
 8000d2e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d30:	2300      	movs	r3, #0
 8000d32:	617b      	str	r3, [r7, #20]
 8000d34:	e00a      	b.n	8000d4c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d36:	f3af 8000 	nop.w
 8000d3a:	4601      	mov	r1, r0
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	1c5a      	adds	r2, r3, #1
 8000d40:	60ba      	str	r2, [r7, #8]
 8000d42:	b2ca      	uxtb	r2, r1
 8000d44:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	3301      	adds	r3, #1
 8000d4a:	617b      	str	r3, [r7, #20]
 8000d4c:	697a      	ldr	r2, [r7, #20]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	dbf0      	blt.n	8000d36 <_read+0x12>
	}

return len;
 8000d54:	687b      	ldr	r3, [r7, #4]
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3718      	adds	r7, #24
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <_close>:
	}
	return len;
}

int _close(int file)
{
 8000d5e:	b480      	push	{r7}
 8000d60:	b083      	sub	sp, #12
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
	return -1;
 8000d66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	370c      	adds	r7, #12
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr

08000d76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d76:	b480      	push	{r7}
 8000d78:	b083      	sub	sp, #12
 8000d7a:	af00      	add	r7, sp, #0
 8000d7c:	6078      	str	r0, [r7, #4]
 8000d7e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d86:	605a      	str	r2, [r3, #4]
	return 0;
 8000d88:	2300      	movs	r3, #0
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	370c      	adds	r7, #12
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr

08000d96 <_isatty>:

int _isatty(int file)
{
 8000d96:	b480      	push	{r7}
 8000d98:	b083      	sub	sp, #12
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
	return 1;
 8000d9e:	2301      	movs	r3, #1
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	370c      	adds	r7, #12
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr

08000dac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b085      	sub	sp, #20
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	60f8      	str	r0, [r7, #12]
 8000db4:	60b9      	str	r1, [r7, #8]
 8000db6:	607a      	str	r2, [r7, #4]
	return 0;
 8000db8:	2300      	movs	r3, #0
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3714      	adds	r7, #20
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
	...

08000dc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b086      	sub	sp, #24
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dd0:	4a14      	ldr	r2, [pc, #80]	; (8000e24 <_sbrk+0x5c>)
 8000dd2:	4b15      	ldr	r3, [pc, #84]	; (8000e28 <_sbrk+0x60>)
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ddc:	4b13      	ldr	r3, [pc, #76]	; (8000e2c <_sbrk+0x64>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d102      	bne.n	8000dea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000de4:	4b11      	ldr	r3, [pc, #68]	; (8000e2c <_sbrk+0x64>)
 8000de6:	4a12      	ldr	r2, [pc, #72]	; (8000e30 <_sbrk+0x68>)
 8000de8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dea:	4b10      	ldr	r3, [pc, #64]	; (8000e2c <_sbrk+0x64>)
 8000dec:	681a      	ldr	r2, [r3, #0]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	4413      	add	r3, r2
 8000df2:	693a      	ldr	r2, [r7, #16]
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d207      	bcs.n	8000e08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000df8:	f004 fbd2 	bl	80055a0 <__errno>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	220c      	movs	r2, #12
 8000e00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e06:	e009      	b.n	8000e1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e08:	4b08      	ldr	r3, [pc, #32]	; (8000e2c <_sbrk+0x64>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e0e:	4b07      	ldr	r3, [pc, #28]	; (8000e2c <_sbrk+0x64>)
 8000e10:	681a      	ldr	r2, [r3, #0]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4413      	add	r3, r2
 8000e16:	4a05      	ldr	r2, [pc, #20]	; (8000e2c <_sbrk+0x64>)
 8000e18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e1a:	68fb      	ldr	r3, [r7, #12]
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	3718      	adds	r7, #24
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	20003000 	.word	0x20003000
 8000e28:	00000400 	.word	0x00000400
 8000e2c:	20000680 	.word	0x20000680
 8000e30:	200008a0 	.word	0x200008a0

08000e34 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e38:	4b06      	ldr	r3, [pc, #24]	; (8000e54 <SystemInit+0x20>)
 8000e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e3e:	4a05      	ldr	r2, [pc, #20]	; (8000e54 <SystemInit+0x20>)
 8000e40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	e000ed00 	.word	0xe000ed00

08000e58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000e58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e90 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e5c:	480d      	ldr	r0, [pc, #52]	; (8000e94 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e5e:	490e      	ldr	r1, [pc, #56]	; (8000e98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e60:	4a0e      	ldr	r2, [pc, #56]	; (8000e9c <LoopForever+0xe>)
  movs r3, #0
 8000e62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e64:	e002      	b.n	8000e6c <LoopCopyDataInit>

08000e66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e6a:	3304      	adds	r3, #4

08000e6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e70:	d3f9      	bcc.n	8000e66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e72:	4a0b      	ldr	r2, [pc, #44]	; (8000ea0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e74:	4c0b      	ldr	r4, [pc, #44]	; (8000ea4 <LoopForever+0x16>)
  movs r3, #0
 8000e76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e78:	e001      	b.n	8000e7e <LoopFillZerobss>

08000e7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e7c:	3204      	adds	r2, #4

08000e7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e80:	d3fb      	bcc.n	8000e7a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000e82:	f7ff ffd7 	bl	8000e34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e86:	f004 fb91 	bl	80055ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e8a:	f7ff fa8f 	bl	80003ac <main>

08000e8e <LoopForever>:

LoopForever:
    b LoopForever
 8000e8e:	e7fe      	b.n	8000e8e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000e90:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000e94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e98:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000e9c:	08006c64 	.word	0x08006c64
  ldr r2, =_sbss
 8000ea0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000ea4:	2000089c 	.word	0x2000089c

08000ea8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ea8:	e7fe      	b.n	8000ea8 <ADC1_2_IRQHandler>
	...

08000eac <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000eb0:	4b08      	ldr	r3, [pc, #32]	; (8000ed4 <HAL_Init+0x28>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a07      	ldr	r2, [pc, #28]	; (8000ed4 <HAL_Init+0x28>)
 8000eb6:	f043 0310 	orr.w	r3, r3, #16
 8000eba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ebc:	2003      	movs	r0, #3
 8000ebe:	f000 f94f 	bl	8001160 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ec2:	2000      	movs	r0, #0
 8000ec4:	f000 f808 	bl	8000ed8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ec8:	f7ff fe0c 	bl	8000ae4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ecc:	2300      	movs	r3, #0
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	40022000 	.word	0x40022000

08000ed8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ee0:	4b12      	ldr	r3, [pc, #72]	; (8000f2c <HAL_InitTick+0x54>)
 8000ee2:	681a      	ldr	r2, [r3, #0]
 8000ee4:	4b12      	ldr	r3, [pc, #72]	; (8000f30 <HAL_InitTick+0x58>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	4619      	mov	r1, r3
 8000eea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eee:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ef2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f000 f967 	bl	80011ca <HAL_SYSTICK_Config>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f02:	2301      	movs	r3, #1
 8000f04:	e00e      	b.n	8000f24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	2b0f      	cmp	r3, #15
 8000f0a:	d80a      	bhi.n	8000f22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	6879      	ldr	r1, [r7, #4]
 8000f10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f14:	f000 f92f 	bl	8001176 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f18:	4a06      	ldr	r2, [pc, #24]	; (8000f34 <HAL_InitTick+0x5c>)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	e000      	b.n	8000f24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f22:	2301      	movs	r3, #1
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	20000000 	.word	0x20000000
 8000f30:	20000008 	.word	0x20000008
 8000f34:	20000004 	.word	0x20000004

08000f38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f3c:	4b06      	ldr	r3, [pc, #24]	; (8000f58 <HAL_IncTick+0x20>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	461a      	mov	r2, r3
 8000f42:	4b06      	ldr	r3, [pc, #24]	; (8000f5c <HAL_IncTick+0x24>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4413      	add	r3, r2
 8000f48:	4a04      	ldr	r2, [pc, #16]	; (8000f5c <HAL_IncTick+0x24>)
 8000f4a:	6013      	str	r3, [r2, #0]
}
 8000f4c:	bf00      	nop
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	20000008 	.word	0x20000008
 8000f5c:	20000684 	.word	0x20000684

08000f60 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  return uwTick;  
 8000f64:	4b03      	ldr	r3, [pc, #12]	; (8000f74 <HAL_GetTick+0x14>)
 8000f66:	681b      	ldr	r3, [r3, #0]
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	20000684 	.word	0x20000684

08000f78 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f80:	f7ff ffee 	bl	8000f60 <HAL_GetTick>
 8000f84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000f90:	d005      	beq.n	8000f9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f92:	4b0a      	ldr	r3, [pc, #40]	; (8000fbc <HAL_Delay+0x44>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	461a      	mov	r2, r3
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000f9e:	bf00      	nop
 8000fa0:	f7ff ffde 	bl	8000f60 <HAL_GetTick>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	1ad3      	subs	r3, r2, r3
 8000faa:	68fa      	ldr	r2, [r7, #12]
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d8f7      	bhi.n	8000fa0 <HAL_Delay+0x28>
  {
  }
}
 8000fb0:	bf00      	nop
 8000fb2:	bf00      	nop
 8000fb4:	3710      	adds	r7, #16
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	20000008 	.word	0x20000008

08000fc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f003 0307 	and.w	r3, r3, #7
 8000fce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fd0:	4b0c      	ldr	r3, [pc, #48]	; (8001004 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd2:	68db      	ldr	r3, [r3, #12]
 8000fd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fd6:	68ba      	ldr	r2, [r7, #8]
 8000fd8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fdc:	4013      	ands	r3, r2
 8000fde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fe8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ff0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ff2:	4a04      	ldr	r2, [pc, #16]	; (8001004 <__NVIC_SetPriorityGrouping+0x44>)
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	60d3      	str	r3, [r2, #12]
}
 8000ff8:	bf00      	nop
 8000ffa:	3714      	adds	r7, #20
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800100c:	4b04      	ldr	r3, [pc, #16]	; (8001020 <__NVIC_GetPriorityGrouping+0x18>)
 800100e:	68db      	ldr	r3, [r3, #12]
 8001010:	0a1b      	lsrs	r3, r3, #8
 8001012:	f003 0307 	and.w	r3, r3, #7
}
 8001016:	4618      	mov	r0, r3
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	e000ed00 	.word	0xe000ed00

08001024 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800102e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001032:	2b00      	cmp	r3, #0
 8001034:	db0b      	blt.n	800104e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	f003 021f 	and.w	r2, r3, #31
 800103c:	4907      	ldr	r1, [pc, #28]	; (800105c <__NVIC_EnableIRQ+0x38>)
 800103e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001042:	095b      	lsrs	r3, r3, #5
 8001044:	2001      	movs	r0, #1
 8001046:	fa00 f202 	lsl.w	r2, r0, r2
 800104a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	e000e100 	.word	0xe000e100

08001060 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	6039      	str	r1, [r7, #0]
 800106a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800106c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001070:	2b00      	cmp	r3, #0
 8001072:	db0a      	blt.n	800108a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	b2da      	uxtb	r2, r3
 8001078:	490c      	ldr	r1, [pc, #48]	; (80010ac <__NVIC_SetPriority+0x4c>)
 800107a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107e:	0112      	lsls	r2, r2, #4
 8001080:	b2d2      	uxtb	r2, r2
 8001082:	440b      	add	r3, r1
 8001084:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001088:	e00a      	b.n	80010a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	b2da      	uxtb	r2, r3
 800108e:	4908      	ldr	r1, [pc, #32]	; (80010b0 <__NVIC_SetPriority+0x50>)
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	f003 030f 	and.w	r3, r3, #15
 8001096:	3b04      	subs	r3, #4
 8001098:	0112      	lsls	r2, r2, #4
 800109a:	b2d2      	uxtb	r2, r2
 800109c:	440b      	add	r3, r1
 800109e:	761a      	strb	r2, [r3, #24]
}
 80010a0:	bf00      	nop
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	e000e100 	.word	0xe000e100
 80010b0:	e000ed00 	.word	0xe000ed00

080010b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b089      	sub	sp, #36	; 0x24
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	60b9      	str	r1, [r7, #8]
 80010be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	f003 0307 	and.w	r3, r3, #7
 80010c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	f1c3 0307 	rsb	r3, r3, #7
 80010ce:	2b04      	cmp	r3, #4
 80010d0:	bf28      	it	cs
 80010d2:	2304      	movcs	r3, #4
 80010d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	3304      	adds	r3, #4
 80010da:	2b06      	cmp	r3, #6
 80010dc:	d902      	bls.n	80010e4 <NVIC_EncodePriority+0x30>
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	3b03      	subs	r3, #3
 80010e2:	e000      	b.n	80010e6 <NVIC_EncodePriority+0x32>
 80010e4:	2300      	movs	r3, #0
 80010e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80010ec:	69bb      	ldr	r3, [r7, #24]
 80010ee:	fa02 f303 	lsl.w	r3, r2, r3
 80010f2:	43da      	mvns	r2, r3
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	401a      	ands	r2, r3
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	fa01 f303 	lsl.w	r3, r1, r3
 8001106:	43d9      	mvns	r1, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800110c:	4313      	orrs	r3, r2
         );
}
 800110e:	4618      	mov	r0, r3
 8001110:	3724      	adds	r7, #36	; 0x24
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
	...

0800111c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	3b01      	subs	r3, #1
 8001128:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800112c:	d301      	bcc.n	8001132 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800112e:	2301      	movs	r3, #1
 8001130:	e00f      	b.n	8001152 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001132:	4a0a      	ldr	r2, [pc, #40]	; (800115c <SysTick_Config+0x40>)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	3b01      	subs	r3, #1
 8001138:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800113a:	210f      	movs	r1, #15
 800113c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001140:	f7ff ff8e 	bl	8001060 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001144:	4b05      	ldr	r3, [pc, #20]	; (800115c <SysTick_Config+0x40>)
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800114a:	4b04      	ldr	r3, [pc, #16]	; (800115c <SysTick_Config+0x40>)
 800114c:	2207      	movs	r2, #7
 800114e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001150:	2300      	movs	r3, #0
}
 8001152:	4618      	mov	r0, r3
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	e000e010 	.word	0xe000e010

08001160 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff ff29 	bl	8000fc0 <__NVIC_SetPriorityGrouping>
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	b086      	sub	sp, #24
 800117a:	af00      	add	r7, sp, #0
 800117c:	4603      	mov	r3, r0
 800117e:	60b9      	str	r1, [r7, #8]
 8001180:	607a      	str	r2, [r7, #4]
 8001182:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001184:	2300      	movs	r3, #0
 8001186:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001188:	f7ff ff3e 	bl	8001008 <__NVIC_GetPriorityGrouping>
 800118c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	68b9      	ldr	r1, [r7, #8]
 8001192:	6978      	ldr	r0, [r7, #20]
 8001194:	f7ff ff8e 	bl	80010b4 <NVIC_EncodePriority>
 8001198:	4602      	mov	r2, r0
 800119a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800119e:	4611      	mov	r1, r2
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff ff5d 	bl	8001060 <__NVIC_SetPriority>
}
 80011a6:	bf00      	nop
 80011a8:	3718      	adds	r7, #24
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}

080011ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	b082      	sub	sp, #8
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	4603      	mov	r3, r0
 80011b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ff31 	bl	8001024 <__NVIC_EnableIRQ>
}
 80011c2:	bf00      	nop
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b082      	sub	sp, #8
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f7ff ffa2 	bl	800111c <SysTick_Config>
 80011d8:	4603      	mov	r3, r0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80011e2:	b480      	push	{r7}
 80011e4:	b083      	sub	sp, #12
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80011f0:	2b02      	cmp	r3, #2
 80011f2:	d008      	beq.n	8001206 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2204      	movs	r2, #4
 80011f8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2200      	movs	r2, #0
 80011fe:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e020      	b.n	8001248 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f022 020e 	bic.w	r2, r2, #14
 8001214:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f022 0201 	bic.w	r2, r2, #1
 8001224:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800122e:	2101      	movs	r1, #1
 8001230:	fa01 f202 	lsl.w	r2, r1, r2
 8001234:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2201      	movs	r2, #1
 800123a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2200      	movs	r2, #0
 8001242:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001246:	2300      	movs	r3, #0
}
 8001248:	4618      	mov	r0, r3
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800125c:	2300      	movs	r3, #0
 800125e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001266:	2b02      	cmp	r3, #2
 8001268:	d005      	beq.n	8001276 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2204      	movs	r2, #4
 800126e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	73fb      	strb	r3, [r7, #15]
 8001274:	e027      	b.n	80012c6 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f022 020e 	bic.w	r2, r2, #14
 8001284:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f022 0201 	bic.w	r2, r2, #1
 8001294:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800129e:	2101      	movs	r1, #1
 80012a0:	fa01 f202 	lsl.w	r2, r1, r2
 80012a4:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2201      	movs	r2, #1
 80012aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2200      	movs	r2, #0
 80012b2:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d003      	beq.n	80012c6 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	4798      	blx	r3
    } 
  }
  return status;
 80012c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3710      	adds	r7, #16
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b087      	sub	sp, #28
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012da:	2300      	movs	r3, #0
 80012dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012de:	e14e      	b.n	800157e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	2101      	movs	r1, #1
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	fa01 f303 	lsl.w	r3, r1, r3
 80012ec:	4013      	ands	r3, r2
 80012ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	f000 8140 	beq.w	8001578 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f003 0303 	and.w	r3, r3, #3
 8001300:	2b01      	cmp	r3, #1
 8001302:	d005      	beq.n	8001310 <HAL_GPIO_Init+0x40>
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f003 0303 	and.w	r3, r3, #3
 800130c:	2b02      	cmp	r3, #2
 800130e:	d130      	bne.n	8001372 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	005b      	lsls	r3, r3, #1
 800131a:	2203      	movs	r2, #3
 800131c:	fa02 f303 	lsl.w	r3, r2, r3
 8001320:	43db      	mvns	r3, r3
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	4013      	ands	r3, r2
 8001326:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	68da      	ldr	r2, [r3, #12]
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	fa02 f303 	lsl.w	r3, r2, r3
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	4313      	orrs	r3, r2
 8001338:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	693a      	ldr	r2, [r7, #16]
 800133e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001346:	2201      	movs	r2, #1
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	fa02 f303 	lsl.w	r3, r2, r3
 800134e:	43db      	mvns	r3, r3
 8001350:	693a      	ldr	r2, [r7, #16]
 8001352:	4013      	ands	r3, r2
 8001354:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	091b      	lsrs	r3, r3, #4
 800135c:	f003 0201 	and.w	r2, r3, #1
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	fa02 f303 	lsl.w	r3, r2, r3
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	4313      	orrs	r3, r2
 800136a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	f003 0303 	and.w	r3, r3, #3
 800137a:	2b03      	cmp	r3, #3
 800137c:	d017      	beq.n	80013ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	68db      	ldr	r3, [r3, #12]
 8001382:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	2203      	movs	r2, #3
 800138a:	fa02 f303 	lsl.w	r3, r2, r3
 800138e:	43db      	mvns	r3, r3
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	4013      	ands	r3, r2
 8001394:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	689a      	ldr	r2, [r3, #8]
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	fa02 f303 	lsl.w	r3, r2, r3
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	f003 0303 	and.w	r3, r3, #3
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d123      	bne.n	8001402 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	08da      	lsrs	r2, r3, #3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	3208      	adds	r2, #8
 80013c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	f003 0307 	and.w	r3, r3, #7
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	220f      	movs	r2, #15
 80013d2:	fa02 f303 	lsl.w	r3, r2, r3
 80013d6:	43db      	mvns	r3, r3
 80013d8:	693a      	ldr	r2, [r7, #16]
 80013da:	4013      	ands	r3, r2
 80013dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	691a      	ldr	r2, [r3, #16]
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	f003 0307 	and.w	r3, r3, #7
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	fa02 f303 	lsl.w	r3, r2, r3
 80013ee:	693a      	ldr	r2, [r7, #16]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	08da      	lsrs	r2, r3, #3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	3208      	adds	r2, #8
 80013fc:	6939      	ldr	r1, [r7, #16]
 80013fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	2203      	movs	r2, #3
 800140e:	fa02 f303 	lsl.w	r3, r2, r3
 8001412:	43db      	mvns	r3, r3
 8001414:	693a      	ldr	r2, [r7, #16]
 8001416:	4013      	ands	r3, r2
 8001418:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	f003 0203 	and.w	r2, r3, #3
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	005b      	lsls	r3, r3, #1
 8001426:	fa02 f303 	lsl.w	r3, r2, r3
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	4313      	orrs	r3, r2
 800142e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	693a      	ldr	r2, [r7, #16]
 8001434:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800143e:	2b00      	cmp	r3, #0
 8001440:	f000 809a 	beq.w	8001578 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001444:	4b55      	ldr	r3, [pc, #340]	; (800159c <HAL_GPIO_Init+0x2cc>)
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	4a54      	ldr	r2, [pc, #336]	; (800159c <HAL_GPIO_Init+0x2cc>)
 800144a:	f043 0301 	orr.w	r3, r3, #1
 800144e:	6193      	str	r3, [r2, #24]
 8001450:	4b52      	ldr	r3, [pc, #328]	; (800159c <HAL_GPIO_Init+0x2cc>)
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	f003 0301 	and.w	r3, r3, #1
 8001458:	60bb      	str	r3, [r7, #8]
 800145a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800145c:	4a50      	ldr	r2, [pc, #320]	; (80015a0 <HAL_GPIO_Init+0x2d0>)
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	089b      	lsrs	r3, r3, #2
 8001462:	3302      	adds	r3, #2
 8001464:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001468:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	f003 0303 	and.w	r3, r3, #3
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	220f      	movs	r2, #15
 8001474:	fa02 f303 	lsl.w	r3, r2, r3
 8001478:	43db      	mvns	r3, r3
 800147a:	693a      	ldr	r2, [r7, #16]
 800147c:	4013      	ands	r3, r2
 800147e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001486:	d013      	beq.n	80014b0 <HAL_GPIO_Init+0x1e0>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4a46      	ldr	r2, [pc, #280]	; (80015a4 <HAL_GPIO_Init+0x2d4>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d00d      	beq.n	80014ac <HAL_GPIO_Init+0x1dc>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	4a45      	ldr	r2, [pc, #276]	; (80015a8 <HAL_GPIO_Init+0x2d8>)
 8001494:	4293      	cmp	r3, r2
 8001496:	d007      	beq.n	80014a8 <HAL_GPIO_Init+0x1d8>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	4a44      	ldr	r2, [pc, #272]	; (80015ac <HAL_GPIO_Init+0x2dc>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d101      	bne.n	80014a4 <HAL_GPIO_Init+0x1d4>
 80014a0:	2303      	movs	r3, #3
 80014a2:	e006      	b.n	80014b2 <HAL_GPIO_Init+0x1e2>
 80014a4:	2305      	movs	r3, #5
 80014a6:	e004      	b.n	80014b2 <HAL_GPIO_Init+0x1e2>
 80014a8:	2302      	movs	r3, #2
 80014aa:	e002      	b.n	80014b2 <HAL_GPIO_Init+0x1e2>
 80014ac:	2301      	movs	r3, #1
 80014ae:	e000      	b.n	80014b2 <HAL_GPIO_Init+0x1e2>
 80014b0:	2300      	movs	r3, #0
 80014b2:	697a      	ldr	r2, [r7, #20]
 80014b4:	f002 0203 	and.w	r2, r2, #3
 80014b8:	0092      	lsls	r2, r2, #2
 80014ba:	4093      	lsls	r3, r2
 80014bc:	693a      	ldr	r2, [r7, #16]
 80014be:	4313      	orrs	r3, r2
 80014c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80014c2:	4937      	ldr	r1, [pc, #220]	; (80015a0 <HAL_GPIO_Init+0x2d0>)
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	089b      	lsrs	r3, r3, #2
 80014c8:	3302      	adds	r3, #2
 80014ca:	693a      	ldr	r2, [r7, #16]
 80014cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014d0:	4b37      	ldr	r3, [pc, #220]	; (80015b0 <HAL_GPIO_Init+0x2e0>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	43db      	mvns	r3, r3
 80014da:	693a      	ldr	r2, [r7, #16]
 80014dc:	4013      	ands	r3, r2
 80014de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d003      	beq.n	80014f4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80014ec:	693a      	ldr	r2, [r7, #16]
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80014f4:	4a2e      	ldr	r2, [pc, #184]	; (80015b0 <HAL_GPIO_Init+0x2e0>)
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80014fa:	4b2d      	ldr	r3, [pc, #180]	; (80015b0 <HAL_GPIO_Init+0x2e0>)
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	43db      	mvns	r3, r3
 8001504:	693a      	ldr	r2, [r7, #16]
 8001506:	4013      	ands	r3, r2
 8001508:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001512:	2b00      	cmp	r3, #0
 8001514:	d003      	beq.n	800151e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001516:	693a      	ldr	r2, [r7, #16]
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	4313      	orrs	r3, r2
 800151c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800151e:	4a24      	ldr	r2, [pc, #144]	; (80015b0 <HAL_GPIO_Init+0x2e0>)
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001524:	4b22      	ldr	r3, [pc, #136]	; (80015b0 <HAL_GPIO_Init+0x2e0>)
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	43db      	mvns	r3, r3
 800152e:	693a      	ldr	r2, [r7, #16]
 8001530:	4013      	ands	r3, r2
 8001532:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800153c:	2b00      	cmp	r3, #0
 800153e:	d003      	beq.n	8001548 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001540:	693a      	ldr	r2, [r7, #16]
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	4313      	orrs	r3, r2
 8001546:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001548:	4a19      	ldr	r2, [pc, #100]	; (80015b0 <HAL_GPIO_Init+0x2e0>)
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800154e:	4b18      	ldr	r3, [pc, #96]	; (80015b0 <HAL_GPIO_Init+0x2e0>)
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	43db      	mvns	r3, r3
 8001558:	693a      	ldr	r2, [r7, #16]
 800155a:	4013      	ands	r3, r2
 800155c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001566:	2b00      	cmp	r3, #0
 8001568:	d003      	beq.n	8001572 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800156a:	693a      	ldr	r2, [r7, #16]
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	4313      	orrs	r3, r2
 8001570:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001572:	4a0f      	ldr	r2, [pc, #60]	; (80015b0 <HAL_GPIO_Init+0x2e0>)
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	3301      	adds	r3, #1
 800157c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	fa22 f303 	lsr.w	r3, r2, r3
 8001588:	2b00      	cmp	r3, #0
 800158a:	f47f aea9 	bne.w	80012e0 <HAL_GPIO_Init+0x10>
  }
}
 800158e:	bf00      	nop
 8001590:	bf00      	nop
 8001592:	371c      	adds	r7, #28
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr
 800159c:	40021000 	.word	0x40021000
 80015a0:	40010000 	.word	0x40010000
 80015a4:	48000400 	.word	0x48000400
 80015a8:	48000800 	.word	0x48000800
 80015ac:	48000c00 	.word	0x48000c00
 80015b0:	40010400 	.word	0x40010400

080015b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b085      	sub	sp, #20
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	460b      	mov	r3, r1
 80015be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	691a      	ldr	r2, [r3, #16]
 80015c4:	887b      	ldrh	r3, [r7, #2]
 80015c6:	4013      	ands	r3, r2
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d002      	beq.n	80015d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80015cc:	2301      	movs	r3, #1
 80015ce:	73fb      	strb	r3, [r7, #15]
 80015d0:	e001      	b.n	80015d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80015d2:	2300      	movs	r3, #0
 80015d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80015d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3714      	adds	r7, #20
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	460b      	mov	r3, r1
 80015ee:	807b      	strh	r3, [r7, #2]
 80015f0:	4613      	mov	r3, r2
 80015f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015f4:	787b      	ldrb	r3, [r7, #1]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d003      	beq.n	8001602 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80015fa:	887a      	ldrh	r2, [r7, #2]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001600:	e002      	b.n	8001608 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001602:	887a      	ldrh	r2, [r7, #2]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001608:	bf00      	nop
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800161e:	4b08      	ldr	r3, [pc, #32]	; (8001640 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001620:	695a      	ldr	r2, [r3, #20]
 8001622:	88fb      	ldrh	r3, [r7, #6]
 8001624:	4013      	ands	r3, r2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d006      	beq.n	8001638 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800162a:	4a05      	ldr	r2, [pc, #20]	; (8001640 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800162c:	88fb      	ldrh	r3, [r7, #6]
 800162e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001630:	88fb      	ldrh	r3, [r7, #6]
 8001632:	4618      	mov	r0, r3
 8001634:	f7fe fe8e 	bl	8000354 <HAL_GPIO_EXTI_Callback>
  }
}
 8001638:	bf00      	nop
 800163a:	3708      	adds	r7, #8
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	40010400 	.word	0x40010400

08001644 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800164a:	af00      	add	r7, sp, #0
 800164c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001650:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001654:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001656:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800165a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d102      	bne.n	800166a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	f001 b823 	b.w	80026b0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800166a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800166e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	2b00      	cmp	r3, #0
 800167c:	f000 817d 	beq.w	800197a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001680:	4bbc      	ldr	r3, [pc, #752]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f003 030c 	and.w	r3, r3, #12
 8001688:	2b04      	cmp	r3, #4
 800168a:	d00c      	beq.n	80016a6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800168c:	4bb9      	ldr	r3, [pc, #740]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f003 030c 	and.w	r3, r3, #12
 8001694:	2b08      	cmp	r3, #8
 8001696:	d15c      	bne.n	8001752 <HAL_RCC_OscConfig+0x10e>
 8001698:	4bb6      	ldr	r3, [pc, #728]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016a4:	d155      	bne.n	8001752 <HAL_RCC_OscConfig+0x10e>
 80016a6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016aa:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ae:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80016b2:	fa93 f3a3 	rbit	r3, r3
 80016b6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80016ba:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016be:	fab3 f383 	clz	r3, r3
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	095b      	lsrs	r3, r3, #5
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d102      	bne.n	80016d8 <HAL_RCC_OscConfig+0x94>
 80016d2:	4ba8      	ldr	r3, [pc, #672]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	e015      	b.n	8001704 <HAL_RCC_OscConfig+0xc0>
 80016d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016dc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80016e4:	fa93 f3a3 	rbit	r3, r3
 80016e8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80016ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016f0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80016f4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80016f8:	fa93 f3a3 	rbit	r3, r3
 80016fc:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001700:	4b9c      	ldr	r3, [pc, #624]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 8001702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001704:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001708:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800170c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001710:	fa92 f2a2 	rbit	r2, r2
 8001714:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001718:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800171c:	fab2 f282 	clz	r2, r2
 8001720:	b2d2      	uxtb	r2, r2
 8001722:	f042 0220 	orr.w	r2, r2, #32
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	f002 021f 	and.w	r2, r2, #31
 800172c:	2101      	movs	r1, #1
 800172e:	fa01 f202 	lsl.w	r2, r1, r2
 8001732:	4013      	ands	r3, r2
 8001734:	2b00      	cmp	r3, #0
 8001736:	f000 811f 	beq.w	8001978 <HAL_RCC_OscConfig+0x334>
 800173a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800173e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	2b00      	cmp	r3, #0
 8001748:	f040 8116 	bne.w	8001978 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	f000 bfaf 	b.w	80026b0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001752:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001756:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001762:	d106      	bne.n	8001772 <HAL_RCC_OscConfig+0x12e>
 8001764:	4b83      	ldr	r3, [pc, #524]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a82      	ldr	r2, [pc, #520]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 800176a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800176e:	6013      	str	r3, [r2, #0]
 8001770:	e036      	b.n	80017e0 <HAL_RCC_OscConfig+0x19c>
 8001772:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001776:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d10c      	bne.n	800179c <HAL_RCC_OscConfig+0x158>
 8001782:	4b7c      	ldr	r3, [pc, #496]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a7b      	ldr	r2, [pc, #492]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 8001788:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800178c:	6013      	str	r3, [r2, #0]
 800178e:	4b79      	ldr	r3, [pc, #484]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a78      	ldr	r2, [pc, #480]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 8001794:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001798:	6013      	str	r3, [r2, #0]
 800179a:	e021      	b.n	80017e0 <HAL_RCC_OscConfig+0x19c>
 800179c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017a0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017ac:	d10c      	bne.n	80017c8 <HAL_RCC_OscConfig+0x184>
 80017ae:	4b71      	ldr	r3, [pc, #452]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a70      	ldr	r2, [pc, #448]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 80017b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017b8:	6013      	str	r3, [r2, #0]
 80017ba:	4b6e      	ldr	r3, [pc, #440]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a6d      	ldr	r2, [pc, #436]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 80017c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017c4:	6013      	str	r3, [r2, #0]
 80017c6:	e00b      	b.n	80017e0 <HAL_RCC_OscConfig+0x19c>
 80017c8:	4b6a      	ldr	r3, [pc, #424]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a69      	ldr	r2, [pc, #420]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 80017ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017d2:	6013      	str	r3, [r2, #0]
 80017d4:	4b67      	ldr	r3, [pc, #412]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a66      	ldr	r2, [pc, #408]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 80017da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017de:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80017e0:	4b64      	ldr	r3, [pc, #400]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 80017e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017e4:	f023 020f 	bic.w	r2, r3, #15
 80017e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017ec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	495f      	ldr	r1, [pc, #380]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 80017f6:	4313      	orrs	r3, r2
 80017f8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017fe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d059      	beq.n	80018be <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800180a:	f7ff fba9 	bl	8000f60 <HAL_GetTick>
 800180e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001812:	e00a      	b.n	800182a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001814:	f7ff fba4 	bl	8000f60 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	2b64      	cmp	r3, #100	; 0x64
 8001822:	d902      	bls.n	800182a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001824:	2303      	movs	r3, #3
 8001826:	f000 bf43 	b.w	80026b0 <HAL_RCC_OscConfig+0x106c>
 800182a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800182e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001832:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8001836:	fa93 f3a3 	rbit	r3, r3
 800183a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800183e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001842:	fab3 f383 	clz	r3, r3
 8001846:	b2db      	uxtb	r3, r3
 8001848:	095b      	lsrs	r3, r3, #5
 800184a:	b2db      	uxtb	r3, r3
 800184c:	f043 0301 	orr.w	r3, r3, #1
 8001850:	b2db      	uxtb	r3, r3
 8001852:	2b01      	cmp	r3, #1
 8001854:	d102      	bne.n	800185c <HAL_RCC_OscConfig+0x218>
 8001856:	4b47      	ldr	r3, [pc, #284]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	e015      	b.n	8001888 <HAL_RCC_OscConfig+0x244>
 800185c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001860:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001864:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001868:	fa93 f3a3 	rbit	r3, r3
 800186c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001870:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001874:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001878:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800187c:	fa93 f3a3 	rbit	r3, r3
 8001880:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001884:	4b3b      	ldr	r3, [pc, #236]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 8001886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001888:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800188c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001890:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001894:	fa92 f2a2 	rbit	r2, r2
 8001898:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800189c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80018a0:	fab2 f282 	clz	r2, r2
 80018a4:	b2d2      	uxtb	r2, r2
 80018a6:	f042 0220 	orr.w	r2, r2, #32
 80018aa:	b2d2      	uxtb	r2, r2
 80018ac:	f002 021f 	and.w	r2, r2, #31
 80018b0:	2101      	movs	r1, #1
 80018b2:	fa01 f202 	lsl.w	r2, r1, r2
 80018b6:	4013      	ands	r3, r2
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d0ab      	beq.n	8001814 <HAL_RCC_OscConfig+0x1d0>
 80018bc:	e05d      	b.n	800197a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018be:	f7ff fb4f 	bl	8000f60 <HAL_GetTick>
 80018c2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018c6:	e00a      	b.n	80018de <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018c8:	f7ff fb4a 	bl	8000f60 <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	2b64      	cmp	r3, #100	; 0x64
 80018d6:	d902      	bls.n	80018de <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80018d8:	2303      	movs	r3, #3
 80018da:	f000 bee9 	b.w	80026b0 <HAL_RCC_OscConfig+0x106c>
 80018de:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018e2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018e6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80018ea:	fa93 f3a3 	rbit	r3, r3
 80018ee:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80018f2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018f6:	fab3 f383 	clz	r3, r3
 80018fa:	b2db      	uxtb	r3, r3
 80018fc:	095b      	lsrs	r3, r3, #5
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	b2db      	uxtb	r3, r3
 8001906:	2b01      	cmp	r3, #1
 8001908:	d102      	bne.n	8001910 <HAL_RCC_OscConfig+0x2cc>
 800190a:	4b1a      	ldr	r3, [pc, #104]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	e015      	b.n	800193c <HAL_RCC_OscConfig+0x2f8>
 8001910:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001914:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001918:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800191c:	fa93 f3a3 	rbit	r3, r3
 8001920:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001924:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001928:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800192c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001930:	fa93 f3a3 	rbit	r3, r3
 8001934:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001938:	4b0e      	ldr	r3, [pc, #56]	; (8001974 <HAL_RCC_OscConfig+0x330>)
 800193a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800193c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001940:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001944:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001948:	fa92 f2a2 	rbit	r2, r2
 800194c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001950:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001954:	fab2 f282 	clz	r2, r2
 8001958:	b2d2      	uxtb	r2, r2
 800195a:	f042 0220 	orr.w	r2, r2, #32
 800195e:	b2d2      	uxtb	r2, r2
 8001960:	f002 021f 	and.w	r2, r2, #31
 8001964:	2101      	movs	r1, #1
 8001966:	fa01 f202 	lsl.w	r2, r1, r2
 800196a:	4013      	ands	r3, r2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d1ab      	bne.n	80018c8 <HAL_RCC_OscConfig+0x284>
 8001970:	e003      	b.n	800197a <HAL_RCC_OscConfig+0x336>
 8001972:	bf00      	nop
 8001974:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001978:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800197a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800197e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0302 	and.w	r3, r3, #2
 800198a:	2b00      	cmp	r3, #0
 800198c:	f000 817d 	beq.w	8001c8a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001990:	4ba6      	ldr	r3, [pc, #664]	; (8001c2c <HAL_RCC_OscConfig+0x5e8>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f003 030c 	and.w	r3, r3, #12
 8001998:	2b00      	cmp	r3, #0
 800199a:	d00b      	beq.n	80019b4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800199c:	4ba3      	ldr	r3, [pc, #652]	; (8001c2c <HAL_RCC_OscConfig+0x5e8>)
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f003 030c 	and.w	r3, r3, #12
 80019a4:	2b08      	cmp	r3, #8
 80019a6:	d172      	bne.n	8001a8e <HAL_RCC_OscConfig+0x44a>
 80019a8:	4ba0      	ldr	r3, [pc, #640]	; (8001c2c <HAL_RCC_OscConfig+0x5e8>)
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d16c      	bne.n	8001a8e <HAL_RCC_OscConfig+0x44a>
 80019b4:	2302      	movs	r3, #2
 80019b6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ba:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80019be:	fa93 f3a3 	rbit	r3, r3
 80019c2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80019c6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019ca:	fab3 f383 	clz	r3, r3
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	095b      	lsrs	r3, r3, #5
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	f043 0301 	orr.w	r3, r3, #1
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	2b01      	cmp	r3, #1
 80019dc:	d102      	bne.n	80019e4 <HAL_RCC_OscConfig+0x3a0>
 80019de:	4b93      	ldr	r3, [pc, #588]	; (8001c2c <HAL_RCC_OscConfig+0x5e8>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	e013      	b.n	8001a0c <HAL_RCC_OscConfig+0x3c8>
 80019e4:	2302      	movs	r3, #2
 80019e6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ea:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80019ee:	fa93 f3a3 	rbit	r3, r3
 80019f2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80019f6:	2302      	movs	r3, #2
 80019f8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80019fc:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001a00:	fa93 f3a3 	rbit	r3, r3
 8001a04:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001a08:	4b88      	ldr	r3, [pc, #544]	; (8001c2c <HAL_RCC_OscConfig+0x5e8>)
 8001a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a0c:	2202      	movs	r2, #2
 8001a0e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001a12:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001a16:	fa92 f2a2 	rbit	r2, r2
 8001a1a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001a1e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001a22:	fab2 f282 	clz	r2, r2
 8001a26:	b2d2      	uxtb	r2, r2
 8001a28:	f042 0220 	orr.w	r2, r2, #32
 8001a2c:	b2d2      	uxtb	r2, r2
 8001a2e:	f002 021f 	and.w	r2, r2, #31
 8001a32:	2101      	movs	r1, #1
 8001a34:	fa01 f202 	lsl.w	r2, r1, r2
 8001a38:	4013      	ands	r3, r2
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d00a      	beq.n	8001a54 <HAL_RCC_OscConfig+0x410>
 8001a3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a42:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	691b      	ldr	r3, [r3, #16]
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d002      	beq.n	8001a54 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	f000 be2e 	b.w	80026b0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a54:	4b75      	ldr	r3, [pc, #468]	; (8001c2c <HAL_RCC_OscConfig+0x5e8>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a60:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	695b      	ldr	r3, [r3, #20]
 8001a68:	21f8      	movs	r1, #248	; 0xf8
 8001a6a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a6e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001a72:	fa91 f1a1 	rbit	r1, r1
 8001a76:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001a7a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001a7e:	fab1 f181 	clz	r1, r1
 8001a82:	b2c9      	uxtb	r1, r1
 8001a84:	408b      	lsls	r3, r1
 8001a86:	4969      	ldr	r1, [pc, #420]	; (8001c2c <HAL_RCC_OscConfig+0x5e8>)
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a8c:	e0fd      	b.n	8001c8a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a92:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	691b      	ldr	r3, [r3, #16]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	f000 8088 	beq.w	8001bb0 <HAL_RCC_OscConfig+0x56c>
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001aaa:	fa93 f3a3 	rbit	r3, r3
 8001aae:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001ab2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ab6:	fab3 f383 	clz	r3, r3
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ac0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	2301      	movs	r3, #1
 8001aca:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001acc:	f7ff fa48 	bl	8000f60 <HAL_GetTick>
 8001ad0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ad4:	e00a      	b.n	8001aec <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ad6:	f7ff fa43 	bl	8000f60 <HAL_GetTick>
 8001ada:	4602      	mov	r2, r0
 8001adc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d902      	bls.n	8001aec <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	f000 bde2 	b.w	80026b0 <HAL_RCC_OscConfig+0x106c>
 8001aec:	2302      	movs	r3, #2
 8001aee:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001af6:	fa93 f3a3 	rbit	r3, r3
 8001afa:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001afe:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b02:	fab3 f383 	clz	r3, r3
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	095b      	lsrs	r3, r3, #5
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d102      	bne.n	8001b1c <HAL_RCC_OscConfig+0x4d8>
 8001b16:	4b45      	ldr	r3, [pc, #276]	; (8001c2c <HAL_RCC_OscConfig+0x5e8>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	e013      	b.n	8001b44 <HAL_RCC_OscConfig+0x500>
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b22:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001b26:	fa93 f3a3 	rbit	r3, r3
 8001b2a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001b2e:	2302      	movs	r3, #2
 8001b30:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001b34:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001b38:	fa93 f3a3 	rbit	r3, r3
 8001b3c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001b40:	4b3a      	ldr	r3, [pc, #232]	; (8001c2c <HAL_RCC_OscConfig+0x5e8>)
 8001b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b44:	2202      	movs	r2, #2
 8001b46:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8001b4a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001b4e:	fa92 f2a2 	rbit	r2, r2
 8001b52:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001b56:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001b5a:	fab2 f282 	clz	r2, r2
 8001b5e:	b2d2      	uxtb	r2, r2
 8001b60:	f042 0220 	orr.w	r2, r2, #32
 8001b64:	b2d2      	uxtb	r2, r2
 8001b66:	f002 021f 	and.w	r2, r2, #31
 8001b6a:	2101      	movs	r1, #1
 8001b6c:	fa01 f202 	lsl.w	r2, r1, r2
 8001b70:	4013      	ands	r3, r2
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d0af      	beq.n	8001ad6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b76:	4b2d      	ldr	r3, [pc, #180]	; (8001c2c <HAL_RCC_OscConfig+0x5e8>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b82:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	695b      	ldr	r3, [r3, #20]
 8001b8a:	21f8      	movs	r1, #248	; 0xf8
 8001b8c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b90:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001b94:	fa91 f1a1 	rbit	r1, r1
 8001b98:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001b9c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001ba0:	fab1 f181 	clz	r1, r1
 8001ba4:	b2c9      	uxtb	r1, r1
 8001ba6:	408b      	lsls	r3, r1
 8001ba8:	4920      	ldr	r1, [pc, #128]	; (8001c2c <HAL_RCC_OscConfig+0x5e8>)
 8001baa:	4313      	orrs	r3, r2
 8001bac:	600b      	str	r3, [r1, #0]
 8001bae:	e06c      	b.n	8001c8a <HAL_RCC_OscConfig+0x646>
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001bba:	fa93 f3a3 	rbit	r3, r3
 8001bbe:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001bc2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bc6:	fab3 f383 	clz	r3, r3
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001bd0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	2300      	movs	r3, #0
 8001bda:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bdc:	f7ff f9c0 	bl	8000f60 <HAL_GetTick>
 8001be0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001be4:	e00a      	b.n	8001bfc <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001be6:	f7ff f9bb 	bl	8000f60 <HAL_GetTick>
 8001bea:	4602      	mov	r2, r0
 8001bec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d902      	bls.n	8001bfc <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	f000 bd5a 	b.w	80026b0 <HAL_RCC_OscConfig+0x106c>
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c02:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001c06:	fa93 f3a3 	rbit	r3, r3
 8001c0a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001c0e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c12:	fab3 f383 	clz	r3, r3
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	095b      	lsrs	r3, r3, #5
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	f043 0301 	orr.w	r3, r3, #1
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d104      	bne.n	8001c30 <HAL_RCC_OscConfig+0x5ec>
 8001c26:	4b01      	ldr	r3, [pc, #4]	; (8001c2c <HAL_RCC_OscConfig+0x5e8>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	e015      	b.n	8001c58 <HAL_RCC_OscConfig+0x614>
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	2302      	movs	r3, #2
 8001c32:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c36:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001c3a:	fa93 f3a3 	rbit	r3, r3
 8001c3e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001c42:	2302      	movs	r3, #2
 8001c44:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001c48:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001c4c:	fa93 f3a3 	rbit	r3, r3
 8001c50:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001c54:	4bc8      	ldr	r3, [pc, #800]	; (8001f78 <HAL_RCC_OscConfig+0x934>)
 8001c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c58:	2202      	movs	r2, #2
 8001c5a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001c5e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001c62:	fa92 f2a2 	rbit	r2, r2
 8001c66:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001c6a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001c6e:	fab2 f282 	clz	r2, r2
 8001c72:	b2d2      	uxtb	r2, r2
 8001c74:	f042 0220 	orr.w	r2, r2, #32
 8001c78:	b2d2      	uxtb	r2, r2
 8001c7a:	f002 021f 	and.w	r2, r2, #31
 8001c7e:	2101      	movs	r1, #1
 8001c80:	fa01 f202 	lsl.w	r2, r1, r2
 8001c84:	4013      	ands	r3, r2
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d1ad      	bne.n	8001be6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c8e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f003 0308 	and.w	r3, r3, #8
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	f000 8110 	beq.w	8001ec0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ca0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ca4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d079      	beq.n	8001da4 <HAL_RCC_OscConfig+0x760>
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001cba:	fa93 f3a3 	rbit	r3, r3
 8001cbe:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001cc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cc6:	fab3 f383 	clz	r3, r3
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	461a      	mov	r2, r3
 8001cce:	4bab      	ldr	r3, [pc, #684]	; (8001f7c <HAL_RCC_OscConfig+0x938>)
 8001cd0:	4413      	add	r3, r2
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cda:	f7ff f941 	bl	8000f60 <HAL_GetTick>
 8001cde:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ce2:	e00a      	b.n	8001cfa <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ce4:	f7ff f93c 	bl	8000f60 <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d902      	bls.n	8001cfa <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	f000 bcdb 	b.w	80026b0 <HAL_RCC_OscConfig+0x106c>
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d00:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001d04:	fa93 f3a3 	rbit	r3, r3
 8001d08:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001d0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d10:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001d14:	2202      	movs	r2, #2
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d1c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	fa93 f2a3 	rbit	r2, r3
 8001d26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d2a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001d38:	2202      	movs	r2, #2
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d40:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	fa93 f2a3 	rbit	r2, r3
 8001d4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d4e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001d52:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d54:	4b88      	ldr	r3, [pc, #544]	; (8001f78 <HAL_RCC_OscConfig+0x934>)
 8001d56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d5c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001d60:	2102      	movs	r1, #2
 8001d62:	6019      	str	r1, [r3, #0]
 8001d64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d68:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	fa93 f1a3 	rbit	r1, r3
 8001d72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d76:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001d7a:	6019      	str	r1, [r3, #0]
  return result;
 8001d7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d80:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	fab3 f383 	clz	r3, r3
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	f003 031f 	and.w	r3, r3, #31
 8001d96:	2101      	movs	r1, #1
 8001d98:	fa01 f303 	lsl.w	r3, r1, r3
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d0a0      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x6a0>
 8001da2:	e08d      	b.n	8001ec0 <HAL_RCC_OscConfig+0x87c>
 8001da4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001da8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001dac:	2201      	movs	r2, #1
 8001dae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001db4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	fa93 f2a3 	rbit	r2, r3
 8001dbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dc2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001dc6:	601a      	str	r2, [r3, #0]
  return result;
 8001dc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dcc:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001dd0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dd2:	fab3 f383 	clz	r3, r3
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	461a      	mov	r2, r3
 8001dda:	4b68      	ldr	r3, [pc, #416]	; (8001f7c <HAL_RCC_OscConfig+0x938>)
 8001ddc:	4413      	add	r3, r2
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	461a      	mov	r2, r3
 8001de2:	2300      	movs	r3, #0
 8001de4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001de6:	f7ff f8bb 	bl	8000f60 <HAL_GetTick>
 8001dea:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dee:	e00a      	b.n	8001e06 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001df0:	f7ff f8b6 	bl	8000f60 <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	d902      	bls.n	8001e06 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001e00:	2303      	movs	r3, #3
 8001e02:	f000 bc55 	b.w	80026b0 <HAL_RCC_OscConfig+0x106c>
 8001e06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e0a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001e0e:	2202      	movs	r2, #2
 8001e10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e16:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	fa93 f2a3 	rbit	r2, r3
 8001e20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e24:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e2e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001e32:	2202      	movs	r2, #2
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e3a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	fa93 f2a3 	rbit	r2, r3
 8001e44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e48:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e52:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001e56:	2202      	movs	r2, #2
 8001e58:	601a      	str	r2, [r3, #0]
 8001e5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e5e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	fa93 f2a3 	rbit	r2, r3
 8001e68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e6c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001e70:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e72:	4b41      	ldr	r3, [pc, #260]	; (8001f78 <HAL_RCC_OscConfig+0x934>)
 8001e74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e7a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001e7e:	2102      	movs	r1, #2
 8001e80:	6019      	str	r1, [r3, #0]
 8001e82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e86:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	fa93 f1a3 	rbit	r1, r3
 8001e90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e94:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001e98:	6019      	str	r1, [r3, #0]
  return result;
 8001e9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e9e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	fab3 f383 	clz	r3, r3
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	f003 031f 	and.w	r3, r3, #31
 8001eb4:	2101      	movs	r1, #1
 8001eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eba:	4013      	ands	r3, r2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d197      	bne.n	8001df0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ec0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ec4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0304 	and.w	r3, r3, #4
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	f000 81a1 	beq.w	8002218 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001edc:	4b26      	ldr	r3, [pc, #152]	; (8001f78 <HAL_RCC_OscConfig+0x934>)
 8001ede:	69db      	ldr	r3, [r3, #28]
 8001ee0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d116      	bne.n	8001f16 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ee8:	4b23      	ldr	r3, [pc, #140]	; (8001f78 <HAL_RCC_OscConfig+0x934>)
 8001eea:	69db      	ldr	r3, [r3, #28]
 8001eec:	4a22      	ldr	r2, [pc, #136]	; (8001f78 <HAL_RCC_OscConfig+0x934>)
 8001eee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ef2:	61d3      	str	r3, [r2, #28]
 8001ef4:	4b20      	ldr	r3, [pc, #128]	; (8001f78 <HAL_RCC_OscConfig+0x934>)
 8001ef6:	69db      	ldr	r3, [r3, #28]
 8001ef8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001efc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f00:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001f04:	601a      	str	r2, [r3, #0]
 8001f06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f0a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001f0e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001f10:	2301      	movs	r3, #1
 8001f12:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f16:	4b1a      	ldr	r3, [pc, #104]	; (8001f80 <HAL_RCC_OscConfig+0x93c>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d11a      	bne.n	8001f58 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f22:	4b17      	ldr	r3, [pc, #92]	; (8001f80 <HAL_RCC_OscConfig+0x93c>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a16      	ldr	r2, [pc, #88]	; (8001f80 <HAL_RCC_OscConfig+0x93c>)
 8001f28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f2c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f2e:	f7ff f817 	bl	8000f60 <HAL_GetTick>
 8001f32:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f36:	e009      	b.n	8001f4c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f38:	f7ff f812 	bl	8000f60 <HAL_GetTick>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	2b64      	cmp	r3, #100	; 0x64
 8001f46:	d901      	bls.n	8001f4c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	e3b1      	b.n	80026b0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f4c:	4b0c      	ldr	r3, [pc, #48]	; (8001f80 <HAL_RCC_OscConfig+0x93c>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d0ef      	beq.n	8001f38 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f5c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d10d      	bne.n	8001f84 <HAL_RCC_OscConfig+0x940>
 8001f68:	4b03      	ldr	r3, [pc, #12]	; (8001f78 <HAL_RCC_OscConfig+0x934>)
 8001f6a:	6a1b      	ldr	r3, [r3, #32]
 8001f6c:	4a02      	ldr	r2, [pc, #8]	; (8001f78 <HAL_RCC_OscConfig+0x934>)
 8001f6e:	f043 0301 	orr.w	r3, r3, #1
 8001f72:	6213      	str	r3, [r2, #32]
 8001f74:	e03c      	b.n	8001ff0 <HAL_RCC_OscConfig+0x9ac>
 8001f76:	bf00      	nop
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	10908120 	.word	0x10908120
 8001f80:	40007000 	.word	0x40007000
 8001f84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f88:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d10c      	bne.n	8001fae <HAL_RCC_OscConfig+0x96a>
 8001f94:	4bc1      	ldr	r3, [pc, #772]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 8001f96:	6a1b      	ldr	r3, [r3, #32]
 8001f98:	4ac0      	ldr	r2, [pc, #768]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 8001f9a:	f023 0301 	bic.w	r3, r3, #1
 8001f9e:	6213      	str	r3, [r2, #32]
 8001fa0:	4bbe      	ldr	r3, [pc, #760]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 8001fa2:	6a1b      	ldr	r3, [r3, #32]
 8001fa4:	4abd      	ldr	r2, [pc, #756]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 8001fa6:	f023 0304 	bic.w	r3, r3, #4
 8001faa:	6213      	str	r3, [r2, #32]
 8001fac:	e020      	b.n	8001ff0 <HAL_RCC_OscConfig+0x9ac>
 8001fae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fb2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	2b05      	cmp	r3, #5
 8001fbc:	d10c      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x994>
 8001fbe:	4bb7      	ldr	r3, [pc, #732]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 8001fc0:	6a1b      	ldr	r3, [r3, #32]
 8001fc2:	4ab6      	ldr	r2, [pc, #728]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 8001fc4:	f043 0304 	orr.w	r3, r3, #4
 8001fc8:	6213      	str	r3, [r2, #32]
 8001fca:	4bb4      	ldr	r3, [pc, #720]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 8001fcc:	6a1b      	ldr	r3, [r3, #32]
 8001fce:	4ab3      	ldr	r2, [pc, #716]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	6213      	str	r3, [r2, #32]
 8001fd6:	e00b      	b.n	8001ff0 <HAL_RCC_OscConfig+0x9ac>
 8001fd8:	4bb0      	ldr	r3, [pc, #704]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 8001fda:	6a1b      	ldr	r3, [r3, #32]
 8001fdc:	4aaf      	ldr	r2, [pc, #700]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 8001fde:	f023 0301 	bic.w	r3, r3, #1
 8001fe2:	6213      	str	r3, [r2, #32]
 8001fe4:	4bad      	ldr	r3, [pc, #692]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 8001fe6:	6a1b      	ldr	r3, [r3, #32]
 8001fe8:	4aac      	ldr	r2, [pc, #688]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 8001fea:	f023 0304 	bic.w	r3, r3, #4
 8001fee:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ff0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ff4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	f000 8081 	beq.w	8002104 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002002:	f7fe ffad 	bl	8000f60 <HAL_GetTick>
 8002006:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800200a:	e00b      	b.n	8002024 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800200c:	f7fe ffa8 	bl	8000f60 <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002016:	1ad3      	subs	r3, r2, r3
 8002018:	f241 3288 	movw	r2, #5000	; 0x1388
 800201c:	4293      	cmp	r3, r2
 800201e:	d901      	bls.n	8002024 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002020:	2303      	movs	r3, #3
 8002022:	e345      	b.n	80026b0 <HAL_RCC_OscConfig+0x106c>
 8002024:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002028:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800202c:	2202      	movs	r2, #2
 800202e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002030:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002034:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	fa93 f2a3 	rbit	r2, r3
 800203e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002042:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002046:	601a      	str	r2, [r3, #0]
 8002048:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800204c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002050:	2202      	movs	r2, #2
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002058:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	fa93 f2a3 	rbit	r2, r3
 8002062:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002066:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800206a:	601a      	str	r2, [r3, #0]
  return result;
 800206c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002070:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002074:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002076:	fab3 f383 	clz	r3, r3
 800207a:	b2db      	uxtb	r3, r3
 800207c:	095b      	lsrs	r3, r3, #5
 800207e:	b2db      	uxtb	r3, r3
 8002080:	f043 0302 	orr.w	r3, r3, #2
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b02      	cmp	r3, #2
 8002088:	d102      	bne.n	8002090 <HAL_RCC_OscConfig+0xa4c>
 800208a:	4b84      	ldr	r3, [pc, #528]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 800208c:	6a1b      	ldr	r3, [r3, #32]
 800208e:	e013      	b.n	80020b8 <HAL_RCC_OscConfig+0xa74>
 8002090:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002094:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002098:	2202      	movs	r2, #2
 800209a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020a0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	fa93 f2a3 	rbit	r2, r3
 80020aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020ae:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	4b79      	ldr	r3, [pc, #484]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 80020b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80020bc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80020c0:	2102      	movs	r1, #2
 80020c2:	6011      	str	r1, [r2, #0]
 80020c4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80020c8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80020cc:	6812      	ldr	r2, [r2, #0]
 80020ce:	fa92 f1a2 	rbit	r1, r2
 80020d2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80020d6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80020da:	6011      	str	r1, [r2, #0]
  return result;
 80020dc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80020e0:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80020e4:	6812      	ldr	r2, [r2, #0]
 80020e6:	fab2 f282 	clz	r2, r2
 80020ea:	b2d2      	uxtb	r2, r2
 80020ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80020f0:	b2d2      	uxtb	r2, r2
 80020f2:	f002 021f 	and.w	r2, r2, #31
 80020f6:	2101      	movs	r1, #1
 80020f8:	fa01 f202 	lsl.w	r2, r1, r2
 80020fc:	4013      	ands	r3, r2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d084      	beq.n	800200c <HAL_RCC_OscConfig+0x9c8>
 8002102:	e07f      	b.n	8002204 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002104:	f7fe ff2c 	bl	8000f60 <HAL_GetTick>
 8002108:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800210c:	e00b      	b.n	8002126 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800210e:	f7fe ff27 	bl	8000f60 <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	f241 3288 	movw	r2, #5000	; 0x1388
 800211e:	4293      	cmp	r3, r2
 8002120:	d901      	bls.n	8002126 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e2c4      	b.n	80026b0 <HAL_RCC_OscConfig+0x106c>
 8002126:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800212a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800212e:	2202      	movs	r2, #2
 8002130:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002132:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002136:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	fa93 f2a3 	rbit	r2, r3
 8002140:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002144:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002148:	601a      	str	r2, [r3, #0]
 800214a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800214e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002152:	2202      	movs	r2, #2
 8002154:	601a      	str	r2, [r3, #0]
 8002156:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800215a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	fa93 f2a3 	rbit	r2, r3
 8002164:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002168:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800216c:	601a      	str	r2, [r3, #0]
  return result;
 800216e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002172:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002176:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002178:	fab3 f383 	clz	r3, r3
 800217c:	b2db      	uxtb	r3, r3
 800217e:	095b      	lsrs	r3, r3, #5
 8002180:	b2db      	uxtb	r3, r3
 8002182:	f043 0302 	orr.w	r3, r3, #2
 8002186:	b2db      	uxtb	r3, r3
 8002188:	2b02      	cmp	r3, #2
 800218a:	d102      	bne.n	8002192 <HAL_RCC_OscConfig+0xb4e>
 800218c:	4b43      	ldr	r3, [pc, #268]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 800218e:	6a1b      	ldr	r3, [r3, #32]
 8002190:	e013      	b.n	80021ba <HAL_RCC_OscConfig+0xb76>
 8002192:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002196:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800219a:	2202      	movs	r2, #2
 800219c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800219e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021a2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	fa93 f2a3 	rbit	r2, r3
 80021ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021b0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80021b4:	601a      	str	r2, [r3, #0]
 80021b6:	4b39      	ldr	r3, [pc, #228]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 80021b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80021be:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80021c2:	2102      	movs	r1, #2
 80021c4:	6011      	str	r1, [r2, #0]
 80021c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80021ca:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80021ce:	6812      	ldr	r2, [r2, #0]
 80021d0:	fa92 f1a2 	rbit	r1, r2
 80021d4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80021d8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80021dc:	6011      	str	r1, [r2, #0]
  return result;
 80021de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80021e2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80021e6:	6812      	ldr	r2, [r2, #0]
 80021e8:	fab2 f282 	clz	r2, r2
 80021ec:	b2d2      	uxtb	r2, r2
 80021ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021f2:	b2d2      	uxtb	r2, r2
 80021f4:	f002 021f 	and.w	r2, r2, #31
 80021f8:	2101      	movs	r1, #1
 80021fa:	fa01 f202 	lsl.w	r2, r1, r2
 80021fe:	4013      	ands	r3, r2
 8002200:	2b00      	cmp	r3, #0
 8002202:	d184      	bne.n	800210e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002204:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002208:	2b01      	cmp	r3, #1
 800220a:	d105      	bne.n	8002218 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800220c:	4b23      	ldr	r3, [pc, #140]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 800220e:	69db      	ldr	r3, [r3, #28]
 8002210:	4a22      	ldr	r2, [pc, #136]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 8002212:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002216:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002218:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800221c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	69db      	ldr	r3, [r3, #28]
 8002224:	2b00      	cmp	r3, #0
 8002226:	f000 8242 	beq.w	80026ae <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800222a:	4b1c      	ldr	r3, [pc, #112]	; (800229c <HAL_RCC_OscConfig+0xc58>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f003 030c 	and.w	r3, r3, #12
 8002232:	2b08      	cmp	r3, #8
 8002234:	f000 8213 	beq.w	800265e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002238:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800223c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	69db      	ldr	r3, [r3, #28]
 8002244:	2b02      	cmp	r3, #2
 8002246:	f040 8162 	bne.w	800250e <HAL_RCC_OscConfig+0xeca>
 800224a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800224e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002252:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002256:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002258:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800225c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	fa93 f2a3 	rbit	r2, r3
 8002266:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800226a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800226e:	601a      	str	r2, [r3, #0]
  return result;
 8002270:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002274:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002278:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800227a:	fab3 f383 	clz	r3, r3
 800227e:	b2db      	uxtb	r3, r3
 8002280:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002284:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	461a      	mov	r2, r3
 800228c:	2300      	movs	r3, #0
 800228e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002290:	f7fe fe66 	bl	8000f60 <HAL_GetTick>
 8002294:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002298:	e00c      	b.n	80022b4 <HAL_RCC_OscConfig+0xc70>
 800229a:	bf00      	nop
 800229c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022a0:	f7fe fe5e 	bl	8000f60 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d901      	bls.n	80022b4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	e1fd      	b.n	80026b0 <HAL_RCC_OscConfig+0x106c>
 80022b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022b8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80022bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022c6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	fa93 f2a3 	rbit	r2, r3
 80022d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022d4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80022d8:	601a      	str	r2, [r3, #0]
  return result;
 80022da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022de:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80022e2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022e4:	fab3 f383 	clz	r3, r3
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	095b      	lsrs	r3, r3, #5
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	f043 0301 	orr.w	r3, r3, #1
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d102      	bne.n	80022fe <HAL_RCC_OscConfig+0xcba>
 80022f8:	4bb0      	ldr	r3, [pc, #704]	; (80025bc <HAL_RCC_OscConfig+0xf78>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	e027      	b.n	800234e <HAL_RCC_OscConfig+0xd0a>
 80022fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002302:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002306:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800230a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800230c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002310:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	fa93 f2a3 	rbit	r2, r3
 800231a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800231e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002328:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800232c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002330:	601a      	str	r2, [r3, #0]
 8002332:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002336:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	fa93 f2a3 	rbit	r2, r3
 8002340:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002344:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002348:	601a      	str	r2, [r3, #0]
 800234a:	4b9c      	ldr	r3, [pc, #624]	; (80025bc <HAL_RCC_OscConfig+0xf78>)
 800234c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800234e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002352:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002356:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800235a:	6011      	str	r1, [r2, #0]
 800235c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002360:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002364:	6812      	ldr	r2, [r2, #0]
 8002366:	fa92 f1a2 	rbit	r1, r2
 800236a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800236e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002372:	6011      	str	r1, [r2, #0]
  return result;
 8002374:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002378:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800237c:	6812      	ldr	r2, [r2, #0]
 800237e:	fab2 f282 	clz	r2, r2
 8002382:	b2d2      	uxtb	r2, r2
 8002384:	f042 0220 	orr.w	r2, r2, #32
 8002388:	b2d2      	uxtb	r2, r2
 800238a:	f002 021f 	and.w	r2, r2, #31
 800238e:	2101      	movs	r1, #1
 8002390:	fa01 f202 	lsl.w	r2, r1, r2
 8002394:	4013      	ands	r3, r2
 8002396:	2b00      	cmp	r3, #0
 8002398:	d182      	bne.n	80022a0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800239a:	4b88      	ldr	r3, [pc, #544]	; (80025bc <HAL_RCC_OscConfig+0xf78>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80023a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80023ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	6a1b      	ldr	r3, [r3, #32]
 80023ba:	430b      	orrs	r3, r1
 80023bc:	497f      	ldr	r1, [pc, #508]	; (80025bc <HAL_RCC_OscConfig+0xf78>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	604b      	str	r3, [r1, #4]
 80023c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023c6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80023ca:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80023ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023d4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	fa93 f2a3 	rbit	r2, r3
 80023de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023e2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80023e6:	601a      	str	r2, [r3, #0]
  return result;
 80023e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023ec:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80023f0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023f2:	fab3 f383 	clz	r3, r3
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80023fc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	461a      	mov	r2, r3
 8002404:	2301      	movs	r3, #1
 8002406:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002408:	f7fe fdaa 	bl	8000f60 <HAL_GetTick>
 800240c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002410:	e009      	b.n	8002426 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002412:	f7fe fda5 	bl	8000f60 <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	2b02      	cmp	r3, #2
 8002420:	d901      	bls.n	8002426 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8002422:	2303      	movs	r3, #3
 8002424:	e144      	b.n	80026b0 <HAL_RCC_OscConfig+0x106c>
 8002426:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800242a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800242e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002432:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002434:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002438:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	fa93 f2a3 	rbit	r2, r3
 8002442:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002446:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800244a:	601a      	str	r2, [r3, #0]
  return result;
 800244c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002450:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002454:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002456:	fab3 f383 	clz	r3, r3
 800245a:	b2db      	uxtb	r3, r3
 800245c:	095b      	lsrs	r3, r3, #5
 800245e:	b2db      	uxtb	r3, r3
 8002460:	f043 0301 	orr.w	r3, r3, #1
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2b01      	cmp	r3, #1
 8002468:	d102      	bne.n	8002470 <HAL_RCC_OscConfig+0xe2c>
 800246a:	4b54      	ldr	r3, [pc, #336]	; (80025bc <HAL_RCC_OscConfig+0xf78>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	e027      	b.n	80024c0 <HAL_RCC_OscConfig+0xe7c>
 8002470:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002474:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002478:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800247c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800247e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002482:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	fa93 f2a3 	rbit	r2, r3
 800248c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002490:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800249a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800249e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024a8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	fa93 f2a3 	rbit	r2, r3
 80024b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024b6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80024ba:	601a      	str	r2, [r3, #0]
 80024bc:	4b3f      	ldr	r3, [pc, #252]	; (80025bc <HAL_RCC_OscConfig+0xf78>)
 80024be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80024c4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80024c8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80024cc:	6011      	str	r1, [r2, #0]
 80024ce:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80024d2:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80024d6:	6812      	ldr	r2, [r2, #0]
 80024d8:	fa92 f1a2 	rbit	r1, r2
 80024dc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80024e0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80024e4:	6011      	str	r1, [r2, #0]
  return result;
 80024e6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80024ea:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80024ee:	6812      	ldr	r2, [r2, #0]
 80024f0:	fab2 f282 	clz	r2, r2
 80024f4:	b2d2      	uxtb	r2, r2
 80024f6:	f042 0220 	orr.w	r2, r2, #32
 80024fa:	b2d2      	uxtb	r2, r2
 80024fc:	f002 021f 	and.w	r2, r2, #31
 8002500:	2101      	movs	r1, #1
 8002502:	fa01 f202 	lsl.w	r2, r1, r2
 8002506:	4013      	ands	r3, r2
 8002508:	2b00      	cmp	r3, #0
 800250a:	d082      	beq.n	8002412 <HAL_RCC_OscConfig+0xdce>
 800250c:	e0cf      	b.n	80026ae <HAL_RCC_OscConfig+0x106a>
 800250e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002512:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002516:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800251a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800251c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002520:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	fa93 f2a3 	rbit	r2, r3
 800252a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800252e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002532:	601a      	str	r2, [r3, #0]
  return result;
 8002534:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002538:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800253c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800253e:	fab3 f383 	clz	r3, r3
 8002542:	b2db      	uxtb	r3, r3
 8002544:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002548:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	461a      	mov	r2, r3
 8002550:	2300      	movs	r3, #0
 8002552:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002554:	f7fe fd04 	bl	8000f60 <HAL_GetTick>
 8002558:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800255c:	e009      	b.n	8002572 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800255e:	f7fe fcff 	bl	8000f60 <HAL_GetTick>
 8002562:	4602      	mov	r2, r0
 8002564:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	2b02      	cmp	r3, #2
 800256c:	d901      	bls.n	8002572 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e09e      	b.n	80026b0 <HAL_RCC_OscConfig+0x106c>
 8002572:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002576:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800257a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800257e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002580:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002584:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	fa93 f2a3 	rbit	r2, r3
 800258e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002592:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002596:	601a      	str	r2, [r3, #0]
  return result;
 8002598:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800259c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80025a0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025a2:	fab3 f383 	clz	r3, r3
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	095b      	lsrs	r3, r3, #5
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	f043 0301 	orr.w	r3, r3, #1
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d104      	bne.n	80025c0 <HAL_RCC_OscConfig+0xf7c>
 80025b6:	4b01      	ldr	r3, [pc, #4]	; (80025bc <HAL_RCC_OscConfig+0xf78>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	e029      	b.n	8002610 <HAL_RCC_OscConfig+0xfcc>
 80025bc:	40021000 	.word	0x40021000
 80025c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025c4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80025c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025d2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	fa93 f2a3 	rbit	r2, r3
 80025dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025e0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80025e4:	601a      	str	r2, [r3, #0]
 80025e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025ea:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80025ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025f2:	601a      	str	r2, [r3, #0]
 80025f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025f8:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	fa93 f2a3 	rbit	r2, r3
 8002602:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002606:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	4b2b      	ldr	r3, [pc, #172]	; (80026bc <HAL_RCC_OscConfig+0x1078>)
 800260e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002610:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002614:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002618:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800261c:	6011      	str	r1, [r2, #0]
 800261e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002622:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002626:	6812      	ldr	r2, [r2, #0]
 8002628:	fa92 f1a2 	rbit	r1, r2
 800262c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002630:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002634:	6011      	str	r1, [r2, #0]
  return result;
 8002636:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800263a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800263e:	6812      	ldr	r2, [r2, #0]
 8002640:	fab2 f282 	clz	r2, r2
 8002644:	b2d2      	uxtb	r2, r2
 8002646:	f042 0220 	orr.w	r2, r2, #32
 800264a:	b2d2      	uxtb	r2, r2
 800264c:	f002 021f 	and.w	r2, r2, #31
 8002650:	2101      	movs	r1, #1
 8002652:	fa01 f202 	lsl.w	r2, r1, r2
 8002656:	4013      	ands	r3, r2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d180      	bne.n	800255e <HAL_RCC_OscConfig+0xf1a>
 800265c:	e027      	b.n	80026ae <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800265e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002662:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	69db      	ldr	r3, [r3, #28]
 800266a:	2b01      	cmp	r3, #1
 800266c:	d101      	bne.n	8002672 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e01e      	b.n	80026b0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002672:	4b12      	ldr	r3, [pc, #72]	; (80026bc <HAL_RCC_OscConfig+0x1078>)
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800267a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800267e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002682:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002686:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	6a1b      	ldr	r3, [r3, #32]
 800268e:	429a      	cmp	r2, r3
 8002690:	d10b      	bne.n	80026aa <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002692:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002696:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800269a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800269e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d001      	beq.n	80026ae <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e000      	b.n	80026b0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80026ae:	2300      	movs	r3, #0
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	40021000 	.word	0x40021000

080026c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b09e      	sub	sp, #120	; 0x78
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80026ca:	2300      	movs	r3, #0
 80026cc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d101      	bne.n	80026d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e162      	b.n	800299e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026d8:	4b90      	ldr	r3, [pc, #576]	; (800291c <HAL_RCC_ClockConfig+0x25c>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0307 	and.w	r3, r3, #7
 80026e0:	683a      	ldr	r2, [r7, #0]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d910      	bls.n	8002708 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026e6:	4b8d      	ldr	r3, [pc, #564]	; (800291c <HAL_RCC_ClockConfig+0x25c>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f023 0207 	bic.w	r2, r3, #7
 80026ee:	498b      	ldr	r1, [pc, #556]	; (800291c <HAL_RCC_ClockConfig+0x25c>)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026f6:	4b89      	ldr	r3, [pc, #548]	; (800291c <HAL_RCC_ClockConfig+0x25c>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0307 	and.w	r3, r3, #7
 80026fe:	683a      	ldr	r2, [r7, #0]
 8002700:	429a      	cmp	r2, r3
 8002702:	d001      	beq.n	8002708 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e14a      	b.n	800299e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0302 	and.w	r3, r3, #2
 8002710:	2b00      	cmp	r3, #0
 8002712:	d008      	beq.n	8002726 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002714:	4b82      	ldr	r3, [pc, #520]	; (8002920 <HAL_RCC_ClockConfig+0x260>)
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	497f      	ldr	r1, [pc, #508]	; (8002920 <HAL_RCC_ClockConfig+0x260>)
 8002722:	4313      	orrs	r3, r2
 8002724:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0301 	and.w	r3, r3, #1
 800272e:	2b00      	cmp	r3, #0
 8002730:	f000 80dc 	beq.w	80028ec <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	2b01      	cmp	r3, #1
 800273a:	d13c      	bne.n	80027b6 <HAL_RCC_ClockConfig+0xf6>
 800273c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002740:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002742:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002744:	fa93 f3a3 	rbit	r3, r3
 8002748:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800274a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800274c:	fab3 f383 	clz	r3, r3
 8002750:	b2db      	uxtb	r3, r3
 8002752:	095b      	lsrs	r3, r3, #5
 8002754:	b2db      	uxtb	r3, r3
 8002756:	f043 0301 	orr.w	r3, r3, #1
 800275a:	b2db      	uxtb	r3, r3
 800275c:	2b01      	cmp	r3, #1
 800275e:	d102      	bne.n	8002766 <HAL_RCC_ClockConfig+0xa6>
 8002760:	4b6f      	ldr	r3, [pc, #444]	; (8002920 <HAL_RCC_ClockConfig+0x260>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	e00f      	b.n	8002786 <HAL_RCC_ClockConfig+0xc6>
 8002766:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800276a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800276c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800276e:	fa93 f3a3 	rbit	r3, r3
 8002772:	667b      	str	r3, [r7, #100]	; 0x64
 8002774:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002778:	663b      	str	r3, [r7, #96]	; 0x60
 800277a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800277c:	fa93 f3a3 	rbit	r3, r3
 8002780:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002782:	4b67      	ldr	r3, [pc, #412]	; (8002920 <HAL_RCC_ClockConfig+0x260>)
 8002784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002786:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800278a:	65ba      	str	r2, [r7, #88]	; 0x58
 800278c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800278e:	fa92 f2a2 	rbit	r2, r2
 8002792:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002794:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002796:	fab2 f282 	clz	r2, r2
 800279a:	b2d2      	uxtb	r2, r2
 800279c:	f042 0220 	orr.w	r2, r2, #32
 80027a0:	b2d2      	uxtb	r2, r2
 80027a2:	f002 021f 	and.w	r2, r2, #31
 80027a6:	2101      	movs	r1, #1
 80027a8:	fa01 f202 	lsl.w	r2, r1, r2
 80027ac:	4013      	ands	r3, r2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d17b      	bne.n	80028aa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e0f3      	b.n	800299e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d13c      	bne.n	8002838 <HAL_RCC_ClockConfig+0x178>
 80027be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027c2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80027c6:	fa93 f3a3 	rbit	r3, r3
 80027ca:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80027cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027ce:	fab3 f383 	clz	r3, r3
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	095b      	lsrs	r3, r3, #5
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	f043 0301 	orr.w	r3, r3, #1
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d102      	bne.n	80027e8 <HAL_RCC_ClockConfig+0x128>
 80027e2:	4b4f      	ldr	r3, [pc, #316]	; (8002920 <HAL_RCC_ClockConfig+0x260>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	e00f      	b.n	8002808 <HAL_RCC_ClockConfig+0x148>
 80027e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027ec:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80027f0:	fa93 f3a3 	rbit	r3, r3
 80027f4:	647b      	str	r3, [r7, #68]	; 0x44
 80027f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027fa:	643b      	str	r3, [r7, #64]	; 0x40
 80027fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80027fe:	fa93 f3a3 	rbit	r3, r3
 8002802:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002804:	4b46      	ldr	r3, [pc, #280]	; (8002920 <HAL_RCC_ClockConfig+0x260>)
 8002806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002808:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800280c:	63ba      	str	r2, [r7, #56]	; 0x38
 800280e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002810:	fa92 f2a2 	rbit	r2, r2
 8002814:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002816:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002818:	fab2 f282 	clz	r2, r2
 800281c:	b2d2      	uxtb	r2, r2
 800281e:	f042 0220 	orr.w	r2, r2, #32
 8002822:	b2d2      	uxtb	r2, r2
 8002824:	f002 021f 	and.w	r2, r2, #31
 8002828:	2101      	movs	r1, #1
 800282a:	fa01 f202 	lsl.w	r2, r1, r2
 800282e:	4013      	ands	r3, r2
 8002830:	2b00      	cmp	r3, #0
 8002832:	d13a      	bne.n	80028aa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e0b2      	b.n	800299e <HAL_RCC_ClockConfig+0x2de>
 8002838:	2302      	movs	r3, #2
 800283a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800283c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800283e:	fa93 f3a3 	rbit	r3, r3
 8002842:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002846:	fab3 f383 	clz	r3, r3
 800284a:	b2db      	uxtb	r3, r3
 800284c:	095b      	lsrs	r3, r3, #5
 800284e:	b2db      	uxtb	r3, r3
 8002850:	f043 0301 	orr.w	r3, r3, #1
 8002854:	b2db      	uxtb	r3, r3
 8002856:	2b01      	cmp	r3, #1
 8002858:	d102      	bne.n	8002860 <HAL_RCC_ClockConfig+0x1a0>
 800285a:	4b31      	ldr	r3, [pc, #196]	; (8002920 <HAL_RCC_ClockConfig+0x260>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	e00d      	b.n	800287c <HAL_RCC_ClockConfig+0x1bc>
 8002860:	2302      	movs	r3, #2
 8002862:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002866:	fa93 f3a3 	rbit	r3, r3
 800286a:	627b      	str	r3, [r7, #36]	; 0x24
 800286c:	2302      	movs	r3, #2
 800286e:	623b      	str	r3, [r7, #32]
 8002870:	6a3b      	ldr	r3, [r7, #32]
 8002872:	fa93 f3a3 	rbit	r3, r3
 8002876:	61fb      	str	r3, [r7, #28]
 8002878:	4b29      	ldr	r3, [pc, #164]	; (8002920 <HAL_RCC_ClockConfig+0x260>)
 800287a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287c:	2202      	movs	r2, #2
 800287e:	61ba      	str	r2, [r7, #24]
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	fa92 f2a2 	rbit	r2, r2
 8002886:	617a      	str	r2, [r7, #20]
  return result;
 8002888:	697a      	ldr	r2, [r7, #20]
 800288a:	fab2 f282 	clz	r2, r2
 800288e:	b2d2      	uxtb	r2, r2
 8002890:	f042 0220 	orr.w	r2, r2, #32
 8002894:	b2d2      	uxtb	r2, r2
 8002896:	f002 021f 	and.w	r2, r2, #31
 800289a:	2101      	movs	r1, #1
 800289c:	fa01 f202 	lsl.w	r2, r1, r2
 80028a0:	4013      	ands	r3, r2
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d101      	bne.n	80028aa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e079      	b.n	800299e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028aa:	4b1d      	ldr	r3, [pc, #116]	; (8002920 <HAL_RCC_ClockConfig+0x260>)
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	f023 0203 	bic.w	r2, r3, #3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	491a      	ldr	r1, [pc, #104]	; (8002920 <HAL_RCC_ClockConfig+0x260>)
 80028b8:	4313      	orrs	r3, r2
 80028ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028bc:	f7fe fb50 	bl	8000f60 <HAL_GetTick>
 80028c0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028c2:	e00a      	b.n	80028da <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028c4:	f7fe fb4c 	bl	8000f60 <HAL_GetTick>
 80028c8:	4602      	mov	r2, r0
 80028ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e061      	b.n	800299e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028da:	4b11      	ldr	r3, [pc, #68]	; (8002920 <HAL_RCC_ClockConfig+0x260>)
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f003 020c 	and.w	r2, r3, #12
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d1eb      	bne.n	80028c4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028ec:	4b0b      	ldr	r3, [pc, #44]	; (800291c <HAL_RCC_ClockConfig+0x25c>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0307 	and.w	r3, r3, #7
 80028f4:	683a      	ldr	r2, [r7, #0]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d214      	bcs.n	8002924 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028fa:	4b08      	ldr	r3, [pc, #32]	; (800291c <HAL_RCC_ClockConfig+0x25c>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f023 0207 	bic.w	r2, r3, #7
 8002902:	4906      	ldr	r1, [pc, #24]	; (800291c <HAL_RCC_ClockConfig+0x25c>)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	4313      	orrs	r3, r2
 8002908:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800290a:	4b04      	ldr	r3, [pc, #16]	; (800291c <HAL_RCC_ClockConfig+0x25c>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0307 	and.w	r3, r3, #7
 8002912:	683a      	ldr	r2, [r7, #0]
 8002914:	429a      	cmp	r2, r3
 8002916:	d005      	beq.n	8002924 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e040      	b.n	800299e <HAL_RCC_ClockConfig+0x2de>
 800291c:	40022000 	.word	0x40022000
 8002920:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 0304 	and.w	r3, r3, #4
 800292c:	2b00      	cmp	r3, #0
 800292e:	d008      	beq.n	8002942 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002930:	4b1d      	ldr	r3, [pc, #116]	; (80029a8 <HAL_RCC_ClockConfig+0x2e8>)
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	491a      	ldr	r1, [pc, #104]	; (80029a8 <HAL_RCC_ClockConfig+0x2e8>)
 800293e:	4313      	orrs	r3, r2
 8002940:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0308 	and.w	r3, r3, #8
 800294a:	2b00      	cmp	r3, #0
 800294c:	d009      	beq.n	8002962 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800294e:	4b16      	ldr	r3, [pc, #88]	; (80029a8 <HAL_RCC_ClockConfig+0x2e8>)
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	691b      	ldr	r3, [r3, #16]
 800295a:	00db      	lsls	r3, r3, #3
 800295c:	4912      	ldr	r1, [pc, #72]	; (80029a8 <HAL_RCC_ClockConfig+0x2e8>)
 800295e:	4313      	orrs	r3, r2
 8002960:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002962:	f000 f829 	bl	80029b8 <HAL_RCC_GetSysClockFreq>
 8002966:	4601      	mov	r1, r0
 8002968:	4b0f      	ldr	r3, [pc, #60]	; (80029a8 <HAL_RCC_ClockConfig+0x2e8>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002970:	22f0      	movs	r2, #240	; 0xf0
 8002972:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002974:	693a      	ldr	r2, [r7, #16]
 8002976:	fa92 f2a2 	rbit	r2, r2
 800297a:	60fa      	str	r2, [r7, #12]
  return result;
 800297c:	68fa      	ldr	r2, [r7, #12]
 800297e:	fab2 f282 	clz	r2, r2
 8002982:	b2d2      	uxtb	r2, r2
 8002984:	40d3      	lsrs	r3, r2
 8002986:	4a09      	ldr	r2, [pc, #36]	; (80029ac <HAL_RCC_ClockConfig+0x2ec>)
 8002988:	5cd3      	ldrb	r3, [r2, r3]
 800298a:	fa21 f303 	lsr.w	r3, r1, r3
 800298e:	4a08      	ldr	r2, [pc, #32]	; (80029b0 <HAL_RCC_ClockConfig+0x2f0>)
 8002990:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002992:	4b08      	ldr	r3, [pc, #32]	; (80029b4 <HAL_RCC_ClockConfig+0x2f4>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4618      	mov	r0, r3
 8002998:	f7fe fa9e 	bl	8000ed8 <HAL_InitTick>
  
  return HAL_OK;
 800299c:	2300      	movs	r3, #0
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3778      	adds	r7, #120	; 0x78
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	40021000 	.word	0x40021000
 80029ac:	08006b0c 	.word	0x08006b0c
 80029b0:	20000000 	.word	0x20000000
 80029b4:	20000004 	.word	0x20000004

080029b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b08b      	sub	sp, #44	; 0x2c
 80029bc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80029be:	2300      	movs	r3, #0
 80029c0:	61fb      	str	r3, [r7, #28]
 80029c2:	2300      	movs	r3, #0
 80029c4:	61bb      	str	r3, [r7, #24]
 80029c6:	2300      	movs	r3, #0
 80029c8:	627b      	str	r3, [r7, #36]	; 0x24
 80029ca:	2300      	movs	r3, #0
 80029cc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80029ce:	2300      	movs	r3, #0
 80029d0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80029d2:	4b29      	ldr	r3, [pc, #164]	; (8002a78 <HAL_RCC_GetSysClockFreq+0xc0>)
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	f003 030c 	and.w	r3, r3, #12
 80029de:	2b04      	cmp	r3, #4
 80029e0:	d002      	beq.n	80029e8 <HAL_RCC_GetSysClockFreq+0x30>
 80029e2:	2b08      	cmp	r3, #8
 80029e4:	d003      	beq.n	80029ee <HAL_RCC_GetSysClockFreq+0x36>
 80029e6:	e03c      	b.n	8002a62 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80029e8:	4b24      	ldr	r3, [pc, #144]	; (8002a7c <HAL_RCC_GetSysClockFreq+0xc4>)
 80029ea:	623b      	str	r3, [r7, #32]
      break;
 80029ec:	e03c      	b.n	8002a68 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80029f4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80029f8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029fa:	68ba      	ldr	r2, [r7, #8]
 80029fc:	fa92 f2a2 	rbit	r2, r2
 8002a00:	607a      	str	r2, [r7, #4]
  return result;
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	fab2 f282 	clz	r2, r2
 8002a08:	b2d2      	uxtb	r2, r2
 8002a0a:	40d3      	lsrs	r3, r2
 8002a0c:	4a1c      	ldr	r2, [pc, #112]	; (8002a80 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002a0e:	5cd3      	ldrb	r3, [r2, r3]
 8002a10:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002a12:	4b19      	ldr	r3, [pc, #100]	; (8002a78 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a16:	f003 030f 	and.w	r3, r3, #15
 8002a1a:	220f      	movs	r2, #15
 8002a1c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	fa92 f2a2 	rbit	r2, r2
 8002a24:	60fa      	str	r2, [r7, #12]
  return result;
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	fab2 f282 	clz	r2, r2
 8002a2c:	b2d2      	uxtb	r2, r2
 8002a2e:	40d3      	lsrs	r3, r2
 8002a30:	4a14      	ldr	r2, [pc, #80]	; (8002a84 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002a32:	5cd3      	ldrb	r3, [r2, r3]
 8002a34:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d008      	beq.n	8002a52 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002a40:	4a0e      	ldr	r2, [pc, #56]	; (8002a7c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002a42:	69bb      	ldr	r3, [r7, #24]
 8002a44:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	fb02 f303 	mul.w	r3, r2, r3
 8002a4e:	627b      	str	r3, [r7, #36]	; 0x24
 8002a50:	e004      	b.n	8002a5c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	4a0c      	ldr	r2, [pc, #48]	; (8002a88 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002a56:	fb02 f303 	mul.w	r3, r2, r3
 8002a5a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5e:	623b      	str	r3, [r7, #32]
      break;
 8002a60:	e002      	b.n	8002a68 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a62:	4b06      	ldr	r3, [pc, #24]	; (8002a7c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002a64:	623b      	str	r3, [r7, #32]
      break;
 8002a66:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a68:	6a3b      	ldr	r3, [r7, #32]
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	372c      	adds	r7, #44	; 0x2c
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	007a1200 	.word	0x007a1200
 8002a80:	08006b24 	.word	0x08006b24
 8002a84:	08006b34 	.word	0x08006b34
 8002a88:	003d0900 	.word	0x003d0900

08002a8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a90:	4b03      	ldr	r3, [pc, #12]	; (8002aa0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a92:	681b      	ldr	r3, [r3, #0]
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	20000000 	.word	0x20000000

08002aa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002aaa:	f7ff ffef 	bl	8002a8c <HAL_RCC_GetHCLKFreq>
 8002aae:	4601      	mov	r1, r0
 8002ab0:	4b0b      	ldr	r3, [pc, #44]	; (8002ae0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ab8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002abc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	fa92 f2a2 	rbit	r2, r2
 8002ac4:	603a      	str	r2, [r7, #0]
  return result;
 8002ac6:	683a      	ldr	r2, [r7, #0]
 8002ac8:	fab2 f282 	clz	r2, r2
 8002acc:	b2d2      	uxtb	r2, r2
 8002ace:	40d3      	lsrs	r3, r2
 8002ad0:	4a04      	ldr	r2, [pc, #16]	; (8002ae4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002ad2:	5cd3      	ldrb	r3, [r2, r3]
 8002ad4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3708      	adds	r7, #8
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	40021000 	.word	0x40021000
 8002ae4:	08006b1c 	.word	0x08006b1c

08002ae8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002aee:	f7ff ffcd 	bl	8002a8c <HAL_RCC_GetHCLKFreq>
 8002af2:	4601      	mov	r1, r0
 8002af4:	4b0b      	ldr	r3, [pc, #44]	; (8002b24 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002afc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002b00:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	fa92 f2a2 	rbit	r2, r2
 8002b08:	603a      	str	r2, [r7, #0]
  return result;
 8002b0a:	683a      	ldr	r2, [r7, #0]
 8002b0c:	fab2 f282 	clz	r2, r2
 8002b10:	b2d2      	uxtb	r2, r2
 8002b12:	40d3      	lsrs	r3, r2
 8002b14:	4a04      	ldr	r2, [pc, #16]	; (8002b28 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002b16:	5cd3      	ldrb	r3, [r2, r3]
 8002b18:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3708      	adds	r7, #8
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	40021000 	.word	0x40021000
 8002b28:	08006b1c 	.word	0x08006b1c

08002b2c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b092      	sub	sp, #72	; 0x48
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b34:	2300      	movs	r3, #0
 8002b36:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	f000 80cd 	beq.w	8002cea <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b50:	4b86      	ldr	r3, [pc, #536]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002b52:	69db      	ldr	r3, [r3, #28]
 8002b54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d10e      	bne.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b5c:	4b83      	ldr	r3, [pc, #524]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002b5e:	69db      	ldr	r3, [r3, #28]
 8002b60:	4a82      	ldr	r2, [pc, #520]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002b62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b66:	61d3      	str	r3, [r2, #28]
 8002b68:	4b80      	ldr	r3, [pc, #512]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002b6a:	69db      	ldr	r3, [r3, #28]
 8002b6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b70:	60bb      	str	r3, [r7, #8]
 8002b72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b74:	2301      	movs	r3, #1
 8002b76:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b7a:	4b7d      	ldr	r3, [pc, #500]	; (8002d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d118      	bne.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b86:	4b7a      	ldr	r3, [pc, #488]	; (8002d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a79      	ldr	r2, [pc, #484]	; (8002d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002b8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b90:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b92:	f7fe f9e5 	bl	8000f60 <HAL_GetTick>
 8002b96:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b98:	e008      	b.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b9a:	f7fe f9e1 	bl	8000f60 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	2b64      	cmp	r3, #100	; 0x64
 8002ba6:	d901      	bls.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e0db      	b.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bac:	4b70      	ldr	r3, [pc, #448]	; (8002d70 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d0f0      	beq.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002bb8:	4b6c      	ldr	r3, [pc, #432]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002bba:	6a1b      	ldr	r3, [r3, #32]
 8002bbc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bc0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002bc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d07d      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bd0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	d076      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002bd6:	4b65      	ldr	r3, [pc, #404]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002bd8:	6a1b      	ldr	r3, [r3, #32]
 8002bda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bde:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002be0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002be4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002be8:	fa93 f3a3 	rbit	r3, r3
 8002bec:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002bee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002bf0:	fab3 f383 	clz	r3, r3
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	4b5e      	ldr	r3, [pc, #376]	; (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002bfa:	4413      	add	r3, r2
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	461a      	mov	r2, r3
 8002c00:	2301      	movs	r3, #1
 8002c02:	6013      	str	r3, [r2, #0]
 8002c04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c08:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c0c:	fa93 f3a3 	rbit	r3, r3
 8002c10:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002c12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c14:	fab3 f383 	clz	r3, r3
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	4b55      	ldr	r3, [pc, #340]	; (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002c1e:	4413      	add	r3, r2
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	461a      	mov	r2, r3
 8002c24:	2300      	movs	r3, #0
 8002c26:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002c28:	4a50      	ldr	r2, [pc, #320]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002c2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c2c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002c2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c30:	f003 0301 	and.w	r3, r3, #1
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d045      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c38:	f7fe f992 	bl	8000f60 <HAL_GetTick>
 8002c3c:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c3e:	e00a      	b.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c40:	f7fe f98e 	bl	8000f60 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d901      	bls.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e086      	b.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8002c56:	2302      	movs	r3, #2
 8002c58:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c5c:	fa93 f3a3 	rbit	r3, r3
 8002c60:	627b      	str	r3, [r7, #36]	; 0x24
 8002c62:	2302      	movs	r3, #2
 8002c64:	623b      	str	r3, [r7, #32]
 8002c66:	6a3b      	ldr	r3, [r7, #32]
 8002c68:	fa93 f3a3 	rbit	r3, r3
 8002c6c:	61fb      	str	r3, [r7, #28]
  return result;
 8002c6e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c70:	fab3 f383 	clz	r3, r3
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	095b      	lsrs	r3, r3, #5
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	f043 0302 	orr.w	r3, r3, #2
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d102      	bne.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8002c84:	4b39      	ldr	r3, [pc, #228]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	e007      	b.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8002c8a:	2302      	movs	r3, #2
 8002c8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	fa93 f3a3 	rbit	r3, r3
 8002c94:	617b      	str	r3, [r7, #20]
 8002c96:	4b35      	ldr	r3, [pc, #212]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9a:	2202      	movs	r2, #2
 8002c9c:	613a      	str	r2, [r7, #16]
 8002c9e:	693a      	ldr	r2, [r7, #16]
 8002ca0:	fa92 f2a2 	rbit	r2, r2
 8002ca4:	60fa      	str	r2, [r7, #12]
  return result;
 8002ca6:	68fa      	ldr	r2, [r7, #12]
 8002ca8:	fab2 f282 	clz	r2, r2
 8002cac:	b2d2      	uxtb	r2, r2
 8002cae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002cb2:	b2d2      	uxtb	r2, r2
 8002cb4:	f002 021f 	and.w	r2, r2, #31
 8002cb8:	2101      	movs	r1, #1
 8002cba:	fa01 f202 	lsl.w	r2, r1, r2
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d0bd      	beq.n	8002c40 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002cc4:	4b29      	ldr	r3, [pc, #164]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002cc6:	6a1b      	ldr	r3, [r3, #32]
 8002cc8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	4926      	ldr	r1, [pc, #152]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002cd6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d105      	bne.n	8002cea <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cde:	4b23      	ldr	r3, [pc, #140]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002ce0:	69db      	ldr	r3, [r3, #28]
 8002ce2:	4a22      	ldr	r2, [pc, #136]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002ce4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ce8:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d008      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002cf6:	4b1d      	ldr	r3, [pc, #116]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfa:	f023 0203 	bic.w	r2, r3, #3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	491a      	ldr	r1, [pc, #104]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d04:	4313      	orrs	r3, r2
 8002d06:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0320 	and.w	r3, r3, #32
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d008      	beq.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d14:	4b15      	ldr	r3, [pc, #84]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d18:	f023 0210 	bic.w	r2, r3, #16
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	4912      	ldr	r1, [pc, #72]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d22:	4313      	orrs	r3, r2
 8002d24:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d008      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002d32:	4b0e      	ldr	r3, [pc, #56]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d36:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	691b      	ldr	r3, [r3, #16]
 8002d3e:	490b      	ldr	r1, [pc, #44]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d008      	beq.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002d50:	4b06      	ldr	r3, [pc, #24]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d54:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	695b      	ldr	r3, [r3, #20]
 8002d5c:	4903      	ldr	r1, [pc, #12]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002d62:	2300      	movs	r3, #0
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3748      	adds	r7, #72	; 0x48
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	40021000 	.word	0x40021000
 8002d70:	40007000 	.word	0x40007000
 8002d74:	10908100 	.word	0x10908100

08002d78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e049      	b.n	8002e1e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d106      	bne.n	8002da4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f7fd fec4 	bl	8000b2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2202      	movs	r2, #2
 8002da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	3304      	adds	r3, #4
 8002db4:	4619      	mov	r1, r3
 8002db6:	4610      	mov	r0, r2
 8002db8:	f000 fb2c 	bl	8003414 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2201      	movs	r2, #1
 8002de0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2201      	movs	r2, #1
 8002e08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2201      	movs	r2, #1
 8002e10:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2201      	movs	r2, #1
 8002e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3708      	adds	r7, #8
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002e26:	b580      	push	{r7, lr}
 8002e28:	b082      	sub	sp, #8
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d101      	bne.n	8002e38 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e049      	b.n	8002ecc <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d106      	bne.n	8002e52 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f000 f841 	bl	8002ed4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2202      	movs	r2, #2
 8002e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	3304      	adds	r3, #4
 8002e62:	4619      	mov	r1, r3
 8002e64:	4610      	mov	r0, r2
 8002e66:	f000 fad5 	bl	8003414 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2201      	movs	r2, #1
 8002e76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2201      	movs	r2, #1
 8002e86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2201      	movs	r2, #1
 8002e96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2201      	movs	r2, #1
 8002eae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002eca:	2300      	movs	r3, #0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3708      	adds	r7, #8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8002edc:	bf00      	nop
 8002ede:	370c      	adds	r7, #12
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	691b      	ldr	r3, [r3, #16]
 8002ef6:	f003 0302 	and.w	r3, r3, #2
 8002efa:	2b02      	cmp	r3, #2
 8002efc:	d122      	bne.n	8002f44 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	f003 0302 	and.w	r3, r3, #2
 8002f08:	2b02      	cmp	r3, #2
 8002f0a:	d11b      	bne.n	8002f44 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f06f 0202 	mvn.w	r2, #2
 8002f14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	f003 0303 	and.w	r3, r3, #3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d003      	beq.n	8002f32 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 fa53 	bl	80033d6 <HAL_TIM_IC_CaptureCallback>
 8002f30:	e005      	b.n	8002f3e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 fa45 	bl	80033c2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f000 fa56 	bl	80033ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	f003 0304 	and.w	r3, r3, #4
 8002f4e:	2b04      	cmp	r3, #4
 8002f50:	d122      	bne.n	8002f98 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	f003 0304 	and.w	r3, r3, #4
 8002f5c:	2b04      	cmp	r3, #4
 8002f5e:	d11b      	bne.n	8002f98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f06f 0204 	mvn.w	r2, #4
 8002f68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	699b      	ldr	r3, [r3, #24]
 8002f76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d003      	beq.n	8002f86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f000 fa29 	bl	80033d6 <HAL_TIM_IC_CaptureCallback>
 8002f84:	e005      	b.n	8002f92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f000 fa1b 	bl	80033c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f000 fa2c 	bl	80033ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	f003 0308 	and.w	r3, r3, #8
 8002fa2:	2b08      	cmp	r3, #8
 8002fa4:	d122      	bne.n	8002fec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	f003 0308 	and.w	r3, r3, #8
 8002fb0:	2b08      	cmp	r3, #8
 8002fb2:	d11b      	bne.n	8002fec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f06f 0208 	mvn.w	r2, #8
 8002fbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2204      	movs	r2, #4
 8002fc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	69db      	ldr	r3, [r3, #28]
 8002fca:	f003 0303 	and.w	r3, r3, #3
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d003      	beq.n	8002fda <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f000 f9ff 	bl	80033d6 <HAL_TIM_IC_CaptureCallback>
 8002fd8:	e005      	b.n	8002fe6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f000 f9f1 	bl	80033c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f000 fa02 	bl	80033ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	691b      	ldr	r3, [r3, #16]
 8002ff2:	f003 0310 	and.w	r3, r3, #16
 8002ff6:	2b10      	cmp	r3, #16
 8002ff8:	d122      	bne.n	8003040 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	68db      	ldr	r3, [r3, #12]
 8003000:	f003 0310 	and.w	r3, r3, #16
 8003004:	2b10      	cmp	r3, #16
 8003006:	d11b      	bne.n	8003040 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f06f 0210 	mvn.w	r2, #16
 8003010:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2208      	movs	r2, #8
 8003016:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	69db      	ldr	r3, [r3, #28]
 800301e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003022:	2b00      	cmp	r3, #0
 8003024:	d003      	beq.n	800302e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f000 f9d5 	bl	80033d6 <HAL_TIM_IC_CaptureCallback>
 800302c:	e005      	b.n	800303a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 f9c7 	bl	80033c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f000 f9d8 	bl	80033ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	691b      	ldr	r3, [r3, #16]
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b01      	cmp	r3, #1
 800304c:	d10e      	bne.n	800306c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	f003 0301 	and.w	r3, r3, #1
 8003058:	2b01      	cmp	r3, #1
 800305a:	d107      	bne.n	800306c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f06f 0201 	mvn.w	r2, #1
 8003064:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003066:	6878      	ldr	r0, [r7, #4]
 8003068:	f000 f9a1 	bl	80033ae <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003076:	2b80      	cmp	r3, #128	; 0x80
 8003078:	d10e      	bne.n	8003098 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003084:	2b80      	cmp	r3, #128	; 0x80
 8003086:	d107      	bne.n	8003098 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003090:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f000 fdee 	bl	8003c74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	691b      	ldr	r3, [r3, #16]
 800309e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030a6:	d10e      	bne.n	80030c6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	68db      	ldr	r3, [r3, #12]
 80030ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030b2:	2b80      	cmp	r3, #128	; 0x80
 80030b4:	d107      	bne.n	80030c6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80030be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f000 fde1 	bl	8003c88 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	691b      	ldr	r3, [r3, #16]
 80030cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030d0:	2b40      	cmp	r3, #64	; 0x40
 80030d2:	d10e      	bne.n	80030f2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030de:	2b40      	cmp	r3, #64	; 0x40
 80030e0:	d107      	bne.n	80030f2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80030ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f000 f986 	bl	80033fe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	691b      	ldr	r3, [r3, #16]
 80030f8:	f003 0320 	and.w	r3, r3, #32
 80030fc:	2b20      	cmp	r3, #32
 80030fe:	d10e      	bne.n	800311e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	f003 0320 	and.w	r3, r3, #32
 800310a:	2b20      	cmp	r3, #32
 800310c:	d107      	bne.n	800311e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f06f 0220 	mvn.w	r2, #32
 8003116:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003118:	6878      	ldr	r0, [r7, #4]
 800311a:	f000 fda1 	bl	8003c60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800311e:	bf00      	nop
 8003120:	3708      	adds	r7, #8
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
	...

08003128 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b086      	sub	sp, #24
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	60b9      	str	r1, [r7, #8]
 8003132:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003134:	2300      	movs	r3, #0
 8003136:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800313e:	2b01      	cmp	r3, #1
 8003140:	d101      	bne.n	8003146 <HAL_TIM_OC_ConfigChannel+0x1e>
 8003142:	2302      	movs	r3, #2
 8003144:	e066      	b.n	8003214 <HAL_TIM_OC_ConfigChannel+0xec>
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2201      	movs	r2, #1
 800314a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2b14      	cmp	r3, #20
 8003152:	d857      	bhi.n	8003204 <HAL_TIM_OC_ConfigChannel+0xdc>
 8003154:	a201      	add	r2, pc, #4	; (adr r2, 800315c <HAL_TIM_OC_ConfigChannel+0x34>)
 8003156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800315a:	bf00      	nop
 800315c:	080031b1 	.word	0x080031b1
 8003160:	08003205 	.word	0x08003205
 8003164:	08003205 	.word	0x08003205
 8003168:	08003205 	.word	0x08003205
 800316c:	080031bf 	.word	0x080031bf
 8003170:	08003205 	.word	0x08003205
 8003174:	08003205 	.word	0x08003205
 8003178:	08003205 	.word	0x08003205
 800317c:	080031cd 	.word	0x080031cd
 8003180:	08003205 	.word	0x08003205
 8003184:	08003205 	.word	0x08003205
 8003188:	08003205 	.word	0x08003205
 800318c:	080031db 	.word	0x080031db
 8003190:	08003205 	.word	0x08003205
 8003194:	08003205 	.word	0x08003205
 8003198:	08003205 	.word	0x08003205
 800319c:	080031e9 	.word	0x080031e9
 80031a0:	08003205 	.word	0x08003205
 80031a4:	08003205 	.word	0x08003205
 80031a8:	08003205 	.word	0x08003205
 80031ac:	080031f7 	.word	0x080031f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	68b9      	ldr	r1, [r7, #8]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f000 f9a4 	bl	8003504 <TIM_OC1_SetConfig>
      break;
 80031bc:	e025      	b.n	800320a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68b9      	ldr	r1, [r7, #8]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f000 fa23 	bl	8003610 <TIM_OC2_SetConfig>
      break;
 80031ca:	e01e      	b.n	800320a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	68b9      	ldr	r1, [r7, #8]
 80031d2:	4618      	mov	r0, r3
 80031d4:	f000 fa9c 	bl	8003710 <TIM_OC3_SetConfig>
      break;
 80031d8:	e017      	b.n	800320a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	68b9      	ldr	r1, [r7, #8]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f000 fb13 	bl	800380c <TIM_OC4_SetConfig>
      break;
 80031e6:	e010      	b.n	800320a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	68b9      	ldr	r1, [r7, #8]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f000 fb70 	bl	80038d4 <TIM_OC5_SetConfig>
      break;
 80031f4:	e009      	b.n	800320a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68b9      	ldr	r1, [r7, #8]
 80031fc:	4618      	mov	r0, r3
 80031fe:	f000 fbc7 	bl	8003990 <TIM_OC6_SetConfig>
      break;
 8003202:	e002      	b.n	800320a <HAL_TIM_OC_ConfigChannel+0xe2>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	75fb      	strb	r3, [r7, #23]
      break;
 8003208:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2200      	movs	r2, #0
 800320e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003212:	7dfb      	ldrb	r3, [r7, #23]
}
 8003214:	4618      	mov	r0, r3
 8003216:	3718      	adds	r7, #24
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b084      	sub	sp, #16
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003226:	2300      	movs	r3, #0
 8003228:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003230:	2b01      	cmp	r3, #1
 8003232:	d101      	bne.n	8003238 <HAL_TIM_ConfigClockSource+0x1c>
 8003234:	2302      	movs	r3, #2
 8003236:	e0b6      	b.n	80033a6 <HAL_TIM_ConfigClockSource+0x18a>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2202      	movs	r2, #2
 8003244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003256:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800325a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003262:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68ba      	ldr	r2, [r7, #8]
 800326a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003274:	d03e      	beq.n	80032f4 <HAL_TIM_ConfigClockSource+0xd8>
 8003276:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800327a:	f200 8087 	bhi.w	800338c <HAL_TIM_ConfigClockSource+0x170>
 800327e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003282:	f000 8086 	beq.w	8003392 <HAL_TIM_ConfigClockSource+0x176>
 8003286:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800328a:	d87f      	bhi.n	800338c <HAL_TIM_ConfigClockSource+0x170>
 800328c:	2b70      	cmp	r3, #112	; 0x70
 800328e:	d01a      	beq.n	80032c6 <HAL_TIM_ConfigClockSource+0xaa>
 8003290:	2b70      	cmp	r3, #112	; 0x70
 8003292:	d87b      	bhi.n	800338c <HAL_TIM_ConfigClockSource+0x170>
 8003294:	2b60      	cmp	r3, #96	; 0x60
 8003296:	d050      	beq.n	800333a <HAL_TIM_ConfigClockSource+0x11e>
 8003298:	2b60      	cmp	r3, #96	; 0x60
 800329a:	d877      	bhi.n	800338c <HAL_TIM_ConfigClockSource+0x170>
 800329c:	2b50      	cmp	r3, #80	; 0x50
 800329e:	d03c      	beq.n	800331a <HAL_TIM_ConfigClockSource+0xfe>
 80032a0:	2b50      	cmp	r3, #80	; 0x50
 80032a2:	d873      	bhi.n	800338c <HAL_TIM_ConfigClockSource+0x170>
 80032a4:	2b40      	cmp	r3, #64	; 0x40
 80032a6:	d058      	beq.n	800335a <HAL_TIM_ConfigClockSource+0x13e>
 80032a8:	2b40      	cmp	r3, #64	; 0x40
 80032aa:	d86f      	bhi.n	800338c <HAL_TIM_ConfigClockSource+0x170>
 80032ac:	2b30      	cmp	r3, #48	; 0x30
 80032ae:	d064      	beq.n	800337a <HAL_TIM_ConfigClockSource+0x15e>
 80032b0:	2b30      	cmp	r3, #48	; 0x30
 80032b2:	d86b      	bhi.n	800338c <HAL_TIM_ConfigClockSource+0x170>
 80032b4:	2b20      	cmp	r3, #32
 80032b6:	d060      	beq.n	800337a <HAL_TIM_ConfigClockSource+0x15e>
 80032b8:	2b20      	cmp	r3, #32
 80032ba:	d867      	bhi.n	800338c <HAL_TIM_ConfigClockSource+0x170>
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d05c      	beq.n	800337a <HAL_TIM_ConfigClockSource+0x15e>
 80032c0:	2b10      	cmp	r3, #16
 80032c2:	d05a      	beq.n	800337a <HAL_TIM_ConfigClockSource+0x15e>
 80032c4:	e062      	b.n	800338c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6818      	ldr	r0, [r3, #0]
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	6899      	ldr	r1, [r3, #8]
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	685a      	ldr	r2, [r3, #4]
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	f000 fc35 	bl	8003b44 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80032e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68ba      	ldr	r2, [r7, #8]
 80032f0:	609a      	str	r2, [r3, #8]
      break;
 80032f2:	e04f      	b.n	8003394 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6818      	ldr	r0, [r3, #0]
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	6899      	ldr	r1, [r3, #8]
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	f000 fc1e 	bl	8003b44 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	689a      	ldr	r2, [r3, #8]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003316:	609a      	str	r2, [r3, #8]
      break;
 8003318:	e03c      	b.n	8003394 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6818      	ldr	r0, [r3, #0]
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	6859      	ldr	r1, [r3, #4]
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	461a      	mov	r2, r3
 8003328:	f000 fb92 	bl	8003a50 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2150      	movs	r1, #80	; 0x50
 8003332:	4618      	mov	r0, r3
 8003334:	f000 fbeb 	bl	8003b0e <TIM_ITRx_SetConfig>
      break;
 8003338:	e02c      	b.n	8003394 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6818      	ldr	r0, [r3, #0]
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	6859      	ldr	r1, [r3, #4]
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	461a      	mov	r2, r3
 8003348:	f000 fbb1 	bl	8003aae <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2160      	movs	r1, #96	; 0x60
 8003352:	4618      	mov	r0, r3
 8003354:	f000 fbdb 	bl	8003b0e <TIM_ITRx_SetConfig>
      break;
 8003358:	e01c      	b.n	8003394 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6818      	ldr	r0, [r3, #0]
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	6859      	ldr	r1, [r3, #4]
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	461a      	mov	r2, r3
 8003368:	f000 fb72 	bl	8003a50 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2140      	movs	r1, #64	; 0x40
 8003372:	4618      	mov	r0, r3
 8003374:	f000 fbcb 	bl	8003b0e <TIM_ITRx_SetConfig>
      break;
 8003378:	e00c      	b.n	8003394 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4619      	mov	r1, r3
 8003384:	4610      	mov	r0, r2
 8003386:	f000 fbc2 	bl	8003b0e <TIM_ITRx_SetConfig>
      break;
 800338a:	e003      	b.n	8003394 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	73fb      	strb	r3, [r7, #15]
      break;
 8003390:	e000      	b.n	8003394 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003392:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80033a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3710      	adds	r7, #16
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}

080033ae <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033ae:	b480      	push	{r7}
 80033b0:	b083      	sub	sp, #12
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80033b6:	bf00      	nop
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr

080033c2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033c2:	b480      	push	{r7}
 80033c4:	b083      	sub	sp, #12
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80033ca:	bf00      	nop
 80033cc:	370c      	adds	r7, #12
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr

080033d6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80033d6:	b480      	push	{r7}
 80033d8:	b083      	sub	sp, #12
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80033de:	bf00      	nop
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr

080033ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80033ea:	b480      	push	{r7}
 80033ec:	b083      	sub	sp, #12
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80033f2:	bf00      	nop
 80033f4:	370c      	adds	r7, #12
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr

080033fe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80033fe:	b480      	push	{r7}
 8003400:	b083      	sub	sp, #12
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003406:	bf00      	nop
 8003408:	370c      	adds	r7, #12
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
	...

08003414 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003414:	b480      	push	{r7}
 8003416:	b085      	sub	sp, #20
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a32      	ldr	r2, [pc, #200]	; (80034f0 <TIM_Base_SetConfig+0xdc>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d007      	beq.n	800343c <TIM_Base_SetConfig+0x28>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003432:	d003      	beq.n	800343c <TIM_Base_SetConfig+0x28>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a2f      	ldr	r2, [pc, #188]	; (80034f4 <TIM_Base_SetConfig+0xe0>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d108      	bne.n	800344e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003442:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	68fa      	ldr	r2, [r7, #12]
 800344a:	4313      	orrs	r3, r2
 800344c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a27      	ldr	r2, [pc, #156]	; (80034f0 <TIM_Base_SetConfig+0xdc>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d013      	beq.n	800347e <TIM_Base_SetConfig+0x6a>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800345c:	d00f      	beq.n	800347e <TIM_Base_SetConfig+0x6a>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a24      	ldr	r2, [pc, #144]	; (80034f4 <TIM_Base_SetConfig+0xe0>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d00b      	beq.n	800347e <TIM_Base_SetConfig+0x6a>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a23      	ldr	r2, [pc, #140]	; (80034f8 <TIM_Base_SetConfig+0xe4>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d007      	beq.n	800347e <TIM_Base_SetConfig+0x6a>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a22      	ldr	r2, [pc, #136]	; (80034fc <TIM_Base_SetConfig+0xe8>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d003      	beq.n	800347e <TIM_Base_SetConfig+0x6a>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a21      	ldr	r2, [pc, #132]	; (8003500 <TIM_Base_SetConfig+0xec>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d108      	bne.n	8003490 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003484:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	68fa      	ldr	r2, [r7, #12]
 800348c:	4313      	orrs	r3, r2
 800348e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	4313      	orrs	r3, r2
 800349c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	689a      	ldr	r2, [r3, #8]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	4a0e      	ldr	r2, [pc, #56]	; (80034f0 <TIM_Base_SetConfig+0xdc>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d00b      	beq.n	80034d4 <TIM_Base_SetConfig+0xc0>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	4a0e      	ldr	r2, [pc, #56]	; (80034f8 <TIM_Base_SetConfig+0xe4>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d007      	beq.n	80034d4 <TIM_Base_SetConfig+0xc0>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	4a0d      	ldr	r2, [pc, #52]	; (80034fc <TIM_Base_SetConfig+0xe8>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d003      	beq.n	80034d4 <TIM_Base_SetConfig+0xc0>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	4a0c      	ldr	r2, [pc, #48]	; (8003500 <TIM_Base_SetConfig+0xec>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d103      	bne.n	80034dc <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	691a      	ldr	r2, [r3, #16]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2201      	movs	r2, #1
 80034e0:	615a      	str	r2, [r3, #20]
}
 80034e2:	bf00      	nop
 80034e4:	3714      	adds	r7, #20
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	40012c00 	.word	0x40012c00
 80034f4:	40000400 	.word	0x40000400
 80034f8:	40014000 	.word	0x40014000
 80034fc:	40014400 	.word	0x40014400
 8003500:	40014800 	.word	0x40014800

08003504 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003504:	b480      	push	{r7}
 8003506:	b087      	sub	sp, #28
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6a1b      	ldr	r3, [r3, #32]
 8003512:	f023 0201 	bic.w	r2, r3, #1
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a1b      	ldr	r3, [r3, #32]
 800351e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	699b      	ldr	r3, [r3, #24]
 800352a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003532:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003536:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	f023 0303 	bic.w	r3, r3, #3
 800353e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	68fa      	ldr	r2, [r7, #12]
 8003546:	4313      	orrs	r3, r2
 8003548:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	f023 0302 	bic.w	r3, r3, #2
 8003550:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	697a      	ldr	r2, [r7, #20]
 8003558:	4313      	orrs	r3, r2
 800355a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a28      	ldr	r2, [pc, #160]	; (8003600 <TIM_OC1_SetConfig+0xfc>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d00b      	beq.n	800357c <TIM_OC1_SetConfig+0x78>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	4a27      	ldr	r2, [pc, #156]	; (8003604 <TIM_OC1_SetConfig+0x100>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d007      	beq.n	800357c <TIM_OC1_SetConfig+0x78>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	4a26      	ldr	r2, [pc, #152]	; (8003608 <TIM_OC1_SetConfig+0x104>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d003      	beq.n	800357c <TIM_OC1_SetConfig+0x78>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a25      	ldr	r2, [pc, #148]	; (800360c <TIM_OC1_SetConfig+0x108>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d10c      	bne.n	8003596 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	f023 0308 	bic.w	r3, r3, #8
 8003582:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	697a      	ldr	r2, [r7, #20]
 800358a:	4313      	orrs	r3, r2
 800358c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	f023 0304 	bic.w	r3, r3, #4
 8003594:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4a19      	ldr	r2, [pc, #100]	; (8003600 <TIM_OC1_SetConfig+0xfc>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d00b      	beq.n	80035b6 <TIM_OC1_SetConfig+0xb2>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a18      	ldr	r2, [pc, #96]	; (8003604 <TIM_OC1_SetConfig+0x100>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d007      	beq.n	80035b6 <TIM_OC1_SetConfig+0xb2>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a17      	ldr	r2, [pc, #92]	; (8003608 <TIM_OC1_SetConfig+0x104>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d003      	beq.n	80035b6 <TIM_OC1_SetConfig+0xb2>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a16      	ldr	r2, [pc, #88]	; (800360c <TIM_OC1_SetConfig+0x108>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d111      	bne.n	80035da <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80035bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80035c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	695b      	ldr	r3, [r3, #20]
 80035ca:	693a      	ldr	r2, [r7, #16]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	699b      	ldr	r3, [r3, #24]
 80035d4:	693a      	ldr	r2, [r7, #16]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	693a      	ldr	r2, [r7, #16]
 80035de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685a      	ldr	r2, [r3, #4]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	621a      	str	r2, [r3, #32]
}
 80035f4:	bf00      	nop
 80035f6:	371c      	adds	r7, #28
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr
 8003600:	40012c00 	.word	0x40012c00
 8003604:	40014000 	.word	0x40014000
 8003608:	40014400 	.word	0x40014400
 800360c:	40014800 	.word	0x40014800

08003610 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003610:	b480      	push	{r7}
 8003612:	b087      	sub	sp, #28
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a1b      	ldr	r3, [r3, #32]
 800361e:	f023 0210 	bic.w	r2, r3, #16
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6a1b      	ldr	r3, [r3, #32]
 800362a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	699b      	ldr	r3, [r3, #24]
 8003636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800363e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003642:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800364a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	021b      	lsls	r3, r3, #8
 8003652:	68fa      	ldr	r2, [r7, #12]
 8003654:	4313      	orrs	r3, r2
 8003656:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	f023 0320 	bic.w	r3, r3, #32
 800365e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	011b      	lsls	r3, r3, #4
 8003666:	697a      	ldr	r2, [r7, #20]
 8003668:	4313      	orrs	r3, r2
 800366a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	4a24      	ldr	r2, [pc, #144]	; (8003700 <TIM_OC2_SetConfig+0xf0>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d10d      	bne.n	8003690 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800367a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	011b      	lsls	r3, r3, #4
 8003682:	697a      	ldr	r2, [r7, #20]
 8003684:	4313      	orrs	r3, r2
 8003686:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800368e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	4a1b      	ldr	r2, [pc, #108]	; (8003700 <TIM_OC2_SetConfig+0xf0>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d00b      	beq.n	80036b0 <TIM_OC2_SetConfig+0xa0>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	4a1a      	ldr	r2, [pc, #104]	; (8003704 <TIM_OC2_SetConfig+0xf4>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d007      	beq.n	80036b0 <TIM_OC2_SetConfig+0xa0>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	4a19      	ldr	r2, [pc, #100]	; (8003708 <TIM_OC2_SetConfig+0xf8>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d003      	beq.n	80036b0 <TIM_OC2_SetConfig+0xa0>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	4a18      	ldr	r2, [pc, #96]	; (800370c <TIM_OC2_SetConfig+0xfc>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d113      	bne.n	80036d8 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80036b6:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80036be:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	695b      	ldr	r3, [r3, #20]
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	699b      	ldr	r3, [r3, #24]
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	693a      	ldr	r2, [r7, #16]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	693a      	ldr	r2, [r7, #16]
 80036dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	68fa      	ldr	r2, [r7, #12]
 80036e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	685a      	ldr	r2, [r3, #4]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	697a      	ldr	r2, [r7, #20]
 80036f0:	621a      	str	r2, [r3, #32]
}
 80036f2:	bf00      	nop
 80036f4:	371c      	adds	r7, #28
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	40012c00 	.word	0x40012c00
 8003704:	40014000 	.word	0x40014000
 8003708:	40014400 	.word	0x40014400
 800370c:	40014800 	.word	0x40014800

08003710 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003710:	b480      	push	{r7}
 8003712:	b087      	sub	sp, #28
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6a1b      	ldr	r3, [r3, #32]
 800371e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a1b      	ldr	r3, [r3, #32]
 800372a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	69db      	ldr	r3, [r3, #28]
 8003736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800373e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003742:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f023 0303 	bic.w	r3, r3, #3
 800374a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	68fa      	ldr	r2, [r7, #12]
 8003752:	4313      	orrs	r3, r2
 8003754:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800375c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	021b      	lsls	r3, r3, #8
 8003764:	697a      	ldr	r2, [r7, #20]
 8003766:	4313      	orrs	r3, r2
 8003768:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a23      	ldr	r2, [pc, #140]	; (80037fc <TIM_OC3_SetConfig+0xec>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d10d      	bne.n	800378e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003778:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	021b      	lsls	r3, r3, #8
 8003780:	697a      	ldr	r2, [r7, #20]
 8003782:	4313      	orrs	r3, r2
 8003784:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800378c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4a1a      	ldr	r2, [pc, #104]	; (80037fc <TIM_OC3_SetConfig+0xec>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d00b      	beq.n	80037ae <TIM_OC3_SetConfig+0x9e>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	4a19      	ldr	r2, [pc, #100]	; (8003800 <TIM_OC3_SetConfig+0xf0>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d007      	beq.n	80037ae <TIM_OC3_SetConfig+0x9e>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a18      	ldr	r2, [pc, #96]	; (8003804 <TIM_OC3_SetConfig+0xf4>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d003      	beq.n	80037ae <TIM_OC3_SetConfig+0x9e>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a17      	ldr	r2, [pc, #92]	; (8003808 <TIM_OC3_SetConfig+0xf8>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d113      	bne.n	80037d6 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80037b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80037bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	695b      	ldr	r3, [r3, #20]
 80037c2:	011b      	lsls	r3, r3, #4
 80037c4:	693a      	ldr	r2, [r7, #16]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	699b      	ldr	r3, [r3, #24]
 80037ce:	011b      	lsls	r3, r3, #4
 80037d0:	693a      	ldr	r2, [r7, #16]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	693a      	ldr	r2, [r7, #16]
 80037da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	68fa      	ldr	r2, [r7, #12]
 80037e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	685a      	ldr	r2, [r3, #4]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	697a      	ldr	r2, [r7, #20]
 80037ee:	621a      	str	r2, [r3, #32]
}
 80037f0:	bf00      	nop
 80037f2:	371c      	adds	r7, #28
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr
 80037fc:	40012c00 	.word	0x40012c00
 8003800:	40014000 	.word	0x40014000
 8003804:	40014400 	.word	0x40014400
 8003808:	40014800 	.word	0x40014800

0800380c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800380c:	b480      	push	{r7}
 800380e:	b087      	sub	sp, #28
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a1b      	ldr	r3, [r3, #32]
 800381a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a1b      	ldr	r3, [r3, #32]
 8003826:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800383a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800383e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003846:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	021b      	lsls	r3, r3, #8
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	4313      	orrs	r3, r2
 8003852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800385a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	031b      	lsls	r3, r3, #12
 8003862:	693a      	ldr	r2, [r7, #16]
 8003864:	4313      	orrs	r3, r2
 8003866:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4a16      	ldr	r2, [pc, #88]	; (80038c4 <TIM_OC4_SetConfig+0xb8>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d00b      	beq.n	8003888 <TIM_OC4_SetConfig+0x7c>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	4a15      	ldr	r2, [pc, #84]	; (80038c8 <TIM_OC4_SetConfig+0xbc>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d007      	beq.n	8003888 <TIM_OC4_SetConfig+0x7c>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	4a14      	ldr	r2, [pc, #80]	; (80038cc <TIM_OC4_SetConfig+0xc0>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d003      	beq.n	8003888 <TIM_OC4_SetConfig+0x7c>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	4a13      	ldr	r2, [pc, #76]	; (80038d0 <TIM_OC4_SetConfig+0xc4>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d109      	bne.n	800389c <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800388e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	695b      	ldr	r3, [r3, #20]
 8003894:	019b      	lsls	r3, r3, #6
 8003896:	697a      	ldr	r2, [r7, #20]
 8003898:	4313      	orrs	r3, r2
 800389a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	697a      	ldr	r2, [r7, #20]
 80038a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	68fa      	ldr	r2, [r7, #12]
 80038a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	685a      	ldr	r2, [r3, #4]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	621a      	str	r2, [r3, #32]
}
 80038b6:	bf00      	nop
 80038b8:	371c      	adds	r7, #28
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop
 80038c4:	40012c00 	.word	0x40012c00
 80038c8:	40014000 	.word	0x40014000
 80038cc:	40014400 	.word	0x40014400
 80038d0:	40014800 	.word	0x40014800

080038d4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b087      	sub	sp, #28
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6a1b      	ldr	r3, [r3, #32]
 80038e2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6a1b      	ldr	r3, [r3, #32]
 80038ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003906:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	68fa      	ldr	r2, [r7, #12]
 800390e:	4313      	orrs	r3, r2
 8003910:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003918:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	041b      	lsls	r3, r3, #16
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	4313      	orrs	r3, r2
 8003924:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a15      	ldr	r2, [pc, #84]	; (8003980 <TIM_OC5_SetConfig+0xac>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d00b      	beq.n	8003946 <TIM_OC5_SetConfig+0x72>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a14      	ldr	r2, [pc, #80]	; (8003984 <TIM_OC5_SetConfig+0xb0>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d007      	beq.n	8003946 <TIM_OC5_SetConfig+0x72>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a13      	ldr	r2, [pc, #76]	; (8003988 <TIM_OC5_SetConfig+0xb4>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d003      	beq.n	8003946 <TIM_OC5_SetConfig+0x72>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a12      	ldr	r2, [pc, #72]	; (800398c <TIM_OC5_SetConfig+0xb8>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d109      	bne.n	800395a <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800394c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	695b      	ldr	r3, [r3, #20]
 8003952:	021b      	lsls	r3, r3, #8
 8003954:	697a      	ldr	r2, [r7, #20]
 8003956:	4313      	orrs	r3, r2
 8003958:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	697a      	ldr	r2, [r7, #20]
 800395e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	68fa      	ldr	r2, [r7, #12]
 8003964:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	685a      	ldr	r2, [r3, #4]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	693a      	ldr	r2, [r7, #16]
 8003972:	621a      	str	r2, [r3, #32]
}
 8003974:	bf00      	nop
 8003976:	371c      	adds	r7, #28
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr
 8003980:	40012c00 	.word	0x40012c00
 8003984:	40014000 	.word	0x40014000
 8003988:	40014400 	.word	0x40014400
 800398c:	40014800 	.word	0x40014800

08003990 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003990:	b480      	push	{r7}
 8003992:	b087      	sub	sp, #28
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a1b      	ldr	r3, [r3, #32]
 800399e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a1b      	ldr	r3, [r3, #32]
 80039aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80039be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80039c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	021b      	lsls	r3, r3, #8
 80039ca:	68fa      	ldr	r2, [r7, #12]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80039d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	051b      	lsls	r3, r3, #20
 80039de:	693a      	ldr	r2, [r7, #16]
 80039e0:	4313      	orrs	r3, r2
 80039e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a16      	ldr	r2, [pc, #88]	; (8003a40 <TIM_OC6_SetConfig+0xb0>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d00b      	beq.n	8003a04 <TIM_OC6_SetConfig+0x74>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4a15      	ldr	r2, [pc, #84]	; (8003a44 <TIM_OC6_SetConfig+0xb4>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d007      	beq.n	8003a04 <TIM_OC6_SetConfig+0x74>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4a14      	ldr	r2, [pc, #80]	; (8003a48 <TIM_OC6_SetConfig+0xb8>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d003      	beq.n	8003a04 <TIM_OC6_SetConfig+0x74>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a13      	ldr	r2, [pc, #76]	; (8003a4c <TIM_OC6_SetConfig+0xbc>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d109      	bne.n	8003a18 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a0a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	695b      	ldr	r3, [r3, #20]
 8003a10:	029b      	lsls	r3, r3, #10
 8003a12:	697a      	ldr	r2, [r7, #20]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	697a      	ldr	r2, [r7, #20]
 8003a1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	68fa      	ldr	r2, [r7, #12]
 8003a22:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	685a      	ldr	r2, [r3, #4]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	693a      	ldr	r2, [r7, #16]
 8003a30:	621a      	str	r2, [r3, #32]
}
 8003a32:	bf00      	nop
 8003a34:	371c      	adds	r7, #28
 8003a36:	46bd      	mov	sp, r7
 8003a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3c:	4770      	bx	lr
 8003a3e:	bf00      	nop
 8003a40:	40012c00 	.word	0x40012c00
 8003a44:	40014000 	.word	0x40014000
 8003a48:	40014400 	.word	0x40014400
 8003a4c:	40014800 	.word	0x40014800

08003a50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b087      	sub	sp, #28
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	60b9      	str	r1, [r7, #8]
 8003a5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6a1b      	ldr	r3, [r3, #32]
 8003a60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6a1b      	ldr	r3, [r3, #32]
 8003a66:	f023 0201 	bic.w	r2, r3, #1
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	011b      	lsls	r3, r3, #4
 8003a80:	693a      	ldr	r2, [r7, #16]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	f023 030a 	bic.w	r3, r3, #10
 8003a8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a8e:	697a      	ldr	r2, [r7, #20]
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	693a      	ldr	r2, [r7, #16]
 8003a9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	697a      	ldr	r2, [r7, #20]
 8003aa0:	621a      	str	r2, [r3, #32]
}
 8003aa2:	bf00      	nop
 8003aa4:	371c      	adds	r7, #28
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr

08003aae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003aae:	b480      	push	{r7}
 8003ab0:	b087      	sub	sp, #28
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	60f8      	str	r0, [r7, #12]
 8003ab6:	60b9      	str	r1, [r7, #8]
 8003ab8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6a1b      	ldr	r3, [r3, #32]
 8003abe:	f023 0210 	bic.w	r2, r3, #16
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	699b      	ldr	r3, [r3, #24]
 8003aca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6a1b      	ldr	r3, [r3, #32]
 8003ad0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003ad8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	031b      	lsls	r3, r3, #12
 8003ade:	697a      	ldr	r2, [r7, #20]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003aea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	011b      	lsls	r3, r3, #4
 8003af0:	693a      	ldr	r2, [r7, #16]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	697a      	ldr	r2, [r7, #20]
 8003afa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	693a      	ldr	r2, [r7, #16]
 8003b00:	621a      	str	r2, [r3, #32]
}
 8003b02:	bf00      	nop
 8003b04:	371c      	adds	r7, #28
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr

08003b0e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b0e:	b480      	push	{r7}
 8003b10:	b085      	sub	sp, #20
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
 8003b16:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b24:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b26:	683a      	ldr	r2, [r7, #0]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	f043 0307 	orr.w	r3, r3, #7
 8003b30:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	68fa      	ldr	r2, [r7, #12]
 8003b36:	609a      	str	r2, [r3, #8]
}
 8003b38:	bf00      	nop
 8003b3a:	3714      	adds	r7, #20
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr

08003b44 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b087      	sub	sp, #28
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	607a      	str	r2, [r7, #4]
 8003b50:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b5e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	021a      	lsls	r2, r3, #8
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	431a      	orrs	r2, r3
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	697a      	ldr	r2, [r7, #20]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	697a      	ldr	r2, [r7, #20]
 8003b76:	609a      	str	r2, [r3, #8]
}
 8003b78:	bf00      	nop
 8003b7a:	371c      	adds	r7, #28
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr

08003b84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b085      	sub	sp, #20
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d101      	bne.n	8003b9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b98:	2302      	movs	r3, #2
 8003b9a:	e054      	b.n	8003c46 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2202      	movs	r2, #2
 8003ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a24      	ldr	r2, [pc, #144]	; (8003c54 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d108      	bne.n	8003bd8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003bcc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	68fa      	ldr	r2, [r7, #12]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bde:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	68fa      	ldr	r2, [r7, #12]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a17      	ldr	r2, [pc, #92]	; (8003c54 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d00e      	beq.n	8003c1a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c04:	d009      	beq.n	8003c1a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a13      	ldr	r2, [pc, #76]	; (8003c58 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d004      	beq.n	8003c1a <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a11      	ldr	r2, [pc, #68]	; (8003c5c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d10c      	bne.n	8003c34 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	68ba      	ldr	r2, [r7, #8]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68ba      	ldr	r2, [r7, #8]
 8003c32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3714      	adds	r7, #20
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop
 8003c54:	40012c00 	.word	0x40012c00
 8003c58:	40000400 	.word	0x40000400
 8003c5c:	40014000 	.word	0x40014000

08003c60 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c68:	bf00      	nop
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr

08003c74 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c7c:	bf00      	nop
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003c90:	bf00      	nop
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d101      	bne.n	8003cae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e040      	b.n	8003d30 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d106      	bne.n	8003cc4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f7fc ff5a 	bl	8000b78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2224      	movs	r2, #36	; 0x24
 8003cc8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f022 0201 	bic.w	r2, r2, #1
 8003cd8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f000 fd8a 	bl	80047f4 <UART_SetConfig>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d101      	bne.n	8003cea <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e022      	b.n	8003d30 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d002      	beq.n	8003cf8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f000 feb4 	bl	8004a60 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	685a      	ldr	r2, [r3, #4]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	689a      	ldr	r2, [r3, #8]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f042 0201 	orr.w	r2, r2, #1
 8003d26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f000 ff3b 	bl	8004ba4 <UART_CheckIdleState>
 8003d2e:	4603      	mov	r3, r0
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3708      	adds	r7, #8
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b082      	sub	sp, #8
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d101      	bne.n	8003d4a <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e048      	b.n	8003ddc <HAL_HalfDuplex_Init+0xa4>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d106      	bne.n	8003d60 <HAL_HalfDuplex_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2200      	movs	r2, #0
 8003d56:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f7fc ff0c 	bl	8000b78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2224      	movs	r2, #36	; 0x24
 8003d64:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 0201 	bic.w	r2, r2, #1
 8003d74:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 fd3c 	bl	80047f4 <UART_SetConfig>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d101      	bne.n	8003d86 <HAL_HalfDuplex_Init+0x4e>
  {
    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e02a      	b.n	8003ddc <HAL_HalfDuplex_Init+0xa4>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d002      	beq.n	8003d94 <HAL_HalfDuplex_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f000 fe66 	bl	8004a60 <UART_AdvFeatureConfig>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	685a      	ldr	r2, [r3, #4]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003da2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	689a      	ldr	r2, [r3, #8]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8003db2:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	689a      	ldr	r2, [r3, #8]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f042 0208 	orr.w	r2, r2, #8
 8003dc2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f042 0201 	orr.w	r2, r2, #1
 8003dd2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f000 fee5 	bl	8004ba4 <UART_CheckIdleState>
 8003dda:	4603      	mov	r3, r0
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3708      	adds	r7, #8
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b08a      	sub	sp, #40	; 0x28
 8003de8:	af02      	add	r7, sp, #8
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	60b9      	str	r1, [r7, #8]
 8003dee:	603b      	str	r3, [r7, #0]
 8003df0:	4613      	mov	r3, r2
 8003df2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003df8:	2b20      	cmp	r3, #32
 8003dfa:	f040 8082 	bne.w	8003f02 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d002      	beq.n	8003e0a <HAL_UART_Transmit+0x26>
 8003e04:	88fb      	ldrh	r3, [r7, #6]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d101      	bne.n	8003e0e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e07a      	b.n	8003f04 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d101      	bne.n	8003e1c <HAL_UART_Transmit+0x38>
 8003e18:	2302      	movs	r3, #2
 8003e1a:	e073      	b.n	8003f04 <HAL_UART_Transmit+0x120>
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2221      	movs	r2, #33	; 0x21
 8003e30:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e32:	f7fd f895 	bl	8000f60 <HAL_GetTick>
 8003e36:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	88fa      	ldrh	r2, [r7, #6]
 8003e3c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	88fa      	ldrh	r2, [r7, #6]
 8003e44:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e50:	d108      	bne.n	8003e64 <HAL_UART_Transmit+0x80>
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d104      	bne.n	8003e64 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	61bb      	str	r3, [r7, #24]
 8003e62:	e003      	b.n	8003e6c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003e74:	e02d      	b.n	8003ed2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	9300      	str	r3, [sp, #0]
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	2180      	movs	r1, #128	; 0x80
 8003e80:	68f8      	ldr	r0, [r7, #12]
 8003e82:	f000 fed8 	bl	8004c36 <UART_WaitOnFlagUntilTimeout>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d001      	beq.n	8003e90 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e039      	b.n	8003f04 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d10b      	bne.n	8003eae <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e96:	69bb      	ldr	r3, [r7, #24]
 8003e98:	881a      	ldrh	r2, [r3, #0]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ea2:	b292      	uxth	r2, r2
 8003ea4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	3302      	adds	r3, #2
 8003eaa:	61bb      	str	r3, [r7, #24]
 8003eac:	e008      	b.n	8003ec0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	781a      	ldrb	r2, [r3, #0]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	b292      	uxth	r2, r2
 8003eb8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	3b01      	subs	r3, #1
 8003eca:	b29a      	uxth	r2, r3
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1cb      	bne.n	8003e76 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	9300      	str	r3, [sp, #0]
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	2140      	movs	r1, #64	; 0x40
 8003ee8:	68f8      	ldr	r0, [r7, #12]
 8003eea:	f000 fea4 	bl	8004c36 <UART_WaitOnFlagUntilTimeout>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d001      	beq.n	8003ef8 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e005      	b.n	8003f04 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2220      	movs	r2, #32
 8003efc:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003efe:	2300      	movs	r3, #0
 8003f00:	e000      	b.n	8003f04 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003f02:	2302      	movs	r3, #2
  }
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3720      	adds	r7, #32
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b08a      	sub	sp, #40	; 0x28
 8003f10:	af02      	add	r7, sp, #8
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	603b      	str	r3, [r7, #0]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f20:	2b20      	cmp	r3, #32
 8003f22:	f040 80bf 	bne.w	80040a4 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d002      	beq.n	8003f32 <HAL_UART_Receive+0x26>
 8003f2c:	88fb      	ldrh	r3, [r7, #6]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d101      	bne.n	8003f36 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e0b7      	b.n	80040a6 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d101      	bne.n	8003f44 <HAL_UART_Receive+0x38>
 8003f40:	2302      	movs	r3, #2
 8003f42:	e0b0      	b.n	80040a6 <HAL_UART_Receive+0x19a>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2222      	movs	r2, #34	; 0x22
 8003f58:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f60:	f7fc fffe 	bl	8000f60 <HAL_GetTick>
 8003f64:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	88fa      	ldrh	r2, [r7, #6]
 8003f6a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	88fa      	ldrh	r2, [r7, #6]
 8003f72:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f7e:	d10e      	bne.n	8003f9e <HAL_UART_Receive+0x92>
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d105      	bne.n	8003f94 <HAL_UART_Receive+0x88>
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003f8e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003f92:	e02d      	b.n	8003ff0 <HAL_UART_Receive+0xe4>
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	22ff      	movs	r2, #255	; 0xff
 8003f98:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003f9c:	e028      	b.n	8003ff0 <HAL_UART_Receive+0xe4>
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d10d      	bne.n	8003fc2 <HAL_UART_Receive+0xb6>
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	691b      	ldr	r3, [r3, #16]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d104      	bne.n	8003fb8 <HAL_UART_Receive+0xac>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	22ff      	movs	r2, #255	; 0xff
 8003fb2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003fb6:	e01b      	b.n	8003ff0 <HAL_UART_Receive+0xe4>
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	227f      	movs	r2, #127	; 0x7f
 8003fbc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003fc0:	e016      	b.n	8003ff0 <HAL_UART_Receive+0xe4>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003fca:	d10d      	bne.n	8003fe8 <HAL_UART_Receive+0xdc>
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	691b      	ldr	r3, [r3, #16]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d104      	bne.n	8003fde <HAL_UART_Receive+0xd2>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	227f      	movs	r2, #127	; 0x7f
 8003fd8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003fdc:	e008      	b.n	8003ff0 <HAL_UART_Receive+0xe4>
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	223f      	movs	r2, #63	; 0x3f
 8003fe2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003fe6:	e003      	b.n	8003ff0 <HAL_UART_Receive+0xe4>
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003ff6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004000:	d108      	bne.n	8004014 <HAL_UART_Receive+0x108>
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d104      	bne.n	8004014 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 800400a:	2300      	movs	r3, #0
 800400c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	61bb      	str	r3, [r7, #24]
 8004012:	e003      	b.n	800401c <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004018:	2300      	movs	r3, #0
 800401a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2200      	movs	r2, #0
 8004020:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004024:	e033      	b.n	800408e <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	9300      	str	r3, [sp, #0]
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	2200      	movs	r2, #0
 800402e:	2120      	movs	r1, #32
 8004030:	68f8      	ldr	r0, [r7, #12]
 8004032:	f000 fe00 	bl	8004c36 <UART_WaitOnFlagUntilTimeout>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d001      	beq.n	8004040 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e032      	b.n	80040a6 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d10c      	bne.n	8004060 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800404c:	b29a      	uxth	r2, r3
 800404e:	8a7b      	ldrh	r3, [r7, #18]
 8004050:	4013      	ands	r3, r2
 8004052:	b29a      	uxth	r2, r3
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	3302      	adds	r3, #2
 800405c:	61bb      	str	r3, [r7, #24]
 800405e:	e00d      	b.n	800407c <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004066:	b29b      	uxth	r3, r3
 8004068:	b2da      	uxtb	r2, r3
 800406a:	8a7b      	ldrh	r3, [r7, #18]
 800406c:	b2db      	uxtb	r3, r3
 800406e:	4013      	ands	r3, r2
 8004070:	b2da      	uxtb	r2, r3
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	3301      	adds	r3, #1
 800407a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004082:	b29b      	uxth	r3, r3
 8004084:	3b01      	subs	r3, #1
 8004086:	b29a      	uxth	r2, r3
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004094:	b29b      	uxth	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1c5      	bne.n	8004026 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2220      	movs	r2, #32
 800409e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80040a0:	2300      	movs	r3, #0
 80040a2:	e000      	b.n	80040a6 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 80040a4:	2302      	movs	r3, #2
  }
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3720      	adds	r7, #32
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
	...

080040b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b0ba      	sub	sp, #232	; 0xe8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	69db      	ldr	r3, [r3, #28]
 80040be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80040d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80040da:	f640 030f 	movw	r3, #2063	; 0x80f
 80040de:	4013      	ands	r3, r2
 80040e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80040e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d115      	bne.n	8004118 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80040ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040f0:	f003 0320 	and.w	r3, r3, #32
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d00f      	beq.n	8004118 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80040f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040fc:	f003 0320 	and.w	r3, r3, #32
 8004100:	2b00      	cmp	r3, #0
 8004102:	d009      	beq.n	8004118 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004108:	2b00      	cmp	r3, #0
 800410a:	f000 82a3 	beq.w	8004654 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	4798      	blx	r3
      }
      return;
 8004116:	e29d      	b.n	8004654 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004118:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800411c:	2b00      	cmp	r3, #0
 800411e:	f000 8117 	beq.w	8004350 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004122:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004126:	f003 0301 	and.w	r3, r3, #1
 800412a:	2b00      	cmp	r3, #0
 800412c:	d106      	bne.n	800413c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800412e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004132:	4b85      	ldr	r3, [pc, #532]	; (8004348 <HAL_UART_IRQHandler+0x298>)
 8004134:	4013      	ands	r3, r2
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 810a 	beq.w	8004350 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800413c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	2b00      	cmp	r3, #0
 8004146:	d011      	beq.n	800416c <HAL_UART_IRQHandler+0xbc>
 8004148:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800414c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004150:	2b00      	cmp	r3, #0
 8004152:	d00b      	beq.n	800416c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	2201      	movs	r2, #1
 800415a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004162:	f043 0201 	orr.w	r2, r3, #1
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800416c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004170:	f003 0302 	and.w	r3, r3, #2
 8004174:	2b00      	cmp	r3, #0
 8004176:	d011      	beq.n	800419c <HAL_UART_IRQHandler+0xec>
 8004178:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800417c:	f003 0301 	and.w	r3, r3, #1
 8004180:	2b00      	cmp	r3, #0
 8004182:	d00b      	beq.n	800419c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2202      	movs	r2, #2
 800418a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004192:	f043 0204 	orr.w	r2, r3, #4
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800419c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041a0:	f003 0304 	and.w	r3, r3, #4
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d011      	beq.n	80041cc <HAL_UART_IRQHandler+0x11c>
 80041a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80041ac:	f003 0301 	and.w	r3, r3, #1
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d00b      	beq.n	80041cc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2204      	movs	r2, #4
 80041ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041c2:	f043 0202 	orr.w	r2, r3, #2
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80041cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041d0:	f003 0308 	and.w	r3, r3, #8
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d017      	beq.n	8004208 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80041d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041dc:	f003 0320 	and.w	r3, r3, #32
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d105      	bne.n	80041f0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80041e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80041e8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d00b      	beq.n	8004208 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2208      	movs	r2, #8
 80041f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041fe:	f043 0208 	orr.w	r2, r3, #8
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004208:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800420c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004210:	2b00      	cmp	r3, #0
 8004212:	d012      	beq.n	800423a <HAL_UART_IRQHandler+0x18a>
 8004214:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004218:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d00c      	beq.n	800423a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004228:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004230:	f043 0220 	orr.w	r2, r3, #32
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004240:	2b00      	cmp	r3, #0
 8004242:	f000 8209 	beq.w	8004658 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800424a:	f003 0320 	and.w	r3, r3, #32
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00d      	beq.n	800426e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004252:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004256:	f003 0320 	and.w	r3, r3, #32
 800425a:	2b00      	cmp	r3, #0
 800425c:	d007      	beq.n	800426e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004262:	2b00      	cmp	r3, #0
 8004264:	d003      	beq.n	800426e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004274:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004282:	2b40      	cmp	r3, #64	; 0x40
 8004284:	d005      	beq.n	8004292 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004286:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800428a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800428e:	2b00      	cmp	r3, #0
 8004290:	d04f      	beq.n	8004332 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 fd93 	bl	8004dbe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042a2:	2b40      	cmp	r3, #64	; 0x40
 80042a4:	d141      	bne.n	800432a <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	3308      	adds	r3, #8
 80042ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80042b4:	e853 3f00 	ldrex	r3, [r3]
 80042b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80042bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80042c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	3308      	adds	r3, #8
 80042ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80042d2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80042d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80042de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80042e2:	e841 2300 	strex	r3, r2, [r1]
 80042e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80042ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d1d9      	bne.n	80042a6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d013      	beq.n	8004322 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042fe:	4a13      	ldr	r2, [pc, #76]	; (800434c <HAL_UART_IRQHandler+0x29c>)
 8004300:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004306:	4618      	mov	r0, r3
 8004308:	f7fc ffa4 	bl	8001254 <HAL_DMA_Abort_IT>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d017      	beq.n	8004342 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004316:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800431c:	4610      	mov	r0, r2
 800431e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004320:	e00f      	b.n	8004342 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f000 f9ac 	bl	8004680 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004328:	e00b      	b.n	8004342 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 f9a8 	bl	8004680 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004330:	e007      	b.n	8004342 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f000 f9a4 	bl	8004680 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8004340:	e18a      	b.n	8004658 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004342:	bf00      	nop
    return;
 8004344:	e188      	b.n	8004658 <HAL_UART_IRQHandler+0x5a8>
 8004346:	bf00      	nop
 8004348:	04000120 	.word	0x04000120
 800434c:	08004e85 	.word	0x08004e85

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004354:	2b01      	cmp	r3, #1
 8004356:	f040 8143 	bne.w	80045e0 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800435a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800435e:	f003 0310 	and.w	r3, r3, #16
 8004362:	2b00      	cmp	r3, #0
 8004364:	f000 813c 	beq.w	80045e0 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004368:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800436c:	f003 0310 	and.w	r3, r3, #16
 8004370:	2b00      	cmp	r3, #0
 8004372:	f000 8135 	beq.w	80045e0 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	2210      	movs	r2, #16
 800437c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004388:	2b40      	cmp	r3, #64	; 0x40
 800438a:	f040 80b1 	bne.w	80044f0 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800439a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800439e:	2b00      	cmp	r3, #0
 80043a0:	f000 815c 	beq.w	800465c <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80043aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80043ae:	429a      	cmp	r2, r3
 80043b0:	f080 8154 	bcs.w	800465c <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80043ba:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043c2:	699b      	ldr	r3, [r3, #24]
 80043c4:	2b20      	cmp	r3, #32
 80043c6:	f000 8085 	beq.w	80044d4 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80043d6:	e853 3f00 	ldrex	r3, [r3]
 80043da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80043de:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80043e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80043e6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	461a      	mov	r2, r3
 80043f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80043f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80043f8:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043fc:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004400:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004404:	e841 2300 	strex	r3, r2, [r1]
 8004408:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800440c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004410:	2b00      	cmp	r3, #0
 8004412:	d1da      	bne.n	80043ca <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	3308      	adds	r3, #8
 800441a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800441c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800441e:	e853 3f00 	ldrex	r3, [r3]
 8004422:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004424:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004426:	f023 0301 	bic.w	r3, r3, #1
 800442a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	3308      	adds	r3, #8
 8004434:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004438:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800443c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800443e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004440:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004444:	e841 2300 	strex	r3, r2, [r1]
 8004448:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800444a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1e1      	bne.n	8004414 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	3308      	adds	r3, #8
 8004456:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004458:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800445a:	e853 3f00 	ldrex	r3, [r3]
 800445e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004460:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004462:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004466:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	3308      	adds	r3, #8
 8004470:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004474:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004476:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004478:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800447a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800447c:	e841 2300 	strex	r3, r2, [r1]
 8004480:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004482:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004484:	2b00      	cmp	r3, #0
 8004486:	d1e3      	bne.n	8004450 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2220      	movs	r2, #32
 800448c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800449a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800449c:	e853 3f00 	ldrex	r3, [r3]
 80044a0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80044a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044a4:	f023 0310 	bic.w	r3, r3, #16
 80044a8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	461a      	mov	r2, r3
 80044b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80044b6:	65bb      	str	r3, [r7, #88]	; 0x58
 80044b8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ba:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80044bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80044be:	e841 2300 	strex	r3, r2, [r1]
 80044c2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80044c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d1e4      	bne.n	8004494 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044ce:	4618      	mov	r0, r3
 80044d0:	f7fc fe87 	bl	80011e2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	4619      	mov	r1, r3
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f000 f8d3 	bl	8004694 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80044ee:	e0b5      	b.n	800465c <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800450a:	b29b      	uxth	r3, r3
 800450c:	2b00      	cmp	r3, #0
 800450e:	f000 80a7 	beq.w	8004660 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8004512:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004516:	2b00      	cmp	r3, #0
 8004518:	f000 80a2 	beq.w	8004660 <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004524:	e853 3f00 	ldrex	r3, [r3]
 8004528:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800452a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800452c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004530:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	461a      	mov	r2, r3
 800453a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800453e:	647b      	str	r3, [r7, #68]	; 0x44
 8004540:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004542:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004544:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004546:	e841 2300 	strex	r3, r2, [r1]
 800454a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800454c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1e4      	bne.n	800451c <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	3308      	adds	r3, #8
 8004558:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800455a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455c:	e853 3f00 	ldrex	r3, [r3]
 8004560:	623b      	str	r3, [r7, #32]
   return(result);
 8004562:	6a3b      	ldr	r3, [r7, #32]
 8004564:	f023 0301 	bic.w	r3, r3, #1
 8004568:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	3308      	adds	r3, #8
 8004572:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004576:	633a      	str	r2, [r7, #48]	; 0x30
 8004578:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800457a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800457c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800457e:	e841 2300 	strex	r3, r2, [r1]
 8004582:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004586:	2b00      	cmp	r3, #0
 8004588:	d1e3      	bne.n	8004552 <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2220      	movs	r2, #32
 800458e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	e853 3f00 	ldrex	r3, [r3]
 80045a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f023 0310 	bic.w	r3, r3, #16
 80045b0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	461a      	mov	r2, r3
 80045ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80045be:	61fb      	str	r3, [r7, #28]
 80045c0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045c2:	69b9      	ldr	r1, [r7, #24]
 80045c4:	69fa      	ldr	r2, [r7, #28]
 80045c6:	e841 2300 	strex	r3, r2, [r1]
 80045ca:	617b      	str	r3, [r7, #20]
   return(result);
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1e4      	bne.n	800459c <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80045d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80045d6:	4619      	mov	r1, r3
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f000 f85b 	bl	8004694 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80045de:	e03f      	b.n	8004660 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80045e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d00e      	beq.n	800460a <HAL_UART_IRQHandler+0x55a>
 80045ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80045f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d008      	beq.n	800460a <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004600:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f000 fc7e 	bl	8004f04 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004608:	e02d      	b.n	8004666 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800460a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800460e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004612:	2b00      	cmp	r3, #0
 8004614:	d00e      	beq.n	8004634 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004616:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800461a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800461e:	2b00      	cmp	r3, #0
 8004620:	d008      	beq.n	8004634 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004626:	2b00      	cmp	r3, #0
 8004628:	d01c      	beq.n	8004664 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	4798      	blx	r3
    }
    return;
 8004632:	e017      	b.n	8004664 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004634:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800463c:	2b00      	cmp	r3, #0
 800463e:	d012      	beq.n	8004666 <HAL_UART_IRQHandler+0x5b6>
 8004640:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004644:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004648:	2b00      	cmp	r3, #0
 800464a:	d00c      	beq.n	8004666 <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f000 fc2f 	bl	8004eb0 <UART_EndTransmit_IT>
    return;
 8004652:	e008      	b.n	8004666 <HAL_UART_IRQHandler+0x5b6>
      return;
 8004654:	bf00      	nop
 8004656:	e006      	b.n	8004666 <HAL_UART_IRQHandler+0x5b6>
    return;
 8004658:	bf00      	nop
 800465a:	e004      	b.n	8004666 <HAL_UART_IRQHandler+0x5b6>
      return;
 800465c:	bf00      	nop
 800465e:	e002      	b.n	8004666 <HAL_UART_IRQHandler+0x5b6>
      return;
 8004660:	bf00      	nop
 8004662:	e000      	b.n	8004666 <HAL_UART_IRQHandler+0x5b6>
    return;
 8004664:	bf00      	nop
  }

}
 8004666:	37e8      	adds	r7, #232	; 0xe8
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}

0800466c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004674:	bf00      	nop
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004688:	bf00      	nop
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	460b      	mov	r3, r1
 800469e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80046a0:	bf00      	nop
 80046a2:	370c      	adds	r7, #12
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr

080046ac <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b08f      	sub	sp, #60	; 0x3c
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d101      	bne.n	80046c2 <HAL_HalfDuplex_EnableTransmitter+0x16>
 80046be:	2302      	movs	r3, #2
 80046c0:	e040      	b.n	8004744 <HAL_HalfDuplex_EnableTransmitter+0x98>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2201      	movs	r2, #1
 80046c6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
  huart->gState = HAL_UART_STATE_BUSY;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2224      	movs	r2, #36	; 0x24
 80046ce:	679a      	str	r2, [r3, #120]	; 0x78

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d6:	6a3b      	ldr	r3, [r7, #32]
 80046d8:	e853 3f00 	ldrex	r3, [r3]
 80046dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	f023 030c 	bic.w	r3, r3, #12
 80046e4:	637b      	str	r3, [r7, #52]	; 0x34
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	461a      	mov	r2, r3
 80046ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046f0:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80046f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046f6:	e841 2300 	strex	r3, r2, [r1]
 80046fa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80046fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d1e6      	bne.n	80046d0 <HAL_HalfDuplex_EnableTransmitter+0x24>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	e853 3f00 	ldrex	r3, [r3]
 800470e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	f043 0308 	orr.w	r3, r3, #8
 8004716:	633b      	str	r3, [r7, #48]	; 0x30
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	461a      	mov	r2, r3
 800471e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004720:	61bb      	str	r3, [r7, #24]
 8004722:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004724:	6979      	ldr	r1, [r7, #20]
 8004726:	69ba      	ldr	r2, [r7, #24]
 8004728:	e841 2300 	strex	r3, r2, [r1]
 800472c:	613b      	str	r3, [r7, #16]
   return(result);
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d1e6      	bne.n	8004702 <HAL_HalfDuplex_EnableTransmitter+0x56>

  huart->gState = HAL_UART_STATE_READY;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2220      	movs	r2, #32
 8004738:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004742:	2300      	movs	r3, #0
}
 8004744:	4618      	mov	r0, r3
 8004746:	373c      	adds	r7, #60	; 0x3c
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr

08004750 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8004750:	b480      	push	{r7}
 8004752:	b08f      	sub	sp, #60	; 0x3c
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800475e:	2b01      	cmp	r3, #1
 8004760:	d101      	bne.n	8004766 <HAL_HalfDuplex_EnableReceiver+0x16>
 8004762:	2302      	movs	r3, #2
 8004764:	e040      	b.n	80047e8 <HAL_HalfDuplex_EnableReceiver+0x98>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
  huart->gState = HAL_UART_STATE_BUSY;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2224      	movs	r2, #36	; 0x24
 8004772:	679a      	str	r2, [r3, #120]	; 0x78

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800477a:	6a3b      	ldr	r3, [r7, #32]
 800477c:	e853 3f00 	ldrex	r3, [r3]
 8004780:	61fb      	str	r3, [r7, #28]
   return(result);
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	f023 030c 	bic.w	r3, r3, #12
 8004788:	637b      	str	r3, [r7, #52]	; 0x34
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	461a      	mov	r2, r3
 8004790:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004792:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004794:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004796:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004798:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800479a:	e841 2300 	strex	r3, r2, [r1]
 800479e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80047a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d1e6      	bne.n	8004774 <HAL_HalfDuplex_EnableReceiver+0x24>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	e853 3f00 	ldrex	r3, [r3]
 80047b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	f043 0304 	orr.w	r3, r3, #4
 80047ba:	633b      	str	r3, [r7, #48]	; 0x30
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	461a      	mov	r2, r3
 80047c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047c4:	61bb      	str	r3, [r7, #24]
 80047c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c8:	6979      	ldr	r1, [r7, #20]
 80047ca:	69ba      	ldr	r2, [r7, #24]
 80047cc:	e841 2300 	strex	r3, r2, [r1]
 80047d0:	613b      	str	r3, [r7, #16]
   return(result);
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d1e6      	bne.n	80047a6 <HAL_HalfDuplex_EnableReceiver+0x56>

  huart->gState = HAL_UART_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2220      	movs	r2, #32
 80047dc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	373c      	adds	r7, #60	; 0x3c
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b088      	sub	sp, #32
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80047fc:	2300      	movs	r3, #0
 80047fe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	689a      	ldr	r2, [r3, #8]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	691b      	ldr	r3, [r3, #16]
 8004808:	431a      	orrs	r2, r3
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	695b      	ldr	r3, [r3, #20]
 800480e:	431a      	orrs	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	69db      	ldr	r3, [r3, #28]
 8004814:	4313      	orrs	r3, r2
 8004816:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	4b8a      	ldr	r3, [pc, #552]	; (8004a48 <UART_SetConfig+0x254>)
 8004820:	4013      	ands	r3, r2
 8004822:	687a      	ldr	r2, [r7, #4]
 8004824:	6812      	ldr	r2, [r2, #0]
 8004826:	6979      	ldr	r1, [r7, #20]
 8004828:	430b      	orrs	r3, r1
 800482a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	68da      	ldr	r2, [r3, #12]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	430a      	orrs	r2, r1
 8004840:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	699b      	ldr	r3, [r3, #24]
 8004846:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6a1b      	ldr	r3, [r3, #32]
 800484c:	697a      	ldr	r2, [r7, #20]
 800484e:	4313      	orrs	r3, r2
 8004850:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	430a      	orrs	r2, r1
 8004864:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a78      	ldr	r2, [pc, #480]	; (8004a4c <UART_SetConfig+0x258>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d120      	bne.n	80048b2 <UART_SetConfig+0xbe>
 8004870:	4b77      	ldr	r3, [pc, #476]	; (8004a50 <UART_SetConfig+0x25c>)
 8004872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004874:	f003 0303 	and.w	r3, r3, #3
 8004878:	2b03      	cmp	r3, #3
 800487a:	d817      	bhi.n	80048ac <UART_SetConfig+0xb8>
 800487c:	a201      	add	r2, pc, #4	; (adr r2, 8004884 <UART_SetConfig+0x90>)
 800487e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004882:	bf00      	nop
 8004884:	08004895 	.word	0x08004895
 8004888:	080048a1 	.word	0x080048a1
 800488c:	080048a7 	.word	0x080048a7
 8004890:	0800489b 	.word	0x0800489b
 8004894:	2300      	movs	r3, #0
 8004896:	77fb      	strb	r3, [r7, #31]
 8004898:	e01d      	b.n	80048d6 <UART_SetConfig+0xe2>
 800489a:	2302      	movs	r3, #2
 800489c:	77fb      	strb	r3, [r7, #31]
 800489e:	e01a      	b.n	80048d6 <UART_SetConfig+0xe2>
 80048a0:	2304      	movs	r3, #4
 80048a2:	77fb      	strb	r3, [r7, #31]
 80048a4:	e017      	b.n	80048d6 <UART_SetConfig+0xe2>
 80048a6:	2308      	movs	r3, #8
 80048a8:	77fb      	strb	r3, [r7, #31]
 80048aa:	e014      	b.n	80048d6 <UART_SetConfig+0xe2>
 80048ac:	2310      	movs	r3, #16
 80048ae:	77fb      	strb	r3, [r7, #31]
 80048b0:	e011      	b.n	80048d6 <UART_SetConfig+0xe2>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a67      	ldr	r2, [pc, #412]	; (8004a54 <UART_SetConfig+0x260>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d102      	bne.n	80048c2 <UART_SetConfig+0xce>
 80048bc:	2300      	movs	r3, #0
 80048be:	77fb      	strb	r3, [r7, #31]
 80048c0:	e009      	b.n	80048d6 <UART_SetConfig+0xe2>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a64      	ldr	r2, [pc, #400]	; (8004a58 <UART_SetConfig+0x264>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d102      	bne.n	80048d2 <UART_SetConfig+0xde>
 80048cc:	2300      	movs	r3, #0
 80048ce:	77fb      	strb	r3, [r7, #31]
 80048d0:	e001      	b.n	80048d6 <UART_SetConfig+0xe2>
 80048d2:	2310      	movs	r3, #16
 80048d4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	69db      	ldr	r3, [r3, #28]
 80048da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048de:	d15b      	bne.n	8004998 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 80048e0:	7ffb      	ldrb	r3, [r7, #31]
 80048e2:	2b08      	cmp	r3, #8
 80048e4:	d827      	bhi.n	8004936 <UART_SetConfig+0x142>
 80048e6:	a201      	add	r2, pc, #4	; (adr r2, 80048ec <UART_SetConfig+0xf8>)
 80048e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ec:	08004911 	.word	0x08004911
 80048f0:	08004919 	.word	0x08004919
 80048f4:	08004921 	.word	0x08004921
 80048f8:	08004937 	.word	0x08004937
 80048fc:	08004927 	.word	0x08004927
 8004900:	08004937 	.word	0x08004937
 8004904:	08004937 	.word	0x08004937
 8004908:	08004937 	.word	0x08004937
 800490c:	0800492f 	.word	0x0800492f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004910:	f7fe f8c8 	bl	8002aa4 <HAL_RCC_GetPCLK1Freq>
 8004914:	61b8      	str	r0, [r7, #24]
        break;
 8004916:	e013      	b.n	8004940 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004918:	f7fe f8e6 	bl	8002ae8 <HAL_RCC_GetPCLK2Freq>
 800491c:	61b8      	str	r0, [r7, #24]
        break;
 800491e:	e00f      	b.n	8004940 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004920:	4b4e      	ldr	r3, [pc, #312]	; (8004a5c <UART_SetConfig+0x268>)
 8004922:	61bb      	str	r3, [r7, #24]
        break;
 8004924:	e00c      	b.n	8004940 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004926:	f7fe f847 	bl	80029b8 <HAL_RCC_GetSysClockFreq>
 800492a:	61b8      	str	r0, [r7, #24]
        break;
 800492c:	e008      	b.n	8004940 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800492e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004932:	61bb      	str	r3, [r7, #24]
        break;
 8004934:	e004      	b.n	8004940 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004936:	2300      	movs	r3, #0
 8004938:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	77bb      	strb	r3, [r7, #30]
        break;
 800493e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004940:	69bb      	ldr	r3, [r7, #24]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d074      	beq.n	8004a30 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004946:	69bb      	ldr	r3, [r7, #24]
 8004948:	005a      	lsls	r2, r3, #1
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	085b      	lsrs	r3, r3, #1
 8004950:	441a      	add	r2, r3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	fbb2 f3f3 	udiv	r3, r2, r3
 800495a:	b29b      	uxth	r3, r3
 800495c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	2b0f      	cmp	r3, #15
 8004962:	d916      	bls.n	8004992 <UART_SetConfig+0x19e>
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800496a:	d212      	bcs.n	8004992 <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	b29b      	uxth	r3, r3
 8004970:	f023 030f 	bic.w	r3, r3, #15
 8004974:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	085b      	lsrs	r3, r3, #1
 800497a:	b29b      	uxth	r3, r3
 800497c:	f003 0307 	and.w	r3, r3, #7
 8004980:	b29a      	uxth	r2, r3
 8004982:	89fb      	ldrh	r3, [r7, #14]
 8004984:	4313      	orrs	r3, r2
 8004986:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	89fa      	ldrh	r2, [r7, #14]
 800498e:	60da      	str	r2, [r3, #12]
 8004990:	e04e      	b.n	8004a30 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	77bb      	strb	r3, [r7, #30]
 8004996:	e04b      	b.n	8004a30 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004998:	7ffb      	ldrb	r3, [r7, #31]
 800499a:	2b08      	cmp	r3, #8
 800499c:	d827      	bhi.n	80049ee <UART_SetConfig+0x1fa>
 800499e:	a201      	add	r2, pc, #4	; (adr r2, 80049a4 <UART_SetConfig+0x1b0>)
 80049a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049a4:	080049c9 	.word	0x080049c9
 80049a8:	080049d1 	.word	0x080049d1
 80049ac:	080049d9 	.word	0x080049d9
 80049b0:	080049ef 	.word	0x080049ef
 80049b4:	080049df 	.word	0x080049df
 80049b8:	080049ef 	.word	0x080049ef
 80049bc:	080049ef 	.word	0x080049ef
 80049c0:	080049ef 	.word	0x080049ef
 80049c4:	080049e7 	.word	0x080049e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049c8:	f7fe f86c 	bl	8002aa4 <HAL_RCC_GetPCLK1Freq>
 80049cc:	61b8      	str	r0, [r7, #24]
        break;
 80049ce:	e013      	b.n	80049f8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80049d0:	f7fe f88a 	bl	8002ae8 <HAL_RCC_GetPCLK2Freq>
 80049d4:	61b8      	str	r0, [r7, #24]
        break;
 80049d6:	e00f      	b.n	80049f8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049d8:	4b20      	ldr	r3, [pc, #128]	; (8004a5c <UART_SetConfig+0x268>)
 80049da:	61bb      	str	r3, [r7, #24]
        break;
 80049dc:	e00c      	b.n	80049f8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049de:	f7fd ffeb 	bl	80029b8 <HAL_RCC_GetSysClockFreq>
 80049e2:	61b8      	str	r0, [r7, #24]
        break;
 80049e4:	e008      	b.n	80049f8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049ea:	61bb      	str	r3, [r7, #24]
        break;
 80049ec:	e004      	b.n	80049f8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80049ee:	2300      	movs	r3, #0
 80049f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	77bb      	strb	r3, [r7, #30]
        break;
 80049f6:	bf00      	nop
    }

    if (pclk != 0U)
 80049f8:	69bb      	ldr	r3, [r7, #24]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d018      	beq.n	8004a30 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	085a      	lsrs	r2, r3, #1
 8004a04:	69bb      	ldr	r3, [r7, #24]
 8004a06:	441a      	add	r2, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	2b0f      	cmp	r3, #15
 8004a18:	d908      	bls.n	8004a2c <UART_SetConfig+0x238>
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a20:	d204      	bcs.n	8004a2c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	693a      	ldr	r2, [r7, #16]
 8004a28:	60da      	str	r2, [r3, #12]
 8004a2a:	e001      	b.n	8004a30 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004a3c:	7fbb      	ldrb	r3, [r7, #30]
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3720      	adds	r7, #32
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	bf00      	nop
 8004a48:	efff69f3 	.word	0xefff69f3
 8004a4c:	40013800 	.word	0x40013800
 8004a50:	40021000 	.word	0x40021000
 8004a54:	40004400 	.word	0x40004400
 8004a58:	40004800 	.word	0x40004800
 8004a5c:	007a1200 	.word	0x007a1200

08004a60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b083      	sub	sp, #12
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a6c:	f003 0301 	and.w	r3, r3, #1
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d00a      	beq.n	8004a8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	430a      	orrs	r2, r1
 8004a88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d00a      	beq.n	8004aac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab0:	f003 0304 	and.w	r3, r3, #4
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00a      	beq.n	8004ace <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	430a      	orrs	r2, r1
 8004acc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad2:	f003 0308 	and.w	r3, r3, #8
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d00a      	beq.n	8004af0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	430a      	orrs	r2, r1
 8004aee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af4:	f003 0310 	and.w	r3, r3, #16
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d00a      	beq.n	8004b12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b16:	f003 0320 	and.w	r3, r3, #32
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d00a      	beq.n	8004b34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	430a      	orrs	r2, r1
 8004b32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d01a      	beq.n	8004b76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	430a      	orrs	r2, r1
 8004b54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b5e:	d10a      	bne.n	8004b76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	430a      	orrs	r2, r1
 8004b74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d00a      	beq.n	8004b98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	430a      	orrs	r2, r1
 8004b96:	605a      	str	r2, [r3, #4]
  }
}
 8004b98:	bf00      	nop
 8004b9a:	370c      	adds	r7, #12
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr

08004ba4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b086      	sub	sp, #24
 8004ba8:	af02      	add	r7, sp, #8
 8004baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004bb4:	f7fc f9d4 	bl	8000f60 <HAL_GetTick>
 8004bb8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0308 	and.w	r3, r3, #8
 8004bc4:	2b08      	cmp	r3, #8
 8004bc6:	d10e      	bne.n	8004be6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004bc8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004bcc:	9300      	str	r3, [sp, #0]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 f82d 	bl	8004c36 <UART_WaitOnFlagUntilTimeout>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d001      	beq.n	8004be6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e023      	b.n	8004c2e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0304 	and.w	r3, r3, #4
 8004bf0:	2b04      	cmp	r3, #4
 8004bf2:	d10e      	bne.n	8004c12 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004bf4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004bf8:	9300      	str	r3, [sp, #0]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f817 	bl	8004c36 <UART_WaitOnFlagUntilTimeout>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d001      	beq.n	8004c12 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	e00d      	b.n	8004c2e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2220      	movs	r2, #32
 8004c16:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2220      	movs	r2, #32
 8004c1c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3710      	adds	r7, #16
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}

08004c36 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004c36:	b580      	push	{r7, lr}
 8004c38:	b09c      	sub	sp, #112	; 0x70
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	60f8      	str	r0, [r7, #12]
 8004c3e:	60b9      	str	r1, [r7, #8]
 8004c40:	603b      	str	r3, [r7, #0]
 8004c42:	4613      	mov	r3, r2
 8004c44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c46:	e0a5      	b.n	8004d94 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c48:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c4e:	f000 80a1 	beq.w	8004d94 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c52:	f7fc f985 	bl	8000f60 <HAL_GetTick>
 8004c56:	4602      	mov	r2, r0
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d302      	bcc.n	8004c68 <UART_WaitOnFlagUntilTimeout+0x32>
 8004c62:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d13e      	bne.n	8004ce6 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c70:	e853 3f00 	ldrex	r3, [r3]
 8004c74:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004c76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c78:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004c7c:	667b      	str	r3, [r7, #100]	; 0x64
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	461a      	mov	r2, r3
 8004c84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c86:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004c88:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c8a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004c8c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004c8e:	e841 2300 	strex	r3, r2, [r1]
 8004c92:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004c94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d1e6      	bne.n	8004c68 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	3308      	adds	r3, #8
 8004ca0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ca4:	e853 3f00 	ldrex	r3, [r3]
 8004ca8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004caa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cac:	f023 0301 	bic.w	r3, r3, #1
 8004cb0:	663b      	str	r3, [r7, #96]	; 0x60
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	3308      	adds	r3, #8
 8004cb8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004cba:	64ba      	str	r2, [r7, #72]	; 0x48
 8004cbc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cbe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004cc0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004cc2:	e841 2300 	strex	r3, r2, [r1]
 8004cc6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004cc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d1e5      	bne.n	8004c9a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2220      	movs	r2, #32
 8004cd2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2220      	movs	r2, #32
 8004cd8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	e067      	b.n	8004db6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0304 	and.w	r3, r3, #4
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d04f      	beq.n	8004d94 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	69db      	ldr	r3, [r3, #28]
 8004cfa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cfe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d02:	d147      	bne.n	8004d94 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004d0c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d16:	e853 3f00 	ldrex	r3, [r3]
 8004d1a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d1e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004d22:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	461a      	mov	r2, r3
 8004d2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d2c:	637b      	str	r3, [r7, #52]	; 0x34
 8004d2e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d30:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d32:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d34:	e841 2300 	strex	r3, r2, [r1]
 8004d38:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d1e6      	bne.n	8004d0e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	3308      	adds	r3, #8
 8004d46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	e853 3f00 	ldrex	r3, [r3]
 8004d4e:	613b      	str	r3, [r7, #16]
   return(result);
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	f023 0301 	bic.w	r3, r3, #1
 8004d56:	66bb      	str	r3, [r7, #104]	; 0x68
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	3308      	adds	r3, #8
 8004d5e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004d60:	623a      	str	r2, [r7, #32]
 8004d62:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d64:	69f9      	ldr	r1, [r7, #28]
 8004d66:	6a3a      	ldr	r2, [r7, #32]
 8004d68:	e841 2300 	strex	r3, r2, [r1]
 8004d6c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d1e5      	bne.n	8004d40 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2220      	movs	r2, #32
 8004d78:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2220      	movs	r2, #32
 8004d7e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e010      	b.n	8004db6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	69da      	ldr	r2, [r3, #28]
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	68ba      	ldr	r2, [r7, #8]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	bf0c      	ite	eq
 8004da4:	2301      	moveq	r3, #1
 8004da6:	2300      	movne	r3, #0
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	461a      	mov	r2, r3
 8004dac:	79fb      	ldrb	r3, [r7, #7]
 8004dae:	429a      	cmp	r2, r3
 8004db0:	f43f af4a 	beq.w	8004c48 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3770      	adds	r7, #112	; 0x70
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}

08004dbe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004dbe:	b480      	push	{r7}
 8004dc0:	b095      	sub	sp, #84	; 0x54
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dce:	e853 3f00 	ldrex	r3, [r3]
 8004dd2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dd6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004dda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	461a      	mov	r2, r3
 8004de2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004de4:	643b      	str	r3, [r7, #64]	; 0x40
 8004de6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004de8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004dea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004dec:	e841 2300 	strex	r3, r2, [r1]
 8004df0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004df2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d1e6      	bne.n	8004dc6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	3308      	adds	r3, #8
 8004dfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e00:	6a3b      	ldr	r3, [r7, #32]
 8004e02:	e853 3f00 	ldrex	r3, [r3]
 8004e06:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	f023 0301 	bic.w	r3, r3, #1
 8004e0e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	3308      	adds	r3, #8
 8004e16:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e18:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e1a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e20:	e841 2300 	strex	r3, r2, [r1]
 8004e24:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1e5      	bne.n	8004df8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d118      	bne.n	8004e66 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	e853 3f00 	ldrex	r3, [r3]
 8004e40:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	f023 0310 	bic.w	r3, r3, #16
 8004e48:	647b      	str	r3, [r7, #68]	; 0x44
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	461a      	mov	r2, r3
 8004e50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e52:	61bb      	str	r3, [r7, #24]
 8004e54:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e56:	6979      	ldr	r1, [r7, #20]
 8004e58:	69ba      	ldr	r2, [r7, #24]
 8004e5a:	e841 2300 	strex	r3, r2, [r1]
 8004e5e:	613b      	str	r3, [r7, #16]
   return(result);
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d1e6      	bne.n	8004e34 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2220      	movs	r2, #32
 8004e6a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004e78:	bf00      	nop
 8004e7a:	3754      	adds	r7, #84	; 0x54
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b084      	sub	sp, #16
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e90:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2200      	movs	r2, #0
 8004e96:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ea2:	68f8      	ldr	r0, [r7, #12]
 8004ea4:	f7ff fbec 	bl	8004680 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ea8:	bf00      	nop
 8004eaa:	3710      	adds	r7, #16
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b088      	sub	sp, #32
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	e853 3f00 	ldrex	r3, [r3]
 8004ec4:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ecc:	61fb      	str	r3, [r7, #28]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	61bb      	str	r3, [r7, #24]
 8004ed8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eda:	6979      	ldr	r1, [r7, #20]
 8004edc:	69ba      	ldr	r2, [r7, #24]
 8004ede:	e841 2300 	strex	r3, r2, [r1]
 8004ee2:	613b      	str	r3, [r7, #16]
   return(result);
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d1e6      	bne.n	8004eb8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2220      	movs	r2, #32
 8004eee:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f7ff fbb8 	bl	800466c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004efc:	bf00      	nop
 8004efe:	3720      	adds	r7, #32
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004f0c:	bf00      	nop
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <tmc_fillCRC8Table>:
 *     This allows us to simply store the lowest byte of the uint32_t,
 *     right-shift the uint32_t by 8 and increment the table pointer.
 *     After 4 iterations of that all 4 bytes of the uint32_t are stored in the table.
 */
uint8_t tmc_fillCRC8Table(uint8_t polynomial, bool isReflected, uint8_t index)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b088      	sub	sp, #32
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	4603      	mov	r3, r0
 8004f20:	71fb      	strb	r3, [r7, #7]
 8004f22:	460b      	mov	r3, r1
 8004f24:	71bb      	strb	r3, [r7, #6]
 8004f26:	4613      	mov	r3, r2
 8004f28:	717b      	strb	r3, [r7, #5]
	uint32_t CRCdata;
	// Helper pointer for traversing the result table
	uint8_t *table;

	if(index >= CRC_TABLE_COUNT)
 8004f2a:	797b      	ldrb	r3, [r7, #5]
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d901      	bls.n	8004f34 <tmc_fillCRC8Table+0x1c>
		return 0;
 8004f30:	2300      	movs	r3, #0
 8004f32:	e09e      	b.n	8005072 <tmc_fillCRC8Table+0x15a>

	CRCTables[index].polynomial   = polynomial;
 8004f34:	797a      	ldrb	r2, [r7, #5]
 8004f36:	4951      	ldr	r1, [pc, #324]	; (800507c <tmc_fillCRC8Table+0x164>)
 8004f38:	4613      	mov	r3, r2
 8004f3a:	01db      	lsls	r3, r3, #7
 8004f3c:	4413      	add	r3, r2
 8004f3e:	005b      	lsls	r3, r3, #1
 8004f40:	440b      	add	r3, r1
 8004f42:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004f46:	79fa      	ldrb	r2, [r7, #7]
 8004f48:	701a      	strb	r2, [r3, #0]
	CRCTables[index].isReflected  = isReflected;
 8004f4a:	797a      	ldrb	r2, [r7, #5]
 8004f4c:	494b      	ldr	r1, [pc, #300]	; (800507c <tmc_fillCRC8Table+0x164>)
 8004f4e:	4613      	mov	r3, r2
 8004f50:	01db      	lsls	r3, r3, #7
 8004f52:	4413      	add	r3, r2
 8004f54:	005b      	lsls	r3, r3, #1
 8004f56:	440b      	add	r3, r1
 8004f58:	f203 1301 	addw	r3, r3, #257	; 0x101
 8004f5c:	79ba      	ldrb	r2, [r7, #6]
 8004f5e:	701a      	strb	r2, [r3, #0]
	table = &CRCTables[index].table[0];
 8004f60:	797a      	ldrb	r2, [r7, #5]
 8004f62:	4613      	mov	r3, r2
 8004f64:	01db      	lsls	r3, r3, #7
 8004f66:	4413      	add	r3, r2
 8004f68:	005b      	lsls	r3, r3, #1
 8004f6a:	4a44      	ldr	r2, [pc, #272]	; (800507c <tmc_fillCRC8Table+0x164>)
 8004f6c:	4413      	add	r3, r2
 8004f6e:	61bb      	str	r3, [r7, #24]

	// Extend the polynomial to correct byte MSBs shifting into next bytes
	uint32_t poly = (uint32_t) polynomial | 0x0100;
 8004f70:	79fb      	ldrb	r3, [r7, #7]
 8004f72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f76:	60fb      	str	r3, [r7, #12]

	// Iterate over all 256 possible uint8_t values, compressed into a uint32_t (see detailed explanation above)
	uint32_t i;
	for(i = 0x03020100; i != 0x04030200; i+=0x04040404)
 8004f78:	4b41      	ldr	r3, [pc, #260]	; (8005080 <tmc_fillCRC8Table+0x168>)
 8004f7a:	617b      	str	r3, [r7, #20]
 8004f7c:	e074      	b.n	8005068 <tmc_fillCRC8Table+0x150>
	{
		// For reflected table: Flip the bits of each input byte
		CRCdata = (isReflected)? flipBitsInBytes(i) : i;
 8004f7e:	79bb      	ldrb	r3, [r7, #6]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d004      	beq.n	8004f8e <tmc_fillCRC8Table+0x76>
 8004f84:	6978      	ldr	r0, [r7, #20]
 8004f86:	f000 f8f7 	bl	8005178 <flipBitsInBytes>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	e000      	b.n	8004f90 <tmc_fillCRC8Table+0x78>
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	61fb      	str	r3, [r7, #28]

		// Iterate over 8 Bits
		int j;
		for(j = 0; j < 8; j++)
 8004f92:	2300      	movs	r3, #0
 8004f94:	613b      	str	r3, [r7, #16]
 8004f96:	e035      	b.n	8005004 <tmc_fillCRC8Table+0xec>
		{
			// Store value of soon-to-be shifted out byte
			uint8_t isMSBSet = (CRCdata & 0x80000000)? 1:0;
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	0fdb      	lsrs	r3, r3, #31
 8004f9c:	72fb      	strb	r3, [r7, #11]

			// CRC Shift
			CRCdata <<= 1;
 8004f9e:	69fb      	ldr	r3, [r7, #28]
 8004fa0:	005b      	lsls	r3, r3, #1
 8004fa2:	61fb      	str	r3, [r7, #28]

			// XOR the bytes when required, lowest to highest
			CRCdata ^= (CRCdata & 0x00000100)? (poly      ) : 0;
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d001      	beq.n	8004fb2 <tmc_fillCRC8Table+0x9a>
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	e000      	b.n	8004fb4 <tmc_fillCRC8Table+0x9c>
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	69fa      	ldr	r2, [r7, #28]
 8004fb6:	4053      	eors	r3, r2
 8004fb8:	61fb      	str	r3, [r7, #28]
			CRCdata ^= (CRCdata & 0x00010000)? (poly << 8 ) : 0;
 8004fba:	69fb      	ldr	r3, [r7, #28]
 8004fbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d002      	beq.n	8004fca <tmc_fillCRC8Table+0xb2>
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	021b      	lsls	r3, r3, #8
 8004fc8:	e000      	b.n	8004fcc <tmc_fillCRC8Table+0xb4>
 8004fca:	2300      	movs	r3, #0
 8004fcc:	69fa      	ldr	r2, [r7, #28]
 8004fce:	4053      	eors	r3, r2
 8004fd0:	61fb      	str	r3, [r7, #28]
			CRCdata ^= (CRCdata & 0x01000000)? (poly << 16) : 0;
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d002      	beq.n	8004fe2 <tmc_fillCRC8Table+0xca>
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	041b      	lsls	r3, r3, #16
 8004fe0:	e000      	b.n	8004fe4 <tmc_fillCRC8Table+0xcc>
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	69fa      	ldr	r2, [r7, #28]
 8004fe6:	4053      	eors	r3, r2
 8004fe8:	61fb      	str	r3, [r7, #28]
			CRCdata ^= (isMSBSet)?             (poly << 24) : 0;
 8004fea:	7afb      	ldrb	r3, [r7, #11]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d002      	beq.n	8004ff6 <tmc_fillCRC8Table+0xde>
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	061b      	lsls	r3, r3, #24
 8004ff4:	e000      	b.n	8004ff8 <tmc_fillCRC8Table+0xe0>
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	69fa      	ldr	r2, [r7, #28]
 8004ffa:	4053      	eors	r3, r2
 8004ffc:	61fb      	str	r3, [r7, #28]
		for(j = 0; j < 8; j++)
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	3301      	adds	r3, #1
 8005002:	613b      	str	r3, [r7, #16]
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	2b07      	cmp	r3, #7
 8005008:	ddc6      	ble.n	8004f98 <tmc_fillCRC8Table+0x80>
		}

		// For reflected table: Flip the bits of each output byte
		CRCdata = (isReflected)? flipBitsInBytes(CRCdata) : CRCdata;
 800500a:	79bb      	ldrb	r3, [r7, #6]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d004      	beq.n	800501a <tmc_fillCRC8Table+0x102>
 8005010:	69f8      	ldr	r0, [r7, #28]
 8005012:	f000 f8b1 	bl	8005178 <flipBitsInBytes>
 8005016:	4603      	mov	r3, r0
 8005018:	e000      	b.n	800501c <tmc_fillCRC8Table+0x104>
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	61fb      	str	r3, [r7, #28]
		// Store the CRC result bytes in the table array
		*table++ = (uint8_t) CRCdata;
 800501e:	69bb      	ldr	r3, [r7, #24]
 8005020:	1c5a      	adds	r2, r3, #1
 8005022:	61ba      	str	r2, [r7, #24]
 8005024:	69fa      	ldr	r2, [r7, #28]
 8005026:	b2d2      	uxtb	r2, r2
 8005028:	701a      	strb	r2, [r3, #0]
		CRCdata >>= 8;
 800502a:	69fb      	ldr	r3, [r7, #28]
 800502c:	0a1b      	lsrs	r3, r3, #8
 800502e:	61fb      	str	r3, [r7, #28]
		*table++ = (uint8_t) CRCdata;
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	1c5a      	adds	r2, r3, #1
 8005034:	61ba      	str	r2, [r7, #24]
 8005036:	69fa      	ldr	r2, [r7, #28]
 8005038:	b2d2      	uxtb	r2, r2
 800503a:	701a      	strb	r2, [r3, #0]
		CRCdata >>= 8;
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	0a1b      	lsrs	r3, r3, #8
 8005040:	61fb      	str	r3, [r7, #28]
		*table++ = (uint8_t) CRCdata;
 8005042:	69bb      	ldr	r3, [r7, #24]
 8005044:	1c5a      	adds	r2, r3, #1
 8005046:	61ba      	str	r2, [r7, #24]
 8005048:	69fa      	ldr	r2, [r7, #28]
 800504a:	b2d2      	uxtb	r2, r2
 800504c:	701a      	strb	r2, [r3, #0]
		CRCdata >>= 8;
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	0a1b      	lsrs	r3, r3, #8
 8005052:	61fb      	str	r3, [r7, #28]
		*table++ = (uint8_t) CRCdata;
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	1c5a      	adds	r2, r3, #1
 8005058:	61ba      	str	r2, [r7, #24]
 800505a:	69fa      	ldr	r2, [r7, #28]
 800505c:	b2d2      	uxtb	r2, r2
 800505e:	701a      	strb	r2, [r3, #0]
	for(i = 0x03020100; i != 0x04030200; i+=0x04040404)
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	f103 3304 	add.w	r3, r3, #67372036	; 0x4040404
 8005066:	617b      	str	r3, [r7, #20]
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	4a06      	ldr	r2, [pc, #24]	; (8005084 <tmc_fillCRC8Table+0x16c>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d186      	bne.n	8004f7e <tmc_fillCRC8Table+0x66>
	}

	return 1;
 8005070:	2301      	movs	r3, #1
}
 8005072:	4618      	mov	r0, r3
 8005074:	3720      	adds	r7, #32
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	20000688 	.word	0x20000688
 8005080:	03020100 	.word	0x03020100
 8005084:	04030200 	.word	0x04030200

08005088 <tmc_CRC8>:
 *     uint8_t *data: A pointer to the data that will be CRC'd.
 *     uint32_t bytes: The length of the data buffer.
 *     uint8_t index: The index of the CRC table to be used.
 */
uint8_t tmc_CRC8(uint8_t *data, uint32_t bytes, uint8_t index)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b086      	sub	sp, #24
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	4613      	mov	r3, r2
 8005094:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 0;
 8005096:	2300      	movs	r3, #0
 8005098:	75fb      	strb	r3, [r7, #23]
	uint8_t *table;

	if(index >= CRC_TABLE_COUNT)
 800509a:	79fb      	ldrb	r3, [r7, #7]
 800509c:	2b01      	cmp	r3, #1
 800509e:	d901      	bls.n	80050a4 <tmc_CRC8+0x1c>
		return 0;
 80050a0:	2300      	movs	r3, #0
 80050a2:	e02c      	b.n	80050fe <tmc_CRC8+0x76>

	table = &CRCTables[index].table[0];
 80050a4:	79fa      	ldrb	r2, [r7, #7]
 80050a6:	4613      	mov	r3, r2
 80050a8:	01db      	lsls	r3, r3, #7
 80050aa:	4413      	add	r3, r2
 80050ac:	005b      	lsls	r3, r3, #1
 80050ae:	4a16      	ldr	r2, [pc, #88]	; (8005108 <tmc_CRC8+0x80>)
 80050b0:	4413      	add	r3, r2
 80050b2:	613b      	str	r3, [r7, #16]

	while(bytes--)
 80050b4:	e00b      	b.n	80050ce <tmc_CRC8+0x46>
		result = table[result ^ *data++];
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	1c5a      	adds	r2, r3, #1
 80050ba:	60fa      	str	r2, [r7, #12]
 80050bc:	781a      	ldrb	r2, [r3, #0]
 80050be:	7dfb      	ldrb	r3, [r7, #23]
 80050c0:	4053      	eors	r3, r2
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	461a      	mov	r2, r3
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	4413      	add	r3, r2
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	75fb      	strb	r3, [r7, #23]
	while(bytes--)
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	1e5a      	subs	r2, r3, #1
 80050d2:	60ba      	str	r2, [r7, #8]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d1ee      	bne.n	80050b6 <tmc_CRC8+0x2e>

	return (CRCTables[index].isReflected)? flipByte(result) : result;
 80050d8:	79fa      	ldrb	r2, [r7, #7]
 80050da:	490b      	ldr	r1, [pc, #44]	; (8005108 <tmc_CRC8+0x80>)
 80050dc:	4613      	mov	r3, r2
 80050de:	01db      	lsls	r3, r3, #7
 80050e0:	4413      	add	r3, r2
 80050e2:	005b      	lsls	r3, r3, #1
 80050e4:	440b      	add	r3, r1
 80050e6:	f203 1301 	addw	r3, r3, #257	; 0x101
 80050ea:	781b      	ldrb	r3, [r3, #0]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d005      	beq.n	80050fc <tmc_CRC8+0x74>
 80050f0:	7dfb      	ldrb	r3, [r7, #23]
 80050f2:	4618      	mov	r0, r3
 80050f4:	f000 f80a 	bl	800510c <flipByte>
 80050f8:	4603      	mov	r3, r0
 80050fa:	e000      	b.n	80050fe <tmc_CRC8+0x76>
 80050fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3718      	adds	r7, #24
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
 8005106:	bf00      	nop
 8005108:	20000688 	.word	0x20000688

0800510c <flipByte>:
	return CRCTables[index].isReflected;
}

// Helper functions
static uint8_t flipByte(uint8_t value)
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	4603      	mov	r3, r0
 8005114:	71fb      	strb	r3, [r7, #7]
	// swap odd and even bits
	value = ((value >> 1) & 0x55) | ((value & 0x55) << 1);
 8005116:	79fb      	ldrb	r3, [r7, #7]
 8005118:	085b      	lsrs	r3, r3, #1
 800511a:	b2db      	uxtb	r3, r3
 800511c:	b25b      	sxtb	r3, r3
 800511e:	f003 0355 	and.w	r3, r3, #85	; 0x55
 8005122:	b25a      	sxtb	r2, r3
 8005124:	79fb      	ldrb	r3, [r7, #7]
 8005126:	005b      	lsls	r3, r3, #1
 8005128:	b25b      	sxtb	r3, r3
 800512a:	f023 0355 	bic.w	r3, r3, #85	; 0x55
 800512e:	b25b      	sxtb	r3, r3
 8005130:	4313      	orrs	r3, r2
 8005132:	b25b      	sxtb	r3, r3
 8005134:	71fb      	strb	r3, [r7, #7]
	// swap consecutive pairs
	value = ((value >> 2) & 0x33) | ((value & 0x33) << 2);
 8005136:	79fb      	ldrb	r3, [r7, #7]
 8005138:	089b      	lsrs	r3, r3, #2
 800513a:	b2db      	uxtb	r3, r3
 800513c:	b25b      	sxtb	r3, r3
 800513e:	f003 0333 	and.w	r3, r3, #51	; 0x33
 8005142:	b25a      	sxtb	r2, r3
 8005144:	79fb      	ldrb	r3, [r7, #7]
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	b25b      	sxtb	r3, r3
 800514a:	f023 0333 	bic.w	r3, r3, #51	; 0x33
 800514e:	b25b      	sxtb	r3, r3
 8005150:	4313      	orrs	r3, r2
 8005152:	b25b      	sxtb	r3, r3
 8005154:	71fb      	strb	r3, [r7, #7]
	// swap nibbles ...
	value = ((value >> 4) & 0x0F) | ((value & 0x0F) << 4);
 8005156:	79fb      	ldrb	r3, [r7, #7]
 8005158:	091b      	lsrs	r3, r3, #4
 800515a:	b2db      	uxtb	r3, r3
 800515c:	b25a      	sxtb	r2, r3
 800515e:	79fb      	ldrb	r3, [r7, #7]
 8005160:	011b      	lsls	r3, r3, #4
 8005162:	b25b      	sxtb	r3, r3
 8005164:	4313      	orrs	r3, r2
 8005166:	b25b      	sxtb	r3, r3
 8005168:	71fb      	strb	r3, [r7, #7]

	return value;
 800516a:	79fb      	ldrb	r3, [r7, #7]
}
 800516c:	4618      	mov	r0, r3
 800516e:	370c      	adds	r7, #12
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <flipBitsInBytes>:
 *                                 \||/
 *                                  \/
 * [b24 b25 b26 b27 b28 b29 b30 b31 .. b0 b1 b2 b3 b4 b5 b6 b7]
 */
static uint32_t flipBitsInBytes(uint32_t value)
{
 8005178:	b480      	push	{r7}
 800517a:	b083      	sub	sp, #12
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
	// swap odd and even bits
	value = ((value >> 1) & 0x55555555) | ((value & 0x55555555) << 1);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	085b      	lsrs	r3, r3, #1
 8005184:	f003 3255 	and.w	r2, r3, #1431655765	; 0x55555555
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	005b      	lsls	r3, r3, #1
 800518c:	f003 33aa 	and.w	r3, r3, #2863311530	; 0xaaaaaaaa
 8005190:	4313      	orrs	r3, r2
 8005192:	607b      	str	r3, [r7, #4]
	// swap consecutive pairs
	value = ((value >> 2) & 0x33333333) | ((value & 0x33333333) << 2);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	089b      	lsrs	r3, r3, #2
 8005198:	f003 3233 	and.w	r2, r3, #858993459	; 0x33333333
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	f003 33cc 	and.w	r3, r3, #3435973836	; 0xcccccccc
 80051a4:	4313      	orrs	r3, r2
 80051a6:	607b      	str	r3, [r7, #4]
	// swap nibbles ...
	value = ((value >> 4) & 0x0F0F0F0F) | ((value & 0x0F0F0F0F) << 4);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	091b      	lsrs	r3, r3, #4
 80051ac:	f003 320f 	and.w	r2, r3, #252645135	; 0xf0f0f0f
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	011b      	lsls	r3, r3, #4
 80051b4:	f003 33f0 	and.w	r3, r3, #4042322160	; 0xf0f0f0f0
 80051b8:	4313      	orrs	r3, r2
 80051ba:	607b      	str	r3, [r7, #4]

	return value;
 80051bc:	687b      	ldr	r3, [r7, #4]
}
 80051be:	4618      	mov	r0, r3
 80051c0:	370c      	adds	r7, #12
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr

080051ca <tmc2209_writeInt>:
// => CRC wrapper
extern uint8_t tmc2209_CRC8(uint8_t *data, size_t length);
// <= CRC wrapper

void tmc2209_writeInt(TMC2209TypeDef *tmc2209, uint8_t address, int32_t value)
{
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b086      	sub	sp, #24
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	60f8      	str	r0, [r7, #12]
 80051d2:	460b      	mov	r3, r1
 80051d4:	607a      	str	r2, [r7, #4]
 80051d6:	72fb      	strb	r3, [r7, #11]
	uint8_t data[8];

	data[0] = 0x05;
 80051d8:	2305      	movs	r3, #5
 80051da:	743b      	strb	r3, [r7, #16]
	data[1] = tmc2209->slaveAddress;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f893 3284 	ldrb.w	r3, [r3, #644]	; 0x284
 80051e2:	747b      	strb	r3, [r7, #17]
	data[2] = address | TMC_WRITE_BIT;
 80051e4:	7afb      	ldrb	r3, [r7, #11]
 80051e6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	74bb      	strb	r3, [r7, #18]
	data[3] = (value >> 24) & 0xFF;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	0e1b      	lsrs	r3, r3, #24
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	74fb      	strb	r3, [r7, #19]
	data[4] = (value >> 16) & 0xFF;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	141b      	asrs	r3, r3, #16
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	753b      	strb	r3, [r7, #20]
	data[5] = (value >> 8 ) & 0xFF;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	121b      	asrs	r3, r3, #8
 8005202:	b2db      	uxtb	r3, r3
 8005204:	757b      	strb	r3, [r7, #21]
	data[6] = (value      ) & 0xFF;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	b2db      	uxtb	r3, r3
 800520a:	75bb      	strb	r3, [r7, #22]
	data[7] = tmc2209_CRC8(data, 7);
 800520c:	f107 0310 	add.w	r3, r7, #16
 8005210:	2107      	movs	r1, #7
 8005212:	4618      	mov	r0, r3
 8005214:	f7fb f854 	bl	80002c0 <tmc2209_CRC8>
 8005218:	4603      	mov	r3, r0
 800521a:	75fb      	strb	r3, [r7, #23]

	tmc2209_readWriteArray(tmc2209->config->channel, &data[0], 8, 0);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f893 0210 	ldrb.w	r0, [r3, #528]	; 0x210
 8005224:	f107 0110 	add.w	r1, r7, #16
 8005228:	2300      	movs	r3, #0
 800522a:	2208      	movs	r2, #8
 800522c:	f7fb f820 	bl	8000270 <tmc2209_readWriteArray>

	// Write to the shadow register and mark the register dirty
	address = TMC_ADDRESS(address);
 8005230:	7afb      	ldrb	r3, [r7, #11]
 8005232:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005236:	72fb      	strb	r3, [r7, #11]
	tmc2209->config->shadowRegister[address] = value;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	7afb      	ldrb	r3, [r7, #11]
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	4413      	add	r3, r2
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	605a      	str	r2, [r3, #4]
	tmc2209->registerAccess[address] |= TMC_ACCESS_DIRTY;
 8005246:	7afb      	ldrb	r3, [r7, #11]
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	4413      	add	r3, r2
 800524c:	f893 2204 	ldrb.w	r2, [r3, #516]	; 0x204
 8005250:	7afb      	ldrb	r3, [r7, #11]
 8005252:	f042 0208 	orr.w	r2, r2, #8
 8005256:	b2d1      	uxtb	r1, r2
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	4413      	add	r3, r2
 800525c:	460a      	mov	r2, r1
 800525e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
}
 8005262:	bf00      	nop
 8005264:	3718      	adds	r7, #24
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}

0800526a <tmc2209_readInt>:

int32_t tmc2209_readInt(TMC2209TypeDef *tmc2209, uint8_t address)
{
 800526a:	b590      	push	{r4, r7, lr}
 800526c:	b085      	sub	sp, #20
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
 8005272:	460b      	mov	r3, r1
 8005274:	70fb      	strb	r3, [r7, #3]
	uint8_t data[8] = { 0 };
 8005276:	2300      	movs	r3, #0
 8005278:	60bb      	str	r3, [r7, #8]
 800527a:	2300      	movs	r3, #0
 800527c:	60fb      	str	r3, [r7, #12]

	address = TMC_ADDRESS(address);
 800527e:	78fb      	ldrb	r3, [r7, #3]
 8005280:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005284:	70fb      	strb	r3, [r7, #3]

	if (!TMC_IS_READABLE(tmc2209->registerAccess[address]))
 8005286:	78fb      	ldrb	r3, [r7, #3]
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	4413      	add	r3, r2
 800528c:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8005290:	f003 0301 	and.w	r3, r3, #1
 8005294:	2b00      	cmp	r3, #0
 8005296:	d106      	bne.n	80052a6 <tmc2209_readInt+0x3c>
		return tmc2209->config->shadowRegister[address];
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	78fb      	ldrb	r3, [r7, #3]
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	4413      	add	r3, r2
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	e03f      	b.n	8005326 <tmc2209_readInt+0xbc>

	data[0] = 0x05;
 80052a6:	2305      	movs	r3, #5
 80052a8:	723b      	strb	r3, [r7, #8]
	data[1] = tmc2209->slaveAddress;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f893 3284 	ldrb.w	r3, [r3, #644]	; 0x284
 80052b0:	727b      	strb	r3, [r7, #9]
	data[2] = address;
 80052b2:	78fb      	ldrb	r3, [r7, #3]
 80052b4:	72bb      	strb	r3, [r7, #10]
	data[3] = tmc2209_CRC8(data, 3);
 80052b6:	f107 0308 	add.w	r3, r7, #8
 80052ba:	2103      	movs	r1, #3
 80052bc:	4618      	mov	r0, r3
 80052be:	f7fa ffff 	bl	80002c0 <tmc2209_CRC8>
 80052c2:	4603      	mov	r3, r0
 80052c4:	72fb      	strb	r3, [r7, #11]

	tmc2209_readWriteArray(tmc2209->config->channel, data, 4, 8);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f893 0210 	ldrb.w	r0, [r3, #528]	; 0x210
 80052ce:	f107 0108 	add.w	r1, r7, #8
 80052d2:	2308      	movs	r3, #8
 80052d4:	2204      	movs	r2, #4
 80052d6:	f7fa ffcb 	bl	8000270 <tmc2209_readWriteArray>

	// Byte 0: Sync nibble correct?
	if (data[0] != 0x05)
 80052da:	7a3b      	ldrb	r3, [r7, #8]
 80052dc:	2b05      	cmp	r3, #5
 80052de:	d001      	beq.n	80052e4 <tmc2209_readInt+0x7a>
		return 0;
 80052e0:	2300      	movs	r3, #0
 80052e2:	e020      	b.n	8005326 <tmc2209_readInt+0xbc>

	// Byte 1: Master address correct?
	if (data[1] != 0xFF)
 80052e4:	7a7b      	ldrb	r3, [r7, #9]
 80052e6:	2bff      	cmp	r3, #255	; 0xff
 80052e8:	d001      	beq.n	80052ee <tmc2209_readInt+0x84>
		return 0;
 80052ea:	2300      	movs	r3, #0
 80052ec:	e01b      	b.n	8005326 <tmc2209_readInt+0xbc>

	// Byte 2: Address correct?
	if (data[2] != address)
 80052ee:	7abb      	ldrb	r3, [r7, #10]
 80052f0:	78fa      	ldrb	r2, [r7, #3]
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d001      	beq.n	80052fa <tmc2209_readInt+0x90>
		return 0;
 80052f6:	2300      	movs	r3, #0
 80052f8:	e015      	b.n	8005326 <tmc2209_readInt+0xbc>

	// Byte 7: CRC correct?
	if (data[7] != tmc2209_CRC8(data, 7))
 80052fa:	7bfc      	ldrb	r4, [r7, #15]
 80052fc:	f107 0308 	add.w	r3, r7, #8
 8005300:	2107      	movs	r1, #7
 8005302:	4618      	mov	r0, r3
 8005304:	f7fa ffdc 	bl	80002c0 <tmc2209_CRC8>
 8005308:	4603      	mov	r3, r0
 800530a:	429c      	cmp	r4, r3
 800530c:	d001      	beq.n	8005312 <tmc2209_readInt+0xa8>
		return 0;
 800530e:	2300      	movs	r3, #0
 8005310:	e009      	b.n	8005326 <tmc2209_readInt+0xbc>

	return ((uint32_t)data[3] << 24) | ((uint32_t)data[4] << 16) | (data[5] << 8) | data[6];
 8005312:	7afb      	ldrb	r3, [r7, #11]
 8005314:	061a      	lsls	r2, r3, #24
 8005316:	7b3b      	ldrb	r3, [r7, #12]
 8005318:	041b      	lsls	r3, r3, #16
 800531a:	4313      	orrs	r3, r2
 800531c:	7b7a      	ldrb	r2, [r7, #13]
 800531e:	0212      	lsls	r2, r2, #8
 8005320:	4313      	orrs	r3, r2
 8005322:	7bba      	ldrb	r2, [r7, #14]
 8005324:	4313      	orrs	r3, r2
}
 8005326:	4618      	mov	r0, r3
 8005328:	3714      	adds	r7, #20
 800532a:	46bd      	mov	sp, r7
 800532c:	bd90      	pop	{r4, r7, pc}
	...

08005330 <tmc2209_init>:

void tmc2209_init(TMC2209TypeDef *tmc2209, uint8_t channel, uint8_t slaveAddress, ConfigurationTypeDef *tmc2209_config, const int32_t *registerResetState)
{
 8005330:	b480      	push	{r7}
 8005332:	b087      	sub	sp, #28
 8005334:	af00      	add	r7, sp, #0
 8005336:	60f8      	str	r0, [r7, #12]
 8005338:	607b      	str	r3, [r7, #4]
 800533a:	460b      	mov	r3, r1
 800533c:	72fb      	strb	r3, [r7, #11]
 800533e:	4613      	mov	r3, r2
 8005340:	72bb      	strb	r3, [r7, #10]
	tmc2209->slaveAddress = slaveAddress;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	7aba      	ldrb	r2, [r7, #10]
 8005346:	f883 2284 	strb.w	r2, [r3, #644]	; 0x284

	tmc2209->config               = tmc2209_config;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	687a      	ldr	r2, [r7, #4]
 800534e:	601a      	str	r2, [r3, #0]
	tmc2209->config->callback     = NULL;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	2200      	movs	r2, #0
 8005356:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	tmc2209->config->channel      = channel;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	7afa      	ldrb	r2, [r7, #11]
 8005360:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
	tmc2209->config->configIndex  = 0;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	2200      	movs	r2, #0
 800536a:	705a      	strb	r2, [r3, #1]
	tmc2209->config->state        = CONFIG_READY;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	2200      	movs	r2, #0
 8005372:	701a      	strb	r2, [r3, #0]

	for(size_t i = 0; i < TMC2209_REGISTER_COUNT; i++)
 8005374:	2300      	movs	r3, #0
 8005376:	617b      	str	r3, [r7, #20]
 8005378:	e017      	b.n	80053aa <tmc2209_init+0x7a>
	{
		tmc2209->registerAccess[i]      = tmc2209_defaultRegisterAccess[i];
 800537a:	4a11      	ldr	r2, [pc, #68]	; (80053c0 <tmc2209_init+0x90>)
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	4413      	add	r3, r2
 8005380:	7819      	ldrb	r1, [r3, #0]
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	4413      	add	r3, r2
 8005388:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800538c:	460a      	mov	r2, r1
 800538e:	701a      	strb	r2, [r3, #0]
		tmc2209->registerResetState[i]  = registerResetState[i];
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	6a3a      	ldr	r2, [r7, #32]
 8005396:	4413      	add	r3, r2
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	68f9      	ldr	r1, [r7, #12]
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	440b      	add	r3, r1
 80053a2:	605a      	str	r2, [r3, #4]
	for(size_t i = 0; i < TMC2209_REGISTER_COUNT; i++)
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	3301      	adds	r3, #1
 80053a8:	617b      	str	r3, [r7, #20]
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	2b7f      	cmp	r3, #127	; 0x7f
 80053ae:	d9e4      	bls.n	800537a <tmc2209_init+0x4a>
	}
}
 80053b0:	bf00      	nop
 80053b2:	bf00      	nop
 80053b4:	371c      	adds	r7, #28
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop
 80053c0:	08006b44 	.word	0x08006b44

080053c4 <writeConfiguration>:

static void writeConfiguration(TMC2209TypeDef *tmc2209)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b084      	sub	sp, #16
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
	uint8_t *ptr = &tmc2209->config->configIndex;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	3301      	adds	r3, #1
 80053d2:	60bb      	str	r3, [r7, #8]
	const int32_t *settings;

	if(tmc2209->config->state == CONFIG_RESTORE)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	781b      	ldrb	r3, [r3, #0]
 80053da:	2b02      	cmp	r3, #2
 80053dc:	d131      	bne.n	8005442 <writeConfiguration+0x7e>
	{
		settings = tmc2209->config->shadowRegister;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	3304      	adds	r3, #4
 80053e4:	60fb      	str	r3, [r7, #12]
		// Find the next restorable register
		while((*ptr < TMC2209_REGISTER_COUNT) && !TMC_IS_RESTORABLE(tmc2209->registerAccess[*ptr]))
 80053e6:	e005      	b.n	80053f4 <writeConfiguration+0x30>
		{
			(*ptr)++;
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	781b      	ldrb	r3, [r3, #0]
 80053ec:	3301      	adds	r3, #1
 80053ee:	b2da      	uxtb	r2, r3
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	701a      	strb	r2, [r3, #0]
		while((*ptr < TMC2209_REGISTER_COUNT) && !TMC_IS_RESTORABLE(tmc2209->registerAccess[*ptr]))
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	781b      	ldrb	r3, [r3, #0]
 80053f8:	b25b      	sxtb	r3, r3
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	db3b      	blt.n	8005476 <writeConfiguration+0xb2>
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	781b      	ldrb	r3, [r3, #0]
 8005402:	461a      	mov	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	4413      	add	r3, r2
 8005408:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800540c:	f003 0302 	and.w	r3, r3, #2
 8005410:	2b00      	cmp	r3, #0
 8005412:	d0e9      	beq.n	80053e8 <writeConfiguration+0x24>
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	461a      	mov	r2, r3
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4413      	add	r3, r2
 800541e:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8005422:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005426:	2b00      	cmp	r3, #0
 8005428:	d025      	beq.n	8005476 <writeConfiguration+0xb2>
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	781b      	ldrb	r3, [r3, #0]
 800542e:	461a      	mov	r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4413      	add	r3, r2
 8005434:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8005438:	f003 0308 	and.w	r3, r3, #8
 800543c:	2b00      	cmp	r3, #0
 800543e:	d0d3      	beq.n	80053e8 <writeConfiguration+0x24>
 8005440:	e019      	b.n	8005476 <writeConfiguration+0xb2>
		}
	}
	else
	{
		settings = tmc2209->registerResetState;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	3304      	adds	r3, #4
 8005446:	60fb      	str	r3, [r7, #12]
		// Find the next resettable register
		while((*ptr < TMC2209_REGISTER_COUNT) && !TMC_IS_RESETTABLE(tmc2209->registerAccess[*ptr]))
 8005448:	e005      	b.n	8005456 <writeConfiguration+0x92>
		{
			(*ptr)++;
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	781b      	ldrb	r3, [r3, #0]
 800544e:	3301      	adds	r3, #1
 8005450:	b2da      	uxtb	r2, r3
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	701a      	strb	r2, [r3, #0]
		while((*ptr < TMC2209_REGISTER_COUNT) && !TMC_IS_RESETTABLE(tmc2209->registerAccess[*ptr]))
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	781b      	ldrb	r3, [r3, #0]
 800545a:	b25b      	sxtb	r3, r3
 800545c:	2b00      	cmp	r3, #0
 800545e:	db0a      	blt.n	8005476 <writeConfiguration+0xb2>
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	781b      	ldrb	r3, [r3, #0]
 8005464:	461a      	mov	r2, r3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4413      	add	r3, r2
 800546a:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800546e:	f003 0342 	and.w	r3, r3, #66	; 0x42
 8005472:	2b02      	cmp	r3, #2
 8005474:	d1e9      	bne.n	800544a <writeConfiguration+0x86>
		}
	}

	if(*ptr < TMC2209_REGISTER_COUNT)
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	781b      	ldrb	r3, [r3, #0]
 800547a:	b25b      	sxtb	r3, r3
 800547c:	2b00      	cmp	r3, #0
 800547e:	db12      	blt.n	80054a6 <writeConfiguration+0xe2>
	{
		tmc2209_writeInt(tmc2209, *ptr, settings[*ptr]);
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	7819      	ldrb	r1, [r3, #0]
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	781b      	ldrb	r3, [r3, #0]
 8005488:	009b      	lsls	r3, r3, #2
 800548a:	68fa      	ldr	r2, [r7, #12]
 800548c:	4413      	add	r3, r2
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	461a      	mov	r2, r3
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f7ff fe99 	bl	80051ca <tmc2209_writeInt>
		(*ptr)++;
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	781b      	ldrb	r3, [r3, #0]
 800549c:	3301      	adds	r3, #1
 800549e:	b2da      	uxtb	r2, r3
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	701a      	strb	r2, [r3, #0]
			((tmc2209_callback)tmc2209->config->callback)(tmc2209, tmc2209->config->state);
		}

		tmc2209->config->state = CONFIG_READY;
	}
}
 80054a4:	e013      	b.n	80054ce <writeConfiguration+0x10a>
		if(tmc2209->config->callback)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d009      	beq.n	80054c6 <writeConfiguration+0x102>
			((tmc2209_callback)tmc2209->config->callback)(tmc2209, tmc2209->config->state);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80054ba:	687a      	ldr	r2, [r7, #4]
 80054bc:	6812      	ldr	r2, [r2, #0]
 80054be:	7812      	ldrb	r2, [r2, #0]
 80054c0:	4611      	mov	r1, r2
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	4798      	blx	r3
		tmc2209->config->state = CONFIG_READY;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2200      	movs	r2, #0
 80054cc:	701a      	strb	r2, [r3, #0]
}
 80054ce:	bf00      	nop
 80054d0:	3710      	adds	r7, #16
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bd80      	pop	{r7, pc}

080054d6 <tmc2209_periodicJob>:

void tmc2209_periodicJob(TMC2209TypeDef *tmc2209, uint32_t tick)
{
 80054d6:	b580      	push	{r7, lr}
 80054d8:	b082      	sub	sp, #8
 80054da:	af00      	add	r7, sp, #0
 80054dc:	6078      	str	r0, [r7, #4]
 80054de:	6039      	str	r1, [r7, #0]
	UNUSED(tick);

	if(tmc2209->config->state != CONFIG_READY)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d003      	beq.n	80054f2 <tmc2209_periodicJob+0x1c>
	{
		writeConfiguration(tmc2209);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f7ff ff6a 	bl	80053c4 <writeConfiguration>
		return;
 80054f0:	bf00      	nop
	}
}
 80054f2:	3708      	adds	r7, #8
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}

080054f8 <tmc2209_reset>:
{
	tmc2209->config->callback = (tmc_callback_config) callback;
}

uint8_t tmc2209_reset(TMC2209TypeDef *tmc2209)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b085      	sub	sp, #20
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
	if(tmc2209->config->state != CONFIG_READY)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	781b      	ldrb	r3, [r3, #0]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d001      	beq.n	800550e <tmc2209_reset+0x16>
		return false;
 800550a:	2300      	movs	r3, #0
 800550c:	e028      	b.n	8005560 <tmc2209_reset+0x68>

	// Reset the dirty bits and wipe the shadow registers
	for(size_t i = 0; i < TMC2209_REGISTER_COUNT; i++)
 800550e:	2300      	movs	r3, #0
 8005510:	60fb      	str	r3, [r7, #12]
 8005512:	e019      	b.n	8005548 <tmc2209_reset+0x50>
	{
		tmc2209->registerAccess[i] &= ~TMC_ACCESS_DIRTY;
 8005514:	687a      	ldr	r2, [r7, #4]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	4413      	add	r3, r2
 800551a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800551e:	781b      	ldrb	r3, [r3, #0]
 8005520:	f023 0308 	bic.w	r3, r3, #8
 8005524:	b2d9      	uxtb	r1, r3
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	4413      	add	r3, r2
 800552c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005530:	460a      	mov	r2, r1
 8005532:	701a      	strb	r2, [r3, #0]
		tmc2209->config->shadowRegister[i] = 0;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	009b      	lsls	r3, r3, #2
 800553c:	4413      	add	r3, r2
 800553e:	2200      	movs	r2, #0
 8005540:	605a      	str	r2, [r3, #4]
	for(size_t i = 0; i < TMC2209_REGISTER_COUNT; i++)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	3301      	adds	r3, #1
 8005546:	60fb      	str	r3, [r7, #12]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2b7f      	cmp	r3, #127	; 0x7f
 800554c:	d9e2      	bls.n	8005514 <tmc2209_reset+0x1c>
	}

	tmc2209->config->state        = CONFIG_RESET;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	2201      	movs	r2, #1
 8005554:	701a      	strb	r2, [r3, #0]
	tmc2209->config->configIndex  = 0;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	2200      	movs	r2, #0
 800555c:	705a      	strb	r2, [r3, #1]

	return true;
 800555e:	2301      	movs	r3, #1
}
 8005560:	4618      	mov	r0, r3
 8005562:	3714      	adds	r7, #20
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr

0800556c <tmc2209_restore>:

uint8_t tmc2209_restore(TMC2209TypeDef *tmc2209)
{
 800556c:	b480      	push	{r7}
 800556e:	b083      	sub	sp, #12
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
	if(tmc2209->config->state != CONFIG_READY)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	781b      	ldrb	r3, [r3, #0]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d001      	beq.n	8005582 <tmc2209_restore+0x16>
		return false;
 800557e:	2300      	movs	r3, #0
 8005580:	e008      	b.n	8005594 <tmc2209_restore+0x28>

	tmc2209->config->state        = CONFIG_RESTORE;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	2202      	movs	r2, #2
 8005588:	701a      	strb	r2, [r3, #0]
	tmc2209->config->configIndex  = 0;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	2200      	movs	r2, #0
 8005590:	705a      	strb	r2, [r3, #1]

	return true;
 8005592:	2301      	movs	r3, #1
}
 8005594:	4618      	mov	r0, r3
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <__errno>:
 80055a0:	4b01      	ldr	r3, [pc, #4]	; (80055a8 <__errno+0x8>)
 80055a2:	6818      	ldr	r0, [r3, #0]
 80055a4:	4770      	bx	lr
 80055a6:	bf00      	nop
 80055a8:	2000000c 	.word	0x2000000c

080055ac <__libc_init_array>:
 80055ac:	b570      	push	{r4, r5, r6, lr}
 80055ae:	4d0d      	ldr	r5, [pc, #52]	; (80055e4 <__libc_init_array+0x38>)
 80055b0:	4c0d      	ldr	r4, [pc, #52]	; (80055e8 <__libc_init_array+0x3c>)
 80055b2:	1b64      	subs	r4, r4, r5
 80055b4:	10a4      	asrs	r4, r4, #2
 80055b6:	2600      	movs	r6, #0
 80055b8:	42a6      	cmp	r6, r4
 80055ba:	d109      	bne.n	80055d0 <__libc_init_array+0x24>
 80055bc:	4d0b      	ldr	r5, [pc, #44]	; (80055ec <__libc_init_array+0x40>)
 80055be:	4c0c      	ldr	r4, [pc, #48]	; (80055f0 <__libc_init_array+0x44>)
 80055c0:	f001 f8fa 	bl	80067b8 <_init>
 80055c4:	1b64      	subs	r4, r4, r5
 80055c6:	10a4      	asrs	r4, r4, #2
 80055c8:	2600      	movs	r6, #0
 80055ca:	42a6      	cmp	r6, r4
 80055cc:	d105      	bne.n	80055da <__libc_init_array+0x2e>
 80055ce:	bd70      	pop	{r4, r5, r6, pc}
 80055d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80055d4:	4798      	blx	r3
 80055d6:	3601      	adds	r6, #1
 80055d8:	e7ee      	b.n	80055b8 <__libc_init_array+0xc>
 80055da:	f855 3b04 	ldr.w	r3, [r5], #4
 80055de:	4798      	blx	r3
 80055e0:	3601      	adds	r6, #1
 80055e2:	e7f2      	b.n	80055ca <__libc_init_array+0x1e>
 80055e4:	08006c5c 	.word	0x08006c5c
 80055e8:	08006c5c 	.word	0x08006c5c
 80055ec:	08006c5c 	.word	0x08006c5c
 80055f0:	08006c60 	.word	0x08006c60

080055f4 <memset>:
 80055f4:	4402      	add	r2, r0
 80055f6:	4603      	mov	r3, r0
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d100      	bne.n	80055fe <memset+0xa>
 80055fc:	4770      	bx	lr
 80055fe:	f803 1b01 	strb.w	r1, [r3], #1
 8005602:	e7f9      	b.n	80055f8 <memset+0x4>

08005604 <iprintf>:
 8005604:	b40f      	push	{r0, r1, r2, r3}
 8005606:	4b0a      	ldr	r3, [pc, #40]	; (8005630 <iprintf+0x2c>)
 8005608:	b513      	push	{r0, r1, r4, lr}
 800560a:	681c      	ldr	r4, [r3, #0]
 800560c:	b124      	cbz	r4, 8005618 <iprintf+0x14>
 800560e:	69a3      	ldr	r3, [r4, #24]
 8005610:	b913      	cbnz	r3, 8005618 <iprintf+0x14>
 8005612:	4620      	mov	r0, r4
 8005614:	f000 fb2c 	bl	8005c70 <__sinit>
 8005618:	ab05      	add	r3, sp, #20
 800561a:	9a04      	ldr	r2, [sp, #16]
 800561c:	68a1      	ldr	r1, [r4, #8]
 800561e:	9301      	str	r3, [sp, #4]
 8005620:	4620      	mov	r0, r4
 8005622:	f000 fd3d 	bl	80060a0 <_vfiprintf_r>
 8005626:	b002      	add	sp, #8
 8005628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800562c:	b004      	add	sp, #16
 800562e:	4770      	bx	lr
 8005630:	2000000c 	.word	0x2000000c

08005634 <_puts_r>:
 8005634:	b570      	push	{r4, r5, r6, lr}
 8005636:	460e      	mov	r6, r1
 8005638:	4605      	mov	r5, r0
 800563a:	b118      	cbz	r0, 8005644 <_puts_r+0x10>
 800563c:	6983      	ldr	r3, [r0, #24]
 800563e:	b90b      	cbnz	r3, 8005644 <_puts_r+0x10>
 8005640:	f000 fb16 	bl	8005c70 <__sinit>
 8005644:	69ab      	ldr	r3, [r5, #24]
 8005646:	68ac      	ldr	r4, [r5, #8]
 8005648:	b913      	cbnz	r3, 8005650 <_puts_r+0x1c>
 800564a:	4628      	mov	r0, r5
 800564c:	f000 fb10 	bl	8005c70 <__sinit>
 8005650:	4b2c      	ldr	r3, [pc, #176]	; (8005704 <_puts_r+0xd0>)
 8005652:	429c      	cmp	r4, r3
 8005654:	d120      	bne.n	8005698 <_puts_r+0x64>
 8005656:	686c      	ldr	r4, [r5, #4]
 8005658:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800565a:	07db      	lsls	r3, r3, #31
 800565c:	d405      	bmi.n	800566a <_puts_r+0x36>
 800565e:	89a3      	ldrh	r3, [r4, #12]
 8005660:	0598      	lsls	r0, r3, #22
 8005662:	d402      	bmi.n	800566a <_puts_r+0x36>
 8005664:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005666:	f000 fba1 	bl	8005dac <__retarget_lock_acquire_recursive>
 800566a:	89a3      	ldrh	r3, [r4, #12]
 800566c:	0719      	lsls	r1, r3, #28
 800566e:	d51d      	bpl.n	80056ac <_puts_r+0x78>
 8005670:	6923      	ldr	r3, [r4, #16]
 8005672:	b1db      	cbz	r3, 80056ac <_puts_r+0x78>
 8005674:	3e01      	subs	r6, #1
 8005676:	68a3      	ldr	r3, [r4, #8]
 8005678:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800567c:	3b01      	subs	r3, #1
 800567e:	60a3      	str	r3, [r4, #8]
 8005680:	bb39      	cbnz	r1, 80056d2 <_puts_r+0x9e>
 8005682:	2b00      	cmp	r3, #0
 8005684:	da38      	bge.n	80056f8 <_puts_r+0xc4>
 8005686:	4622      	mov	r2, r4
 8005688:	210a      	movs	r1, #10
 800568a:	4628      	mov	r0, r5
 800568c:	f000 f916 	bl	80058bc <__swbuf_r>
 8005690:	3001      	adds	r0, #1
 8005692:	d011      	beq.n	80056b8 <_puts_r+0x84>
 8005694:	250a      	movs	r5, #10
 8005696:	e011      	b.n	80056bc <_puts_r+0x88>
 8005698:	4b1b      	ldr	r3, [pc, #108]	; (8005708 <_puts_r+0xd4>)
 800569a:	429c      	cmp	r4, r3
 800569c:	d101      	bne.n	80056a2 <_puts_r+0x6e>
 800569e:	68ac      	ldr	r4, [r5, #8]
 80056a0:	e7da      	b.n	8005658 <_puts_r+0x24>
 80056a2:	4b1a      	ldr	r3, [pc, #104]	; (800570c <_puts_r+0xd8>)
 80056a4:	429c      	cmp	r4, r3
 80056a6:	bf08      	it	eq
 80056a8:	68ec      	ldreq	r4, [r5, #12]
 80056aa:	e7d5      	b.n	8005658 <_puts_r+0x24>
 80056ac:	4621      	mov	r1, r4
 80056ae:	4628      	mov	r0, r5
 80056b0:	f000 f956 	bl	8005960 <__swsetup_r>
 80056b4:	2800      	cmp	r0, #0
 80056b6:	d0dd      	beq.n	8005674 <_puts_r+0x40>
 80056b8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80056bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80056be:	07da      	lsls	r2, r3, #31
 80056c0:	d405      	bmi.n	80056ce <_puts_r+0x9a>
 80056c2:	89a3      	ldrh	r3, [r4, #12]
 80056c4:	059b      	lsls	r3, r3, #22
 80056c6:	d402      	bmi.n	80056ce <_puts_r+0x9a>
 80056c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80056ca:	f000 fb70 	bl	8005dae <__retarget_lock_release_recursive>
 80056ce:	4628      	mov	r0, r5
 80056d0:	bd70      	pop	{r4, r5, r6, pc}
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	da04      	bge.n	80056e0 <_puts_r+0xac>
 80056d6:	69a2      	ldr	r2, [r4, #24]
 80056d8:	429a      	cmp	r2, r3
 80056da:	dc06      	bgt.n	80056ea <_puts_r+0xb6>
 80056dc:	290a      	cmp	r1, #10
 80056de:	d004      	beq.n	80056ea <_puts_r+0xb6>
 80056e0:	6823      	ldr	r3, [r4, #0]
 80056e2:	1c5a      	adds	r2, r3, #1
 80056e4:	6022      	str	r2, [r4, #0]
 80056e6:	7019      	strb	r1, [r3, #0]
 80056e8:	e7c5      	b.n	8005676 <_puts_r+0x42>
 80056ea:	4622      	mov	r2, r4
 80056ec:	4628      	mov	r0, r5
 80056ee:	f000 f8e5 	bl	80058bc <__swbuf_r>
 80056f2:	3001      	adds	r0, #1
 80056f4:	d1bf      	bne.n	8005676 <_puts_r+0x42>
 80056f6:	e7df      	b.n	80056b8 <_puts_r+0x84>
 80056f8:	6823      	ldr	r3, [r4, #0]
 80056fa:	250a      	movs	r5, #10
 80056fc:	1c5a      	adds	r2, r3, #1
 80056fe:	6022      	str	r2, [r4, #0]
 8005700:	701d      	strb	r5, [r3, #0]
 8005702:	e7db      	b.n	80056bc <_puts_r+0x88>
 8005704:	08006be8 	.word	0x08006be8
 8005708:	08006c08 	.word	0x08006c08
 800570c:	08006bc8 	.word	0x08006bc8

08005710 <puts>:
 8005710:	4b02      	ldr	r3, [pc, #8]	; (800571c <puts+0xc>)
 8005712:	4601      	mov	r1, r0
 8005714:	6818      	ldr	r0, [r3, #0]
 8005716:	f7ff bf8d 	b.w	8005634 <_puts_r>
 800571a:	bf00      	nop
 800571c:	2000000c 	.word	0x2000000c

08005720 <setbuf>:
 8005720:	2900      	cmp	r1, #0
 8005722:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005726:	bf0c      	ite	eq
 8005728:	2202      	moveq	r2, #2
 800572a:	2200      	movne	r2, #0
 800572c:	f000 b800 	b.w	8005730 <setvbuf>

08005730 <setvbuf>:
 8005730:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005734:	461d      	mov	r5, r3
 8005736:	4b5d      	ldr	r3, [pc, #372]	; (80058ac <setvbuf+0x17c>)
 8005738:	681f      	ldr	r7, [r3, #0]
 800573a:	4604      	mov	r4, r0
 800573c:	460e      	mov	r6, r1
 800573e:	4690      	mov	r8, r2
 8005740:	b127      	cbz	r7, 800574c <setvbuf+0x1c>
 8005742:	69bb      	ldr	r3, [r7, #24]
 8005744:	b913      	cbnz	r3, 800574c <setvbuf+0x1c>
 8005746:	4638      	mov	r0, r7
 8005748:	f000 fa92 	bl	8005c70 <__sinit>
 800574c:	4b58      	ldr	r3, [pc, #352]	; (80058b0 <setvbuf+0x180>)
 800574e:	429c      	cmp	r4, r3
 8005750:	d167      	bne.n	8005822 <setvbuf+0xf2>
 8005752:	687c      	ldr	r4, [r7, #4]
 8005754:	f1b8 0f02 	cmp.w	r8, #2
 8005758:	d006      	beq.n	8005768 <setvbuf+0x38>
 800575a:	f1b8 0f01 	cmp.w	r8, #1
 800575e:	f200 809f 	bhi.w	80058a0 <setvbuf+0x170>
 8005762:	2d00      	cmp	r5, #0
 8005764:	f2c0 809c 	blt.w	80058a0 <setvbuf+0x170>
 8005768:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800576a:	07db      	lsls	r3, r3, #31
 800576c:	d405      	bmi.n	800577a <setvbuf+0x4a>
 800576e:	89a3      	ldrh	r3, [r4, #12]
 8005770:	0598      	lsls	r0, r3, #22
 8005772:	d402      	bmi.n	800577a <setvbuf+0x4a>
 8005774:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005776:	f000 fb19 	bl	8005dac <__retarget_lock_acquire_recursive>
 800577a:	4621      	mov	r1, r4
 800577c:	4638      	mov	r0, r7
 800577e:	f000 f9e3 	bl	8005b48 <_fflush_r>
 8005782:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005784:	b141      	cbz	r1, 8005798 <setvbuf+0x68>
 8005786:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800578a:	4299      	cmp	r1, r3
 800578c:	d002      	beq.n	8005794 <setvbuf+0x64>
 800578e:	4638      	mov	r0, r7
 8005790:	f000 fb7c 	bl	8005e8c <_free_r>
 8005794:	2300      	movs	r3, #0
 8005796:	6363      	str	r3, [r4, #52]	; 0x34
 8005798:	2300      	movs	r3, #0
 800579a:	61a3      	str	r3, [r4, #24]
 800579c:	6063      	str	r3, [r4, #4]
 800579e:	89a3      	ldrh	r3, [r4, #12]
 80057a0:	0619      	lsls	r1, r3, #24
 80057a2:	d503      	bpl.n	80057ac <setvbuf+0x7c>
 80057a4:	6921      	ldr	r1, [r4, #16]
 80057a6:	4638      	mov	r0, r7
 80057a8:	f000 fb70 	bl	8005e8c <_free_r>
 80057ac:	89a3      	ldrh	r3, [r4, #12]
 80057ae:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80057b2:	f023 0303 	bic.w	r3, r3, #3
 80057b6:	f1b8 0f02 	cmp.w	r8, #2
 80057ba:	81a3      	strh	r3, [r4, #12]
 80057bc:	d06c      	beq.n	8005898 <setvbuf+0x168>
 80057be:	ab01      	add	r3, sp, #4
 80057c0:	466a      	mov	r2, sp
 80057c2:	4621      	mov	r1, r4
 80057c4:	4638      	mov	r0, r7
 80057c6:	f000 faf3 	bl	8005db0 <__swhatbuf_r>
 80057ca:	89a3      	ldrh	r3, [r4, #12]
 80057cc:	4318      	orrs	r0, r3
 80057ce:	81a0      	strh	r0, [r4, #12]
 80057d0:	2d00      	cmp	r5, #0
 80057d2:	d130      	bne.n	8005836 <setvbuf+0x106>
 80057d4:	9d00      	ldr	r5, [sp, #0]
 80057d6:	4628      	mov	r0, r5
 80057d8:	f000 fb50 	bl	8005e7c <malloc>
 80057dc:	4606      	mov	r6, r0
 80057de:	2800      	cmp	r0, #0
 80057e0:	d155      	bne.n	800588e <setvbuf+0x15e>
 80057e2:	f8dd 9000 	ldr.w	r9, [sp]
 80057e6:	45a9      	cmp	r9, r5
 80057e8:	d14a      	bne.n	8005880 <setvbuf+0x150>
 80057ea:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80057ee:	2200      	movs	r2, #0
 80057f0:	60a2      	str	r2, [r4, #8]
 80057f2:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80057f6:	6022      	str	r2, [r4, #0]
 80057f8:	6122      	str	r2, [r4, #16]
 80057fa:	2201      	movs	r2, #1
 80057fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005800:	6162      	str	r2, [r4, #20]
 8005802:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005804:	f043 0302 	orr.w	r3, r3, #2
 8005808:	07d2      	lsls	r2, r2, #31
 800580a:	81a3      	strh	r3, [r4, #12]
 800580c:	d405      	bmi.n	800581a <setvbuf+0xea>
 800580e:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005812:	d102      	bne.n	800581a <setvbuf+0xea>
 8005814:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005816:	f000 faca 	bl	8005dae <__retarget_lock_release_recursive>
 800581a:	4628      	mov	r0, r5
 800581c:	b003      	add	sp, #12
 800581e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005822:	4b24      	ldr	r3, [pc, #144]	; (80058b4 <setvbuf+0x184>)
 8005824:	429c      	cmp	r4, r3
 8005826:	d101      	bne.n	800582c <setvbuf+0xfc>
 8005828:	68bc      	ldr	r4, [r7, #8]
 800582a:	e793      	b.n	8005754 <setvbuf+0x24>
 800582c:	4b22      	ldr	r3, [pc, #136]	; (80058b8 <setvbuf+0x188>)
 800582e:	429c      	cmp	r4, r3
 8005830:	bf08      	it	eq
 8005832:	68fc      	ldreq	r4, [r7, #12]
 8005834:	e78e      	b.n	8005754 <setvbuf+0x24>
 8005836:	2e00      	cmp	r6, #0
 8005838:	d0cd      	beq.n	80057d6 <setvbuf+0xa6>
 800583a:	69bb      	ldr	r3, [r7, #24]
 800583c:	b913      	cbnz	r3, 8005844 <setvbuf+0x114>
 800583e:	4638      	mov	r0, r7
 8005840:	f000 fa16 	bl	8005c70 <__sinit>
 8005844:	f1b8 0f01 	cmp.w	r8, #1
 8005848:	bf08      	it	eq
 800584a:	89a3      	ldrheq	r3, [r4, #12]
 800584c:	6026      	str	r6, [r4, #0]
 800584e:	bf04      	itt	eq
 8005850:	f043 0301 	orreq.w	r3, r3, #1
 8005854:	81a3      	strheq	r3, [r4, #12]
 8005856:	89a2      	ldrh	r2, [r4, #12]
 8005858:	f012 0308 	ands.w	r3, r2, #8
 800585c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005860:	d01c      	beq.n	800589c <setvbuf+0x16c>
 8005862:	07d3      	lsls	r3, r2, #31
 8005864:	bf41      	itttt	mi
 8005866:	2300      	movmi	r3, #0
 8005868:	426d      	negmi	r5, r5
 800586a:	60a3      	strmi	r3, [r4, #8]
 800586c:	61a5      	strmi	r5, [r4, #24]
 800586e:	bf58      	it	pl
 8005870:	60a5      	strpl	r5, [r4, #8]
 8005872:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005874:	f015 0501 	ands.w	r5, r5, #1
 8005878:	d115      	bne.n	80058a6 <setvbuf+0x176>
 800587a:	f412 7f00 	tst.w	r2, #512	; 0x200
 800587e:	e7c8      	b.n	8005812 <setvbuf+0xe2>
 8005880:	4648      	mov	r0, r9
 8005882:	f000 fafb 	bl	8005e7c <malloc>
 8005886:	4606      	mov	r6, r0
 8005888:	2800      	cmp	r0, #0
 800588a:	d0ae      	beq.n	80057ea <setvbuf+0xba>
 800588c:	464d      	mov	r5, r9
 800588e:	89a3      	ldrh	r3, [r4, #12]
 8005890:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005894:	81a3      	strh	r3, [r4, #12]
 8005896:	e7d0      	b.n	800583a <setvbuf+0x10a>
 8005898:	2500      	movs	r5, #0
 800589a:	e7a8      	b.n	80057ee <setvbuf+0xbe>
 800589c:	60a3      	str	r3, [r4, #8]
 800589e:	e7e8      	b.n	8005872 <setvbuf+0x142>
 80058a0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80058a4:	e7b9      	b.n	800581a <setvbuf+0xea>
 80058a6:	2500      	movs	r5, #0
 80058a8:	e7b7      	b.n	800581a <setvbuf+0xea>
 80058aa:	bf00      	nop
 80058ac:	2000000c 	.word	0x2000000c
 80058b0:	08006be8 	.word	0x08006be8
 80058b4:	08006c08 	.word	0x08006c08
 80058b8:	08006bc8 	.word	0x08006bc8

080058bc <__swbuf_r>:
 80058bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058be:	460e      	mov	r6, r1
 80058c0:	4614      	mov	r4, r2
 80058c2:	4605      	mov	r5, r0
 80058c4:	b118      	cbz	r0, 80058ce <__swbuf_r+0x12>
 80058c6:	6983      	ldr	r3, [r0, #24]
 80058c8:	b90b      	cbnz	r3, 80058ce <__swbuf_r+0x12>
 80058ca:	f000 f9d1 	bl	8005c70 <__sinit>
 80058ce:	4b21      	ldr	r3, [pc, #132]	; (8005954 <__swbuf_r+0x98>)
 80058d0:	429c      	cmp	r4, r3
 80058d2:	d12b      	bne.n	800592c <__swbuf_r+0x70>
 80058d4:	686c      	ldr	r4, [r5, #4]
 80058d6:	69a3      	ldr	r3, [r4, #24]
 80058d8:	60a3      	str	r3, [r4, #8]
 80058da:	89a3      	ldrh	r3, [r4, #12]
 80058dc:	071a      	lsls	r2, r3, #28
 80058de:	d52f      	bpl.n	8005940 <__swbuf_r+0x84>
 80058e0:	6923      	ldr	r3, [r4, #16]
 80058e2:	b36b      	cbz	r3, 8005940 <__swbuf_r+0x84>
 80058e4:	6923      	ldr	r3, [r4, #16]
 80058e6:	6820      	ldr	r0, [r4, #0]
 80058e8:	1ac0      	subs	r0, r0, r3
 80058ea:	6963      	ldr	r3, [r4, #20]
 80058ec:	b2f6      	uxtb	r6, r6
 80058ee:	4283      	cmp	r3, r0
 80058f0:	4637      	mov	r7, r6
 80058f2:	dc04      	bgt.n	80058fe <__swbuf_r+0x42>
 80058f4:	4621      	mov	r1, r4
 80058f6:	4628      	mov	r0, r5
 80058f8:	f000 f926 	bl	8005b48 <_fflush_r>
 80058fc:	bb30      	cbnz	r0, 800594c <__swbuf_r+0x90>
 80058fe:	68a3      	ldr	r3, [r4, #8]
 8005900:	3b01      	subs	r3, #1
 8005902:	60a3      	str	r3, [r4, #8]
 8005904:	6823      	ldr	r3, [r4, #0]
 8005906:	1c5a      	adds	r2, r3, #1
 8005908:	6022      	str	r2, [r4, #0]
 800590a:	701e      	strb	r6, [r3, #0]
 800590c:	6963      	ldr	r3, [r4, #20]
 800590e:	3001      	adds	r0, #1
 8005910:	4283      	cmp	r3, r0
 8005912:	d004      	beq.n	800591e <__swbuf_r+0x62>
 8005914:	89a3      	ldrh	r3, [r4, #12]
 8005916:	07db      	lsls	r3, r3, #31
 8005918:	d506      	bpl.n	8005928 <__swbuf_r+0x6c>
 800591a:	2e0a      	cmp	r6, #10
 800591c:	d104      	bne.n	8005928 <__swbuf_r+0x6c>
 800591e:	4621      	mov	r1, r4
 8005920:	4628      	mov	r0, r5
 8005922:	f000 f911 	bl	8005b48 <_fflush_r>
 8005926:	b988      	cbnz	r0, 800594c <__swbuf_r+0x90>
 8005928:	4638      	mov	r0, r7
 800592a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800592c:	4b0a      	ldr	r3, [pc, #40]	; (8005958 <__swbuf_r+0x9c>)
 800592e:	429c      	cmp	r4, r3
 8005930:	d101      	bne.n	8005936 <__swbuf_r+0x7a>
 8005932:	68ac      	ldr	r4, [r5, #8]
 8005934:	e7cf      	b.n	80058d6 <__swbuf_r+0x1a>
 8005936:	4b09      	ldr	r3, [pc, #36]	; (800595c <__swbuf_r+0xa0>)
 8005938:	429c      	cmp	r4, r3
 800593a:	bf08      	it	eq
 800593c:	68ec      	ldreq	r4, [r5, #12]
 800593e:	e7ca      	b.n	80058d6 <__swbuf_r+0x1a>
 8005940:	4621      	mov	r1, r4
 8005942:	4628      	mov	r0, r5
 8005944:	f000 f80c 	bl	8005960 <__swsetup_r>
 8005948:	2800      	cmp	r0, #0
 800594a:	d0cb      	beq.n	80058e4 <__swbuf_r+0x28>
 800594c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005950:	e7ea      	b.n	8005928 <__swbuf_r+0x6c>
 8005952:	bf00      	nop
 8005954:	08006be8 	.word	0x08006be8
 8005958:	08006c08 	.word	0x08006c08
 800595c:	08006bc8 	.word	0x08006bc8

08005960 <__swsetup_r>:
 8005960:	4b32      	ldr	r3, [pc, #200]	; (8005a2c <__swsetup_r+0xcc>)
 8005962:	b570      	push	{r4, r5, r6, lr}
 8005964:	681d      	ldr	r5, [r3, #0]
 8005966:	4606      	mov	r6, r0
 8005968:	460c      	mov	r4, r1
 800596a:	b125      	cbz	r5, 8005976 <__swsetup_r+0x16>
 800596c:	69ab      	ldr	r3, [r5, #24]
 800596e:	b913      	cbnz	r3, 8005976 <__swsetup_r+0x16>
 8005970:	4628      	mov	r0, r5
 8005972:	f000 f97d 	bl	8005c70 <__sinit>
 8005976:	4b2e      	ldr	r3, [pc, #184]	; (8005a30 <__swsetup_r+0xd0>)
 8005978:	429c      	cmp	r4, r3
 800597a:	d10f      	bne.n	800599c <__swsetup_r+0x3c>
 800597c:	686c      	ldr	r4, [r5, #4]
 800597e:	89a3      	ldrh	r3, [r4, #12]
 8005980:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005984:	0719      	lsls	r1, r3, #28
 8005986:	d42c      	bmi.n	80059e2 <__swsetup_r+0x82>
 8005988:	06dd      	lsls	r5, r3, #27
 800598a:	d411      	bmi.n	80059b0 <__swsetup_r+0x50>
 800598c:	2309      	movs	r3, #9
 800598e:	6033      	str	r3, [r6, #0]
 8005990:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005994:	81a3      	strh	r3, [r4, #12]
 8005996:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800599a:	e03e      	b.n	8005a1a <__swsetup_r+0xba>
 800599c:	4b25      	ldr	r3, [pc, #148]	; (8005a34 <__swsetup_r+0xd4>)
 800599e:	429c      	cmp	r4, r3
 80059a0:	d101      	bne.n	80059a6 <__swsetup_r+0x46>
 80059a2:	68ac      	ldr	r4, [r5, #8]
 80059a4:	e7eb      	b.n	800597e <__swsetup_r+0x1e>
 80059a6:	4b24      	ldr	r3, [pc, #144]	; (8005a38 <__swsetup_r+0xd8>)
 80059a8:	429c      	cmp	r4, r3
 80059aa:	bf08      	it	eq
 80059ac:	68ec      	ldreq	r4, [r5, #12]
 80059ae:	e7e6      	b.n	800597e <__swsetup_r+0x1e>
 80059b0:	0758      	lsls	r0, r3, #29
 80059b2:	d512      	bpl.n	80059da <__swsetup_r+0x7a>
 80059b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80059b6:	b141      	cbz	r1, 80059ca <__swsetup_r+0x6a>
 80059b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80059bc:	4299      	cmp	r1, r3
 80059be:	d002      	beq.n	80059c6 <__swsetup_r+0x66>
 80059c0:	4630      	mov	r0, r6
 80059c2:	f000 fa63 	bl	8005e8c <_free_r>
 80059c6:	2300      	movs	r3, #0
 80059c8:	6363      	str	r3, [r4, #52]	; 0x34
 80059ca:	89a3      	ldrh	r3, [r4, #12]
 80059cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80059d0:	81a3      	strh	r3, [r4, #12]
 80059d2:	2300      	movs	r3, #0
 80059d4:	6063      	str	r3, [r4, #4]
 80059d6:	6923      	ldr	r3, [r4, #16]
 80059d8:	6023      	str	r3, [r4, #0]
 80059da:	89a3      	ldrh	r3, [r4, #12]
 80059dc:	f043 0308 	orr.w	r3, r3, #8
 80059e0:	81a3      	strh	r3, [r4, #12]
 80059e2:	6923      	ldr	r3, [r4, #16]
 80059e4:	b94b      	cbnz	r3, 80059fa <__swsetup_r+0x9a>
 80059e6:	89a3      	ldrh	r3, [r4, #12]
 80059e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80059ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80059f0:	d003      	beq.n	80059fa <__swsetup_r+0x9a>
 80059f2:	4621      	mov	r1, r4
 80059f4:	4630      	mov	r0, r6
 80059f6:	f000 fa01 	bl	8005dfc <__smakebuf_r>
 80059fa:	89a0      	ldrh	r0, [r4, #12]
 80059fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005a00:	f010 0301 	ands.w	r3, r0, #1
 8005a04:	d00a      	beq.n	8005a1c <__swsetup_r+0xbc>
 8005a06:	2300      	movs	r3, #0
 8005a08:	60a3      	str	r3, [r4, #8]
 8005a0a:	6963      	ldr	r3, [r4, #20]
 8005a0c:	425b      	negs	r3, r3
 8005a0e:	61a3      	str	r3, [r4, #24]
 8005a10:	6923      	ldr	r3, [r4, #16]
 8005a12:	b943      	cbnz	r3, 8005a26 <__swsetup_r+0xc6>
 8005a14:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005a18:	d1ba      	bne.n	8005990 <__swsetup_r+0x30>
 8005a1a:	bd70      	pop	{r4, r5, r6, pc}
 8005a1c:	0781      	lsls	r1, r0, #30
 8005a1e:	bf58      	it	pl
 8005a20:	6963      	ldrpl	r3, [r4, #20]
 8005a22:	60a3      	str	r3, [r4, #8]
 8005a24:	e7f4      	b.n	8005a10 <__swsetup_r+0xb0>
 8005a26:	2000      	movs	r0, #0
 8005a28:	e7f7      	b.n	8005a1a <__swsetup_r+0xba>
 8005a2a:	bf00      	nop
 8005a2c:	2000000c 	.word	0x2000000c
 8005a30:	08006be8 	.word	0x08006be8
 8005a34:	08006c08 	.word	0x08006c08
 8005a38:	08006bc8 	.word	0x08006bc8

08005a3c <__sflush_r>:
 8005a3c:	898a      	ldrh	r2, [r1, #12]
 8005a3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a42:	4605      	mov	r5, r0
 8005a44:	0710      	lsls	r0, r2, #28
 8005a46:	460c      	mov	r4, r1
 8005a48:	d458      	bmi.n	8005afc <__sflush_r+0xc0>
 8005a4a:	684b      	ldr	r3, [r1, #4]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	dc05      	bgt.n	8005a5c <__sflush_r+0x20>
 8005a50:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	dc02      	bgt.n	8005a5c <__sflush_r+0x20>
 8005a56:	2000      	movs	r0, #0
 8005a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a5e:	2e00      	cmp	r6, #0
 8005a60:	d0f9      	beq.n	8005a56 <__sflush_r+0x1a>
 8005a62:	2300      	movs	r3, #0
 8005a64:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005a68:	682f      	ldr	r7, [r5, #0]
 8005a6a:	602b      	str	r3, [r5, #0]
 8005a6c:	d032      	beq.n	8005ad4 <__sflush_r+0x98>
 8005a6e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005a70:	89a3      	ldrh	r3, [r4, #12]
 8005a72:	075a      	lsls	r2, r3, #29
 8005a74:	d505      	bpl.n	8005a82 <__sflush_r+0x46>
 8005a76:	6863      	ldr	r3, [r4, #4]
 8005a78:	1ac0      	subs	r0, r0, r3
 8005a7a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005a7c:	b10b      	cbz	r3, 8005a82 <__sflush_r+0x46>
 8005a7e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a80:	1ac0      	subs	r0, r0, r3
 8005a82:	2300      	movs	r3, #0
 8005a84:	4602      	mov	r2, r0
 8005a86:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a88:	6a21      	ldr	r1, [r4, #32]
 8005a8a:	4628      	mov	r0, r5
 8005a8c:	47b0      	blx	r6
 8005a8e:	1c43      	adds	r3, r0, #1
 8005a90:	89a3      	ldrh	r3, [r4, #12]
 8005a92:	d106      	bne.n	8005aa2 <__sflush_r+0x66>
 8005a94:	6829      	ldr	r1, [r5, #0]
 8005a96:	291d      	cmp	r1, #29
 8005a98:	d82c      	bhi.n	8005af4 <__sflush_r+0xb8>
 8005a9a:	4a2a      	ldr	r2, [pc, #168]	; (8005b44 <__sflush_r+0x108>)
 8005a9c:	40ca      	lsrs	r2, r1
 8005a9e:	07d6      	lsls	r6, r2, #31
 8005aa0:	d528      	bpl.n	8005af4 <__sflush_r+0xb8>
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	6062      	str	r2, [r4, #4]
 8005aa6:	04d9      	lsls	r1, r3, #19
 8005aa8:	6922      	ldr	r2, [r4, #16]
 8005aaa:	6022      	str	r2, [r4, #0]
 8005aac:	d504      	bpl.n	8005ab8 <__sflush_r+0x7c>
 8005aae:	1c42      	adds	r2, r0, #1
 8005ab0:	d101      	bne.n	8005ab6 <__sflush_r+0x7a>
 8005ab2:	682b      	ldr	r3, [r5, #0]
 8005ab4:	b903      	cbnz	r3, 8005ab8 <__sflush_r+0x7c>
 8005ab6:	6560      	str	r0, [r4, #84]	; 0x54
 8005ab8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005aba:	602f      	str	r7, [r5, #0]
 8005abc:	2900      	cmp	r1, #0
 8005abe:	d0ca      	beq.n	8005a56 <__sflush_r+0x1a>
 8005ac0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ac4:	4299      	cmp	r1, r3
 8005ac6:	d002      	beq.n	8005ace <__sflush_r+0x92>
 8005ac8:	4628      	mov	r0, r5
 8005aca:	f000 f9df 	bl	8005e8c <_free_r>
 8005ace:	2000      	movs	r0, #0
 8005ad0:	6360      	str	r0, [r4, #52]	; 0x34
 8005ad2:	e7c1      	b.n	8005a58 <__sflush_r+0x1c>
 8005ad4:	6a21      	ldr	r1, [r4, #32]
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	4628      	mov	r0, r5
 8005ada:	47b0      	blx	r6
 8005adc:	1c41      	adds	r1, r0, #1
 8005ade:	d1c7      	bne.n	8005a70 <__sflush_r+0x34>
 8005ae0:	682b      	ldr	r3, [r5, #0]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d0c4      	beq.n	8005a70 <__sflush_r+0x34>
 8005ae6:	2b1d      	cmp	r3, #29
 8005ae8:	d001      	beq.n	8005aee <__sflush_r+0xb2>
 8005aea:	2b16      	cmp	r3, #22
 8005aec:	d101      	bne.n	8005af2 <__sflush_r+0xb6>
 8005aee:	602f      	str	r7, [r5, #0]
 8005af0:	e7b1      	b.n	8005a56 <__sflush_r+0x1a>
 8005af2:	89a3      	ldrh	r3, [r4, #12]
 8005af4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005af8:	81a3      	strh	r3, [r4, #12]
 8005afa:	e7ad      	b.n	8005a58 <__sflush_r+0x1c>
 8005afc:	690f      	ldr	r7, [r1, #16]
 8005afe:	2f00      	cmp	r7, #0
 8005b00:	d0a9      	beq.n	8005a56 <__sflush_r+0x1a>
 8005b02:	0793      	lsls	r3, r2, #30
 8005b04:	680e      	ldr	r6, [r1, #0]
 8005b06:	bf08      	it	eq
 8005b08:	694b      	ldreq	r3, [r1, #20]
 8005b0a:	600f      	str	r7, [r1, #0]
 8005b0c:	bf18      	it	ne
 8005b0e:	2300      	movne	r3, #0
 8005b10:	eba6 0807 	sub.w	r8, r6, r7
 8005b14:	608b      	str	r3, [r1, #8]
 8005b16:	f1b8 0f00 	cmp.w	r8, #0
 8005b1a:	dd9c      	ble.n	8005a56 <__sflush_r+0x1a>
 8005b1c:	6a21      	ldr	r1, [r4, #32]
 8005b1e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005b20:	4643      	mov	r3, r8
 8005b22:	463a      	mov	r2, r7
 8005b24:	4628      	mov	r0, r5
 8005b26:	47b0      	blx	r6
 8005b28:	2800      	cmp	r0, #0
 8005b2a:	dc06      	bgt.n	8005b3a <__sflush_r+0xfe>
 8005b2c:	89a3      	ldrh	r3, [r4, #12]
 8005b2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b32:	81a3      	strh	r3, [r4, #12]
 8005b34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b38:	e78e      	b.n	8005a58 <__sflush_r+0x1c>
 8005b3a:	4407      	add	r7, r0
 8005b3c:	eba8 0800 	sub.w	r8, r8, r0
 8005b40:	e7e9      	b.n	8005b16 <__sflush_r+0xda>
 8005b42:	bf00      	nop
 8005b44:	20400001 	.word	0x20400001

08005b48 <_fflush_r>:
 8005b48:	b538      	push	{r3, r4, r5, lr}
 8005b4a:	690b      	ldr	r3, [r1, #16]
 8005b4c:	4605      	mov	r5, r0
 8005b4e:	460c      	mov	r4, r1
 8005b50:	b913      	cbnz	r3, 8005b58 <_fflush_r+0x10>
 8005b52:	2500      	movs	r5, #0
 8005b54:	4628      	mov	r0, r5
 8005b56:	bd38      	pop	{r3, r4, r5, pc}
 8005b58:	b118      	cbz	r0, 8005b62 <_fflush_r+0x1a>
 8005b5a:	6983      	ldr	r3, [r0, #24]
 8005b5c:	b90b      	cbnz	r3, 8005b62 <_fflush_r+0x1a>
 8005b5e:	f000 f887 	bl	8005c70 <__sinit>
 8005b62:	4b14      	ldr	r3, [pc, #80]	; (8005bb4 <_fflush_r+0x6c>)
 8005b64:	429c      	cmp	r4, r3
 8005b66:	d11b      	bne.n	8005ba0 <_fflush_r+0x58>
 8005b68:	686c      	ldr	r4, [r5, #4]
 8005b6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d0ef      	beq.n	8005b52 <_fflush_r+0xa>
 8005b72:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005b74:	07d0      	lsls	r0, r2, #31
 8005b76:	d404      	bmi.n	8005b82 <_fflush_r+0x3a>
 8005b78:	0599      	lsls	r1, r3, #22
 8005b7a:	d402      	bmi.n	8005b82 <_fflush_r+0x3a>
 8005b7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b7e:	f000 f915 	bl	8005dac <__retarget_lock_acquire_recursive>
 8005b82:	4628      	mov	r0, r5
 8005b84:	4621      	mov	r1, r4
 8005b86:	f7ff ff59 	bl	8005a3c <__sflush_r>
 8005b8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b8c:	07da      	lsls	r2, r3, #31
 8005b8e:	4605      	mov	r5, r0
 8005b90:	d4e0      	bmi.n	8005b54 <_fflush_r+0xc>
 8005b92:	89a3      	ldrh	r3, [r4, #12]
 8005b94:	059b      	lsls	r3, r3, #22
 8005b96:	d4dd      	bmi.n	8005b54 <_fflush_r+0xc>
 8005b98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b9a:	f000 f908 	bl	8005dae <__retarget_lock_release_recursive>
 8005b9e:	e7d9      	b.n	8005b54 <_fflush_r+0xc>
 8005ba0:	4b05      	ldr	r3, [pc, #20]	; (8005bb8 <_fflush_r+0x70>)
 8005ba2:	429c      	cmp	r4, r3
 8005ba4:	d101      	bne.n	8005baa <_fflush_r+0x62>
 8005ba6:	68ac      	ldr	r4, [r5, #8]
 8005ba8:	e7df      	b.n	8005b6a <_fflush_r+0x22>
 8005baa:	4b04      	ldr	r3, [pc, #16]	; (8005bbc <_fflush_r+0x74>)
 8005bac:	429c      	cmp	r4, r3
 8005bae:	bf08      	it	eq
 8005bb0:	68ec      	ldreq	r4, [r5, #12]
 8005bb2:	e7da      	b.n	8005b6a <_fflush_r+0x22>
 8005bb4:	08006be8 	.word	0x08006be8
 8005bb8:	08006c08 	.word	0x08006c08
 8005bbc:	08006bc8 	.word	0x08006bc8

08005bc0 <std>:
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	b510      	push	{r4, lr}
 8005bc4:	4604      	mov	r4, r0
 8005bc6:	e9c0 3300 	strd	r3, r3, [r0]
 8005bca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005bce:	6083      	str	r3, [r0, #8]
 8005bd0:	8181      	strh	r1, [r0, #12]
 8005bd2:	6643      	str	r3, [r0, #100]	; 0x64
 8005bd4:	81c2      	strh	r2, [r0, #14]
 8005bd6:	6183      	str	r3, [r0, #24]
 8005bd8:	4619      	mov	r1, r3
 8005bda:	2208      	movs	r2, #8
 8005bdc:	305c      	adds	r0, #92	; 0x5c
 8005bde:	f7ff fd09 	bl	80055f4 <memset>
 8005be2:	4b05      	ldr	r3, [pc, #20]	; (8005bf8 <std+0x38>)
 8005be4:	6263      	str	r3, [r4, #36]	; 0x24
 8005be6:	4b05      	ldr	r3, [pc, #20]	; (8005bfc <std+0x3c>)
 8005be8:	62a3      	str	r3, [r4, #40]	; 0x28
 8005bea:	4b05      	ldr	r3, [pc, #20]	; (8005c00 <std+0x40>)
 8005bec:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005bee:	4b05      	ldr	r3, [pc, #20]	; (8005c04 <std+0x44>)
 8005bf0:	6224      	str	r4, [r4, #32]
 8005bf2:	6323      	str	r3, [r4, #48]	; 0x30
 8005bf4:	bd10      	pop	{r4, pc}
 8005bf6:	bf00      	nop
 8005bf8:	08006649 	.word	0x08006649
 8005bfc:	0800666b 	.word	0x0800666b
 8005c00:	080066a3 	.word	0x080066a3
 8005c04:	080066c7 	.word	0x080066c7

08005c08 <_cleanup_r>:
 8005c08:	4901      	ldr	r1, [pc, #4]	; (8005c10 <_cleanup_r+0x8>)
 8005c0a:	f000 b8af 	b.w	8005d6c <_fwalk_reent>
 8005c0e:	bf00      	nop
 8005c10:	08005b49 	.word	0x08005b49

08005c14 <__sfmoreglue>:
 8005c14:	b570      	push	{r4, r5, r6, lr}
 8005c16:	2268      	movs	r2, #104	; 0x68
 8005c18:	1e4d      	subs	r5, r1, #1
 8005c1a:	4355      	muls	r5, r2
 8005c1c:	460e      	mov	r6, r1
 8005c1e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005c22:	f000 f99f 	bl	8005f64 <_malloc_r>
 8005c26:	4604      	mov	r4, r0
 8005c28:	b140      	cbz	r0, 8005c3c <__sfmoreglue+0x28>
 8005c2a:	2100      	movs	r1, #0
 8005c2c:	e9c0 1600 	strd	r1, r6, [r0]
 8005c30:	300c      	adds	r0, #12
 8005c32:	60a0      	str	r0, [r4, #8]
 8005c34:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005c38:	f7ff fcdc 	bl	80055f4 <memset>
 8005c3c:	4620      	mov	r0, r4
 8005c3e:	bd70      	pop	{r4, r5, r6, pc}

08005c40 <__sfp_lock_acquire>:
 8005c40:	4801      	ldr	r0, [pc, #4]	; (8005c48 <__sfp_lock_acquire+0x8>)
 8005c42:	f000 b8b3 	b.w	8005dac <__retarget_lock_acquire_recursive>
 8005c46:	bf00      	nop
 8005c48:	2000088d 	.word	0x2000088d

08005c4c <__sfp_lock_release>:
 8005c4c:	4801      	ldr	r0, [pc, #4]	; (8005c54 <__sfp_lock_release+0x8>)
 8005c4e:	f000 b8ae 	b.w	8005dae <__retarget_lock_release_recursive>
 8005c52:	bf00      	nop
 8005c54:	2000088d 	.word	0x2000088d

08005c58 <__sinit_lock_acquire>:
 8005c58:	4801      	ldr	r0, [pc, #4]	; (8005c60 <__sinit_lock_acquire+0x8>)
 8005c5a:	f000 b8a7 	b.w	8005dac <__retarget_lock_acquire_recursive>
 8005c5e:	bf00      	nop
 8005c60:	2000088e 	.word	0x2000088e

08005c64 <__sinit_lock_release>:
 8005c64:	4801      	ldr	r0, [pc, #4]	; (8005c6c <__sinit_lock_release+0x8>)
 8005c66:	f000 b8a2 	b.w	8005dae <__retarget_lock_release_recursive>
 8005c6a:	bf00      	nop
 8005c6c:	2000088e 	.word	0x2000088e

08005c70 <__sinit>:
 8005c70:	b510      	push	{r4, lr}
 8005c72:	4604      	mov	r4, r0
 8005c74:	f7ff fff0 	bl	8005c58 <__sinit_lock_acquire>
 8005c78:	69a3      	ldr	r3, [r4, #24]
 8005c7a:	b11b      	cbz	r3, 8005c84 <__sinit+0x14>
 8005c7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c80:	f7ff bff0 	b.w	8005c64 <__sinit_lock_release>
 8005c84:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005c88:	6523      	str	r3, [r4, #80]	; 0x50
 8005c8a:	4b13      	ldr	r3, [pc, #76]	; (8005cd8 <__sinit+0x68>)
 8005c8c:	4a13      	ldr	r2, [pc, #76]	; (8005cdc <__sinit+0x6c>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	62a2      	str	r2, [r4, #40]	; 0x28
 8005c92:	42a3      	cmp	r3, r4
 8005c94:	bf04      	itt	eq
 8005c96:	2301      	moveq	r3, #1
 8005c98:	61a3      	streq	r3, [r4, #24]
 8005c9a:	4620      	mov	r0, r4
 8005c9c:	f000 f820 	bl	8005ce0 <__sfp>
 8005ca0:	6060      	str	r0, [r4, #4]
 8005ca2:	4620      	mov	r0, r4
 8005ca4:	f000 f81c 	bl	8005ce0 <__sfp>
 8005ca8:	60a0      	str	r0, [r4, #8]
 8005caa:	4620      	mov	r0, r4
 8005cac:	f000 f818 	bl	8005ce0 <__sfp>
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	60e0      	str	r0, [r4, #12]
 8005cb4:	2104      	movs	r1, #4
 8005cb6:	6860      	ldr	r0, [r4, #4]
 8005cb8:	f7ff ff82 	bl	8005bc0 <std>
 8005cbc:	68a0      	ldr	r0, [r4, #8]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	2109      	movs	r1, #9
 8005cc2:	f7ff ff7d 	bl	8005bc0 <std>
 8005cc6:	68e0      	ldr	r0, [r4, #12]
 8005cc8:	2202      	movs	r2, #2
 8005cca:	2112      	movs	r1, #18
 8005ccc:	f7ff ff78 	bl	8005bc0 <std>
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	61a3      	str	r3, [r4, #24]
 8005cd4:	e7d2      	b.n	8005c7c <__sinit+0xc>
 8005cd6:	bf00      	nop
 8005cd8:	08006bc4 	.word	0x08006bc4
 8005cdc:	08005c09 	.word	0x08005c09

08005ce0 <__sfp>:
 8005ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ce2:	4607      	mov	r7, r0
 8005ce4:	f7ff ffac 	bl	8005c40 <__sfp_lock_acquire>
 8005ce8:	4b1e      	ldr	r3, [pc, #120]	; (8005d64 <__sfp+0x84>)
 8005cea:	681e      	ldr	r6, [r3, #0]
 8005cec:	69b3      	ldr	r3, [r6, #24]
 8005cee:	b913      	cbnz	r3, 8005cf6 <__sfp+0x16>
 8005cf0:	4630      	mov	r0, r6
 8005cf2:	f7ff ffbd 	bl	8005c70 <__sinit>
 8005cf6:	3648      	adds	r6, #72	; 0x48
 8005cf8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	d503      	bpl.n	8005d08 <__sfp+0x28>
 8005d00:	6833      	ldr	r3, [r6, #0]
 8005d02:	b30b      	cbz	r3, 8005d48 <__sfp+0x68>
 8005d04:	6836      	ldr	r6, [r6, #0]
 8005d06:	e7f7      	b.n	8005cf8 <__sfp+0x18>
 8005d08:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005d0c:	b9d5      	cbnz	r5, 8005d44 <__sfp+0x64>
 8005d0e:	4b16      	ldr	r3, [pc, #88]	; (8005d68 <__sfp+0x88>)
 8005d10:	60e3      	str	r3, [r4, #12]
 8005d12:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005d16:	6665      	str	r5, [r4, #100]	; 0x64
 8005d18:	f000 f847 	bl	8005daa <__retarget_lock_init_recursive>
 8005d1c:	f7ff ff96 	bl	8005c4c <__sfp_lock_release>
 8005d20:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005d24:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005d28:	6025      	str	r5, [r4, #0]
 8005d2a:	61a5      	str	r5, [r4, #24]
 8005d2c:	2208      	movs	r2, #8
 8005d2e:	4629      	mov	r1, r5
 8005d30:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005d34:	f7ff fc5e 	bl	80055f4 <memset>
 8005d38:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005d3c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005d40:	4620      	mov	r0, r4
 8005d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d44:	3468      	adds	r4, #104	; 0x68
 8005d46:	e7d9      	b.n	8005cfc <__sfp+0x1c>
 8005d48:	2104      	movs	r1, #4
 8005d4a:	4638      	mov	r0, r7
 8005d4c:	f7ff ff62 	bl	8005c14 <__sfmoreglue>
 8005d50:	4604      	mov	r4, r0
 8005d52:	6030      	str	r0, [r6, #0]
 8005d54:	2800      	cmp	r0, #0
 8005d56:	d1d5      	bne.n	8005d04 <__sfp+0x24>
 8005d58:	f7ff ff78 	bl	8005c4c <__sfp_lock_release>
 8005d5c:	230c      	movs	r3, #12
 8005d5e:	603b      	str	r3, [r7, #0]
 8005d60:	e7ee      	b.n	8005d40 <__sfp+0x60>
 8005d62:	bf00      	nop
 8005d64:	08006bc4 	.word	0x08006bc4
 8005d68:	ffff0001 	.word	0xffff0001

08005d6c <_fwalk_reent>:
 8005d6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d70:	4606      	mov	r6, r0
 8005d72:	4688      	mov	r8, r1
 8005d74:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005d78:	2700      	movs	r7, #0
 8005d7a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d7e:	f1b9 0901 	subs.w	r9, r9, #1
 8005d82:	d505      	bpl.n	8005d90 <_fwalk_reent+0x24>
 8005d84:	6824      	ldr	r4, [r4, #0]
 8005d86:	2c00      	cmp	r4, #0
 8005d88:	d1f7      	bne.n	8005d7a <_fwalk_reent+0xe>
 8005d8a:	4638      	mov	r0, r7
 8005d8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d90:	89ab      	ldrh	r3, [r5, #12]
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	d907      	bls.n	8005da6 <_fwalk_reent+0x3a>
 8005d96:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d9a:	3301      	adds	r3, #1
 8005d9c:	d003      	beq.n	8005da6 <_fwalk_reent+0x3a>
 8005d9e:	4629      	mov	r1, r5
 8005da0:	4630      	mov	r0, r6
 8005da2:	47c0      	blx	r8
 8005da4:	4307      	orrs	r7, r0
 8005da6:	3568      	adds	r5, #104	; 0x68
 8005da8:	e7e9      	b.n	8005d7e <_fwalk_reent+0x12>

08005daa <__retarget_lock_init_recursive>:
 8005daa:	4770      	bx	lr

08005dac <__retarget_lock_acquire_recursive>:
 8005dac:	4770      	bx	lr

08005dae <__retarget_lock_release_recursive>:
 8005dae:	4770      	bx	lr

08005db0 <__swhatbuf_r>:
 8005db0:	b570      	push	{r4, r5, r6, lr}
 8005db2:	460e      	mov	r6, r1
 8005db4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005db8:	2900      	cmp	r1, #0
 8005dba:	b096      	sub	sp, #88	; 0x58
 8005dbc:	4614      	mov	r4, r2
 8005dbe:	461d      	mov	r5, r3
 8005dc0:	da08      	bge.n	8005dd4 <__swhatbuf_r+0x24>
 8005dc2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	602a      	str	r2, [r5, #0]
 8005dca:	061a      	lsls	r2, r3, #24
 8005dcc:	d410      	bmi.n	8005df0 <__swhatbuf_r+0x40>
 8005dce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005dd2:	e00e      	b.n	8005df2 <__swhatbuf_r+0x42>
 8005dd4:	466a      	mov	r2, sp
 8005dd6:	f000 fc9d 	bl	8006714 <_fstat_r>
 8005dda:	2800      	cmp	r0, #0
 8005ddc:	dbf1      	blt.n	8005dc2 <__swhatbuf_r+0x12>
 8005dde:	9a01      	ldr	r2, [sp, #4]
 8005de0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005de4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005de8:	425a      	negs	r2, r3
 8005dea:	415a      	adcs	r2, r3
 8005dec:	602a      	str	r2, [r5, #0]
 8005dee:	e7ee      	b.n	8005dce <__swhatbuf_r+0x1e>
 8005df0:	2340      	movs	r3, #64	; 0x40
 8005df2:	2000      	movs	r0, #0
 8005df4:	6023      	str	r3, [r4, #0]
 8005df6:	b016      	add	sp, #88	; 0x58
 8005df8:	bd70      	pop	{r4, r5, r6, pc}
	...

08005dfc <__smakebuf_r>:
 8005dfc:	898b      	ldrh	r3, [r1, #12]
 8005dfe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005e00:	079d      	lsls	r5, r3, #30
 8005e02:	4606      	mov	r6, r0
 8005e04:	460c      	mov	r4, r1
 8005e06:	d507      	bpl.n	8005e18 <__smakebuf_r+0x1c>
 8005e08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005e0c:	6023      	str	r3, [r4, #0]
 8005e0e:	6123      	str	r3, [r4, #16]
 8005e10:	2301      	movs	r3, #1
 8005e12:	6163      	str	r3, [r4, #20]
 8005e14:	b002      	add	sp, #8
 8005e16:	bd70      	pop	{r4, r5, r6, pc}
 8005e18:	ab01      	add	r3, sp, #4
 8005e1a:	466a      	mov	r2, sp
 8005e1c:	f7ff ffc8 	bl	8005db0 <__swhatbuf_r>
 8005e20:	9900      	ldr	r1, [sp, #0]
 8005e22:	4605      	mov	r5, r0
 8005e24:	4630      	mov	r0, r6
 8005e26:	f000 f89d 	bl	8005f64 <_malloc_r>
 8005e2a:	b948      	cbnz	r0, 8005e40 <__smakebuf_r+0x44>
 8005e2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e30:	059a      	lsls	r2, r3, #22
 8005e32:	d4ef      	bmi.n	8005e14 <__smakebuf_r+0x18>
 8005e34:	f023 0303 	bic.w	r3, r3, #3
 8005e38:	f043 0302 	orr.w	r3, r3, #2
 8005e3c:	81a3      	strh	r3, [r4, #12]
 8005e3e:	e7e3      	b.n	8005e08 <__smakebuf_r+0xc>
 8005e40:	4b0d      	ldr	r3, [pc, #52]	; (8005e78 <__smakebuf_r+0x7c>)
 8005e42:	62b3      	str	r3, [r6, #40]	; 0x28
 8005e44:	89a3      	ldrh	r3, [r4, #12]
 8005e46:	6020      	str	r0, [r4, #0]
 8005e48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e4c:	81a3      	strh	r3, [r4, #12]
 8005e4e:	9b00      	ldr	r3, [sp, #0]
 8005e50:	6163      	str	r3, [r4, #20]
 8005e52:	9b01      	ldr	r3, [sp, #4]
 8005e54:	6120      	str	r0, [r4, #16]
 8005e56:	b15b      	cbz	r3, 8005e70 <__smakebuf_r+0x74>
 8005e58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e5c:	4630      	mov	r0, r6
 8005e5e:	f000 fc6b 	bl	8006738 <_isatty_r>
 8005e62:	b128      	cbz	r0, 8005e70 <__smakebuf_r+0x74>
 8005e64:	89a3      	ldrh	r3, [r4, #12]
 8005e66:	f023 0303 	bic.w	r3, r3, #3
 8005e6a:	f043 0301 	orr.w	r3, r3, #1
 8005e6e:	81a3      	strh	r3, [r4, #12]
 8005e70:	89a0      	ldrh	r0, [r4, #12]
 8005e72:	4305      	orrs	r5, r0
 8005e74:	81a5      	strh	r5, [r4, #12]
 8005e76:	e7cd      	b.n	8005e14 <__smakebuf_r+0x18>
 8005e78:	08005c09 	.word	0x08005c09

08005e7c <malloc>:
 8005e7c:	4b02      	ldr	r3, [pc, #8]	; (8005e88 <malloc+0xc>)
 8005e7e:	4601      	mov	r1, r0
 8005e80:	6818      	ldr	r0, [r3, #0]
 8005e82:	f000 b86f 	b.w	8005f64 <_malloc_r>
 8005e86:	bf00      	nop
 8005e88:	2000000c 	.word	0x2000000c

08005e8c <_free_r>:
 8005e8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005e8e:	2900      	cmp	r1, #0
 8005e90:	d044      	beq.n	8005f1c <_free_r+0x90>
 8005e92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e96:	9001      	str	r0, [sp, #4]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	f1a1 0404 	sub.w	r4, r1, #4
 8005e9e:	bfb8      	it	lt
 8005ea0:	18e4      	addlt	r4, r4, r3
 8005ea2:	f000 fc6b 	bl	800677c <__malloc_lock>
 8005ea6:	4a1e      	ldr	r2, [pc, #120]	; (8005f20 <_free_r+0x94>)
 8005ea8:	9801      	ldr	r0, [sp, #4]
 8005eaa:	6813      	ldr	r3, [r2, #0]
 8005eac:	b933      	cbnz	r3, 8005ebc <_free_r+0x30>
 8005eae:	6063      	str	r3, [r4, #4]
 8005eb0:	6014      	str	r4, [r2, #0]
 8005eb2:	b003      	add	sp, #12
 8005eb4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005eb8:	f000 bc66 	b.w	8006788 <__malloc_unlock>
 8005ebc:	42a3      	cmp	r3, r4
 8005ebe:	d908      	bls.n	8005ed2 <_free_r+0x46>
 8005ec0:	6825      	ldr	r5, [r4, #0]
 8005ec2:	1961      	adds	r1, r4, r5
 8005ec4:	428b      	cmp	r3, r1
 8005ec6:	bf01      	itttt	eq
 8005ec8:	6819      	ldreq	r1, [r3, #0]
 8005eca:	685b      	ldreq	r3, [r3, #4]
 8005ecc:	1949      	addeq	r1, r1, r5
 8005ece:	6021      	streq	r1, [r4, #0]
 8005ed0:	e7ed      	b.n	8005eae <_free_r+0x22>
 8005ed2:	461a      	mov	r2, r3
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	b10b      	cbz	r3, 8005edc <_free_r+0x50>
 8005ed8:	42a3      	cmp	r3, r4
 8005eda:	d9fa      	bls.n	8005ed2 <_free_r+0x46>
 8005edc:	6811      	ldr	r1, [r2, #0]
 8005ede:	1855      	adds	r5, r2, r1
 8005ee0:	42a5      	cmp	r5, r4
 8005ee2:	d10b      	bne.n	8005efc <_free_r+0x70>
 8005ee4:	6824      	ldr	r4, [r4, #0]
 8005ee6:	4421      	add	r1, r4
 8005ee8:	1854      	adds	r4, r2, r1
 8005eea:	42a3      	cmp	r3, r4
 8005eec:	6011      	str	r1, [r2, #0]
 8005eee:	d1e0      	bne.n	8005eb2 <_free_r+0x26>
 8005ef0:	681c      	ldr	r4, [r3, #0]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	6053      	str	r3, [r2, #4]
 8005ef6:	4421      	add	r1, r4
 8005ef8:	6011      	str	r1, [r2, #0]
 8005efa:	e7da      	b.n	8005eb2 <_free_r+0x26>
 8005efc:	d902      	bls.n	8005f04 <_free_r+0x78>
 8005efe:	230c      	movs	r3, #12
 8005f00:	6003      	str	r3, [r0, #0]
 8005f02:	e7d6      	b.n	8005eb2 <_free_r+0x26>
 8005f04:	6825      	ldr	r5, [r4, #0]
 8005f06:	1961      	adds	r1, r4, r5
 8005f08:	428b      	cmp	r3, r1
 8005f0a:	bf04      	itt	eq
 8005f0c:	6819      	ldreq	r1, [r3, #0]
 8005f0e:	685b      	ldreq	r3, [r3, #4]
 8005f10:	6063      	str	r3, [r4, #4]
 8005f12:	bf04      	itt	eq
 8005f14:	1949      	addeq	r1, r1, r5
 8005f16:	6021      	streq	r1, [r4, #0]
 8005f18:	6054      	str	r4, [r2, #4]
 8005f1a:	e7ca      	b.n	8005eb2 <_free_r+0x26>
 8005f1c:	b003      	add	sp, #12
 8005f1e:	bd30      	pop	{r4, r5, pc}
 8005f20:	20000890 	.word	0x20000890

08005f24 <sbrk_aligned>:
 8005f24:	b570      	push	{r4, r5, r6, lr}
 8005f26:	4e0e      	ldr	r6, [pc, #56]	; (8005f60 <sbrk_aligned+0x3c>)
 8005f28:	460c      	mov	r4, r1
 8005f2a:	6831      	ldr	r1, [r6, #0]
 8005f2c:	4605      	mov	r5, r0
 8005f2e:	b911      	cbnz	r1, 8005f36 <sbrk_aligned+0x12>
 8005f30:	f000 fb7a 	bl	8006628 <_sbrk_r>
 8005f34:	6030      	str	r0, [r6, #0]
 8005f36:	4621      	mov	r1, r4
 8005f38:	4628      	mov	r0, r5
 8005f3a:	f000 fb75 	bl	8006628 <_sbrk_r>
 8005f3e:	1c43      	adds	r3, r0, #1
 8005f40:	d00a      	beq.n	8005f58 <sbrk_aligned+0x34>
 8005f42:	1cc4      	adds	r4, r0, #3
 8005f44:	f024 0403 	bic.w	r4, r4, #3
 8005f48:	42a0      	cmp	r0, r4
 8005f4a:	d007      	beq.n	8005f5c <sbrk_aligned+0x38>
 8005f4c:	1a21      	subs	r1, r4, r0
 8005f4e:	4628      	mov	r0, r5
 8005f50:	f000 fb6a 	bl	8006628 <_sbrk_r>
 8005f54:	3001      	adds	r0, #1
 8005f56:	d101      	bne.n	8005f5c <sbrk_aligned+0x38>
 8005f58:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005f5c:	4620      	mov	r0, r4
 8005f5e:	bd70      	pop	{r4, r5, r6, pc}
 8005f60:	20000894 	.word	0x20000894

08005f64 <_malloc_r>:
 8005f64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f68:	1ccd      	adds	r5, r1, #3
 8005f6a:	f025 0503 	bic.w	r5, r5, #3
 8005f6e:	3508      	adds	r5, #8
 8005f70:	2d0c      	cmp	r5, #12
 8005f72:	bf38      	it	cc
 8005f74:	250c      	movcc	r5, #12
 8005f76:	2d00      	cmp	r5, #0
 8005f78:	4607      	mov	r7, r0
 8005f7a:	db01      	blt.n	8005f80 <_malloc_r+0x1c>
 8005f7c:	42a9      	cmp	r1, r5
 8005f7e:	d905      	bls.n	8005f8c <_malloc_r+0x28>
 8005f80:	230c      	movs	r3, #12
 8005f82:	603b      	str	r3, [r7, #0]
 8005f84:	2600      	movs	r6, #0
 8005f86:	4630      	mov	r0, r6
 8005f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f8c:	4e2e      	ldr	r6, [pc, #184]	; (8006048 <_malloc_r+0xe4>)
 8005f8e:	f000 fbf5 	bl	800677c <__malloc_lock>
 8005f92:	6833      	ldr	r3, [r6, #0]
 8005f94:	461c      	mov	r4, r3
 8005f96:	bb34      	cbnz	r4, 8005fe6 <_malloc_r+0x82>
 8005f98:	4629      	mov	r1, r5
 8005f9a:	4638      	mov	r0, r7
 8005f9c:	f7ff ffc2 	bl	8005f24 <sbrk_aligned>
 8005fa0:	1c43      	adds	r3, r0, #1
 8005fa2:	4604      	mov	r4, r0
 8005fa4:	d14d      	bne.n	8006042 <_malloc_r+0xde>
 8005fa6:	6834      	ldr	r4, [r6, #0]
 8005fa8:	4626      	mov	r6, r4
 8005faa:	2e00      	cmp	r6, #0
 8005fac:	d140      	bne.n	8006030 <_malloc_r+0xcc>
 8005fae:	6823      	ldr	r3, [r4, #0]
 8005fb0:	4631      	mov	r1, r6
 8005fb2:	4638      	mov	r0, r7
 8005fb4:	eb04 0803 	add.w	r8, r4, r3
 8005fb8:	f000 fb36 	bl	8006628 <_sbrk_r>
 8005fbc:	4580      	cmp	r8, r0
 8005fbe:	d13a      	bne.n	8006036 <_malloc_r+0xd2>
 8005fc0:	6821      	ldr	r1, [r4, #0]
 8005fc2:	3503      	adds	r5, #3
 8005fc4:	1a6d      	subs	r5, r5, r1
 8005fc6:	f025 0503 	bic.w	r5, r5, #3
 8005fca:	3508      	adds	r5, #8
 8005fcc:	2d0c      	cmp	r5, #12
 8005fce:	bf38      	it	cc
 8005fd0:	250c      	movcc	r5, #12
 8005fd2:	4629      	mov	r1, r5
 8005fd4:	4638      	mov	r0, r7
 8005fd6:	f7ff ffa5 	bl	8005f24 <sbrk_aligned>
 8005fda:	3001      	adds	r0, #1
 8005fdc:	d02b      	beq.n	8006036 <_malloc_r+0xd2>
 8005fde:	6823      	ldr	r3, [r4, #0]
 8005fe0:	442b      	add	r3, r5
 8005fe2:	6023      	str	r3, [r4, #0]
 8005fe4:	e00e      	b.n	8006004 <_malloc_r+0xa0>
 8005fe6:	6822      	ldr	r2, [r4, #0]
 8005fe8:	1b52      	subs	r2, r2, r5
 8005fea:	d41e      	bmi.n	800602a <_malloc_r+0xc6>
 8005fec:	2a0b      	cmp	r2, #11
 8005fee:	d916      	bls.n	800601e <_malloc_r+0xba>
 8005ff0:	1961      	adds	r1, r4, r5
 8005ff2:	42a3      	cmp	r3, r4
 8005ff4:	6025      	str	r5, [r4, #0]
 8005ff6:	bf18      	it	ne
 8005ff8:	6059      	strne	r1, [r3, #4]
 8005ffa:	6863      	ldr	r3, [r4, #4]
 8005ffc:	bf08      	it	eq
 8005ffe:	6031      	streq	r1, [r6, #0]
 8006000:	5162      	str	r2, [r4, r5]
 8006002:	604b      	str	r3, [r1, #4]
 8006004:	4638      	mov	r0, r7
 8006006:	f104 060b 	add.w	r6, r4, #11
 800600a:	f000 fbbd 	bl	8006788 <__malloc_unlock>
 800600e:	f026 0607 	bic.w	r6, r6, #7
 8006012:	1d23      	adds	r3, r4, #4
 8006014:	1af2      	subs	r2, r6, r3
 8006016:	d0b6      	beq.n	8005f86 <_malloc_r+0x22>
 8006018:	1b9b      	subs	r3, r3, r6
 800601a:	50a3      	str	r3, [r4, r2]
 800601c:	e7b3      	b.n	8005f86 <_malloc_r+0x22>
 800601e:	6862      	ldr	r2, [r4, #4]
 8006020:	42a3      	cmp	r3, r4
 8006022:	bf0c      	ite	eq
 8006024:	6032      	streq	r2, [r6, #0]
 8006026:	605a      	strne	r2, [r3, #4]
 8006028:	e7ec      	b.n	8006004 <_malloc_r+0xa0>
 800602a:	4623      	mov	r3, r4
 800602c:	6864      	ldr	r4, [r4, #4]
 800602e:	e7b2      	b.n	8005f96 <_malloc_r+0x32>
 8006030:	4634      	mov	r4, r6
 8006032:	6876      	ldr	r6, [r6, #4]
 8006034:	e7b9      	b.n	8005faa <_malloc_r+0x46>
 8006036:	230c      	movs	r3, #12
 8006038:	603b      	str	r3, [r7, #0]
 800603a:	4638      	mov	r0, r7
 800603c:	f000 fba4 	bl	8006788 <__malloc_unlock>
 8006040:	e7a1      	b.n	8005f86 <_malloc_r+0x22>
 8006042:	6025      	str	r5, [r4, #0]
 8006044:	e7de      	b.n	8006004 <_malloc_r+0xa0>
 8006046:	bf00      	nop
 8006048:	20000890 	.word	0x20000890

0800604c <__sfputc_r>:
 800604c:	6893      	ldr	r3, [r2, #8]
 800604e:	3b01      	subs	r3, #1
 8006050:	2b00      	cmp	r3, #0
 8006052:	b410      	push	{r4}
 8006054:	6093      	str	r3, [r2, #8]
 8006056:	da08      	bge.n	800606a <__sfputc_r+0x1e>
 8006058:	6994      	ldr	r4, [r2, #24]
 800605a:	42a3      	cmp	r3, r4
 800605c:	db01      	blt.n	8006062 <__sfputc_r+0x16>
 800605e:	290a      	cmp	r1, #10
 8006060:	d103      	bne.n	800606a <__sfputc_r+0x1e>
 8006062:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006066:	f7ff bc29 	b.w	80058bc <__swbuf_r>
 800606a:	6813      	ldr	r3, [r2, #0]
 800606c:	1c58      	adds	r0, r3, #1
 800606e:	6010      	str	r0, [r2, #0]
 8006070:	7019      	strb	r1, [r3, #0]
 8006072:	4608      	mov	r0, r1
 8006074:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006078:	4770      	bx	lr

0800607a <__sfputs_r>:
 800607a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800607c:	4606      	mov	r6, r0
 800607e:	460f      	mov	r7, r1
 8006080:	4614      	mov	r4, r2
 8006082:	18d5      	adds	r5, r2, r3
 8006084:	42ac      	cmp	r4, r5
 8006086:	d101      	bne.n	800608c <__sfputs_r+0x12>
 8006088:	2000      	movs	r0, #0
 800608a:	e007      	b.n	800609c <__sfputs_r+0x22>
 800608c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006090:	463a      	mov	r2, r7
 8006092:	4630      	mov	r0, r6
 8006094:	f7ff ffda 	bl	800604c <__sfputc_r>
 8006098:	1c43      	adds	r3, r0, #1
 800609a:	d1f3      	bne.n	8006084 <__sfputs_r+0xa>
 800609c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080060a0 <_vfiprintf_r>:
 80060a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060a4:	460d      	mov	r5, r1
 80060a6:	b09d      	sub	sp, #116	; 0x74
 80060a8:	4614      	mov	r4, r2
 80060aa:	4698      	mov	r8, r3
 80060ac:	4606      	mov	r6, r0
 80060ae:	b118      	cbz	r0, 80060b8 <_vfiprintf_r+0x18>
 80060b0:	6983      	ldr	r3, [r0, #24]
 80060b2:	b90b      	cbnz	r3, 80060b8 <_vfiprintf_r+0x18>
 80060b4:	f7ff fddc 	bl	8005c70 <__sinit>
 80060b8:	4b89      	ldr	r3, [pc, #548]	; (80062e0 <_vfiprintf_r+0x240>)
 80060ba:	429d      	cmp	r5, r3
 80060bc:	d11b      	bne.n	80060f6 <_vfiprintf_r+0x56>
 80060be:	6875      	ldr	r5, [r6, #4]
 80060c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80060c2:	07d9      	lsls	r1, r3, #31
 80060c4:	d405      	bmi.n	80060d2 <_vfiprintf_r+0x32>
 80060c6:	89ab      	ldrh	r3, [r5, #12]
 80060c8:	059a      	lsls	r2, r3, #22
 80060ca:	d402      	bmi.n	80060d2 <_vfiprintf_r+0x32>
 80060cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80060ce:	f7ff fe6d 	bl	8005dac <__retarget_lock_acquire_recursive>
 80060d2:	89ab      	ldrh	r3, [r5, #12]
 80060d4:	071b      	lsls	r3, r3, #28
 80060d6:	d501      	bpl.n	80060dc <_vfiprintf_r+0x3c>
 80060d8:	692b      	ldr	r3, [r5, #16]
 80060da:	b9eb      	cbnz	r3, 8006118 <_vfiprintf_r+0x78>
 80060dc:	4629      	mov	r1, r5
 80060de:	4630      	mov	r0, r6
 80060e0:	f7ff fc3e 	bl	8005960 <__swsetup_r>
 80060e4:	b1c0      	cbz	r0, 8006118 <_vfiprintf_r+0x78>
 80060e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80060e8:	07dc      	lsls	r4, r3, #31
 80060ea:	d50e      	bpl.n	800610a <_vfiprintf_r+0x6a>
 80060ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060f0:	b01d      	add	sp, #116	; 0x74
 80060f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060f6:	4b7b      	ldr	r3, [pc, #492]	; (80062e4 <_vfiprintf_r+0x244>)
 80060f8:	429d      	cmp	r5, r3
 80060fa:	d101      	bne.n	8006100 <_vfiprintf_r+0x60>
 80060fc:	68b5      	ldr	r5, [r6, #8]
 80060fe:	e7df      	b.n	80060c0 <_vfiprintf_r+0x20>
 8006100:	4b79      	ldr	r3, [pc, #484]	; (80062e8 <_vfiprintf_r+0x248>)
 8006102:	429d      	cmp	r5, r3
 8006104:	bf08      	it	eq
 8006106:	68f5      	ldreq	r5, [r6, #12]
 8006108:	e7da      	b.n	80060c0 <_vfiprintf_r+0x20>
 800610a:	89ab      	ldrh	r3, [r5, #12]
 800610c:	0598      	lsls	r0, r3, #22
 800610e:	d4ed      	bmi.n	80060ec <_vfiprintf_r+0x4c>
 8006110:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006112:	f7ff fe4c 	bl	8005dae <__retarget_lock_release_recursive>
 8006116:	e7e9      	b.n	80060ec <_vfiprintf_r+0x4c>
 8006118:	2300      	movs	r3, #0
 800611a:	9309      	str	r3, [sp, #36]	; 0x24
 800611c:	2320      	movs	r3, #32
 800611e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006122:	f8cd 800c 	str.w	r8, [sp, #12]
 8006126:	2330      	movs	r3, #48	; 0x30
 8006128:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80062ec <_vfiprintf_r+0x24c>
 800612c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006130:	f04f 0901 	mov.w	r9, #1
 8006134:	4623      	mov	r3, r4
 8006136:	469a      	mov	sl, r3
 8006138:	f813 2b01 	ldrb.w	r2, [r3], #1
 800613c:	b10a      	cbz	r2, 8006142 <_vfiprintf_r+0xa2>
 800613e:	2a25      	cmp	r2, #37	; 0x25
 8006140:	d1f9      	bne.n	8006136 <_vfiprintf_r+0x96>
 8006142:	ebba 0b04 	subs.w	fp, sl, r4
 8006146:	d00b      	beq.n	8006160 <_vfiprintf_r+0xc0>
 8006148:	465b      	mov	r3, fp
 800614a:	4622      	mov	r2, r4
 800614c:	4629      	mov	r1, r5
 800614e:	4630      	mov	r0, r6
 8006150:	f7ff ff93 	bl	800607a <__sfputs_r>
 8006154:	3001      	adds	r0, #1
 8006156:	f000 80aa 	beq.w	80062ae <_vfiprintf_r+0x20e>
 800615a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800615c:	445a      	add	r2, fp
 800615e:	9209      	str	r2, [sp, #36]	; 0x24
 8006160:	f89a 3000 	ldrb.w	r3, [sl]
 8006164:	2b00      	cmp	r3, #0
 8006166:	f000 80a2 	beq.w	80062ae <_vfiprintf_r+0x20e>
 800616a:	2300      	movs	r3, #0
 800616c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006170:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006174:	f10a 0a01 	add.w	sl, sl, #1
 8006178:	9304      	str	r3, [sp, #16]
 800617a:	9307      	str	r3, [sp, #28]
 800617c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006180:	931a      	str	r3, [sp, #104]	; 0x68
 8006182:	4654      	mov	r4, sl
 8006184:	2205      	movs	r2, #5
 8006186:	f814 1b01 	ldrb.w	r1, [r4], #1
 800618a:	4858      	ldr	r0, [pc, #352]	; (80062ec <_vfiprintf_r+0x24c>)
 800618c:	f7fa f820 	bl	80001d0 <memchr>
 8006190:	9a04      	ldr	r2, [sp, #16]
 8006192:	b9d8      	cbnz	r0, 80061cc <_vfiprintf_r+0x12c>
 8006194:	06d1      	lsls	r1, r2, #27
 8006196:	bf44      	itt	mi
 8006198:	2320      	movmi	r3, #32
 800619a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800619e:	0713      	lsls	r3, r2, #28
 80061a0:	bf44      	itt	mi
 80061a2:	232b      	movmi	r3, #43	; 0x2b
 80061a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80061a8:	f89a 3000 	ldrb.w	r3, [sl]
 80061ac:	2b2a      	cmp	r3, #42	; 0x2a
 80061ae:	d015      	beq.n	80061dc <_vfiprintf_r+0x13c>
 80061b0:	9a07      	ldr	r2, [sp, #28]
 80061b2:	4654      	mov	r4, sl
 80061b4:	2000      	movs	r0, #0
 80061b6:	f04f 0c0a 	mov.w	ip, #10
 80061ba:	4621      	mov	r1, r4
 80061bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061c0:	3b30      	subs	r3, #48	; 0x30
 80061c2:	2b09      	cmp	r3, #9
 80061c4:	d94e      	bls.n	8006264 <_vfiprintf_r+0x1c4>
 80061c6:	b1b0      	cbz	r0, 80061f6 <_vfiprintf_r+0x156>
 80061c8:	9207      	str	r2, [sp, #28]
 80061ca:	e014      	b.n	80061f6 <_vfiprintf_r+0x156>
 80061cc:	eba0 0308 	sub.w	r3, r0, r8
 80061d0:	fa09 f303 	lsl.w	r3, r9, r3
 80061d4:	4313      	orrs	r3, r2
 80061d6:	9304      	str	r3, [sp, #16]
 80061d8:	46a2      	mov	sl, r4
 80061da:	e7d2      	b.n	8006182 <_vfiprintf_r+0xe2>
 80061dc:	9b03      	ldr	r3, [sp, #12]
 80061de:	1d19      	adds	r1, r3, #4
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	9103      	str	r1, [sp, #12]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	bfbb      	ittet	lt
 80061e8:	425b      	neglt	r3, r3
 80061ea:	f042 0202 	orrlt.w	r2, r2, #2
 80061ee:	9307      	strge	r3, [sp, #28]
 80061f0:	9307      	strlt	r3, [sp, #28]
 80061f2:	bfb8      	it	lt
 80061f4:	9204      	strlt	r2, [sp, #16]
 80061f6:	7823      	ldrb	r3, [r4, #0]
 80061f8:	2b2e      	cmp	r3, #46	; 0x2e
 80061fa:	d10c      	bne.n	8006216 <_vfiprintf_r+0x176>
 80061fc:	7863      	ldrb	r3, [r4, #1]
 80061fe:	2b2a      	cmp	r3, #42	; 0x2a
 8006200:	d135      	bne.n	800626e <_vfiprintf_r+0x1ce>
 8006202:	9b03      	ldr	r3, [sp, #12]
 8006204:	1d1a      	adds	r2, r3, #4
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	9203      	str	r2, [sp, #12]
 800620a:	2b00      	cmp	r3, #0
 800620c:	bfb8      	it	lt
 800620e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006212:	3402      	adds	r4, #2
 8006214:	9305      	str	r3, [sp, #20]
 8006216:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80062fc <_vfiprintf_r+0x25c>
 800621a:	7821      	ldrb	r1, [r4, #0]
 800621c:	2203      	movs	r2, #3
 800621e:	4650      	mov	r0, sl
 8006220:	f7f9 ffd6 	bl	80001d0 <memchr>
 8006224:	b140      	cbz	r0, 8006238 <_vfiprintf_r+0x198>
 8006226:	2340      	movs	r3, #64	; 0x40
 8006228:	eba0 000a 	sub.w	r0, r0, sl
 800622c:	fa03 f000 	lsl.w	r0, r3, r0
 8006230:	9b04      	ldr	r3, [sp, #16]
 8006232:	4303      	orrs	r3, r0
 8006234:	3401      	adds	r4, #1
 8006236:	9304      	str	r3, [sp, #16]
 8006238:	f814 1b01 	ldrb.w	r1, [r4], #1
 800623c:	482c      	ldr	r0, [pc, #176]	; (80062f0 <_vfiprintf_r+0x250>)
 800623e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006242:	2206      	movs	r2, #6
 8006244:	f7f9 ffc4 	bl	80001d0 <memchr>
 8006248:	2800      	cmp	r0, #0
 800624a:	d03f      	beq.n	80062cc <_vfiprintf_r+0x22c>
 800624c:	4b29      	ldr	r3, [pc, #164]	; (80062f4 <_vfiprintf_r+0x254>)
 800624e:	bb1b      	cbnz	r3, 8006298 <_vfiprintf_r+0x1f8>
 8006250:	9b03      	ldr	r3, [sp, #12]
 8006252:	3307      	adds	r3, #7
 8006254:	f023 0307 	bic.w	r3, r3, #7
 8006258:	3308      	adds	r3, #8
 800625a:	9303      	str	r3, [sp, #12]
 800625c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800625e:	443b      	add	r3, r7
 8006260:	9309      	str	r3, [sp, #36]	; 0x24
 8006262:	e767      	b.n	8006134 <_vfiprintf_r+0x94>
 8006264:	fb0c 3202 	mla	r2, ip, r2, r3
 8006268:	460c      	mov	r4, r1
 800626a:	2001      	movs	r0, #1
 800626c:	e7a5      	b.n	80061ba <_vfiprintf_r+0x11a>
 800626e:	2300      	movs	r3, #0
 8006270:	3401      	adds	r4, #1
 8006272:	9305      	str	r3, [sp, #20]
 8006274:	4619      	mov	r1, r3
 8006276:	f04f 0c0a 	mov.w	ip, #10
 800627a:	4620      	mov	r0, r4
 800627c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006280:	3a30      	subs	r2, #48	; 0x30
 8006282:	2a09      	cmp	r2, #9
 8006284:	d903      	bls.n	800628e <_vfiprintf_r+0x1ee>
 8006286:	2b00      	cmp	r3, #0
 8006288:	d0c5      	beq.n	8006216 <_vfiprintf_r+0x176>
 800628a:	9105      	str	r1, [sp, #20]
 800628c:	e7c3      	b.n	8006216 <_vfiprintf_r+0x176>
 800628e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006292:	4604      	mov	r4, r0
 8006294:	2301      	movs	r3, #1
 8006296:	e7f0      	b.n	800627a <_vfiprintf_r+0x1da>
 8006298:	ab03      	add	r3, sp, #12
 800629a:	9300      	str	r3, [sp, #0]
 800629c:	462a      	mov	r2, r5
 800629e:	4b16      	ldr	r3, [pc, #88]	; (80062f8 <_vfiprintf_r+0x258>)
 80062a0:	a904      	add	r1, sp, #16
 80062a2:	4630      	mov	r0, r6
 80062a4:	f3af 8000 	nop.w
 80062a8:	4607      	mov	r7, r0
 80062aa:	1c78      	adds	r0, r7, #1
 80062ac:	d1d6      	bne.n	800625c <_vfiprintf_r+0x1bc>
 80062ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80062b0:	07d9      	lsls	r1, r3, #31
 80062b2:	d405      	bmi.n	80062c0 <_vfiprintf_r+0x220>
 80062b4:	89ab      	ldrh	r3, [r5, #12]
 80062b6:	059a      	lsls	r2, r3, #22
 80062b8:	d402      	bmi.n	80062c0 <_vfiprintf_r+0x220>
 80062ba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80062bc:	f7ff fd77 	bl	8005dae <__retarget_lock_release_recursive>
 80062c0:	89ab      	ldrh	r3, [r5, #12]
 80062c2:	065b      	lsls	r3, r3, #25
 80062c4:	f53f af12 	bmi.w	80060ec <_vfiprintf_r+0x4c>
 80062c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80062ca:	e711      	b.n	80060f0 <_vfiprintf_r+0x50>
 80062cc:	ab03      	add	r3, sp, #12
 80062ce:	9300      	str	r3, [sp, #0]
 80062d0:	462a      	mov	r2, r5
 80062d2:	4b09      	ldr	r3, [pc, #36]	; (80062f8 <_vfiprintf_r+0x258>)
 80062d4:	a904      	add	r1, sp, #16
 80062d6:	4630      	mov	r0, r6
 80062d8:	f000 f880 	bl	80063dc <_printf_i>
 80062dc:	e7e4      	b.n	80062a8 <_vfiprintf_r+0x208>
 80062de:	bf00      	nop
 80062e0:	08006be8 	.word	0x08006be8
 80062e4:	08006c08 	.word	0x08006c08
 80062e8:	08006bc8 	.word	0x08006bc8
 80062ec:	08006c28 	.word	0x08006c28
 80062f0:	08006c32 	.word	0x08006c32
 80062f4:	00000000 	.word	0x00000000
 80062f8:	0800607b 	.word	0x0800607b
 80062fc:	08006c2e 	.word	0x08006c2e

08006300 <_printf_common>:
 8006300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006304:	4616      	mov	r6, r2
 8006306:	4699      	mov	r9, r3
 8006308:	688a      	ldr	r2, [r1, #8]
 800630a:	690b      	ldr	r3, [r1, #16]
 800630c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006310:	4293      	cmp	r3, r2
 8006312:	bfb8      	it	lt
 8006314:	4613      	movlt	r3, r2
 8006316:	6033      	str	r3, [r6, #0]
 8006318:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800631c:	4607      	mov	r7, r0
 800631e:	460c      	mov	r4, r1
 8006320:	b10a      	cbz	r2, 8006326 <_printf_common+0x26>
 8006322:	3301      	adds	r3, #1
 8006324:	6033      	str	r3, [r6, #0]
 8006326:	6823      	ldr	r3, [r4, #0]
 8006328:	0699      	lsls	r1, r3, #26
 800632a:	bf42      	ittt	mi
 800632c:	6833      	ldrmi	r3, [r6, #0]
 800632e:	3302      	addmi	r3, #2
 8006330:	6033      	strmi	r3, [r6, #0]
 8006332:	6825      	ldr	r5, [r4, #0]
 8006334:	f015 0506 	ands.w	r5, r5, #6
 8006338:	d106      	bne.n	8006348 <_printf_common+0x48>
 800633a:	f104 0a19 	add.w	sl, r4, #25
 800633e:	68e3      	ldr	r3, [r4, #12]
 8006340:	6832      	ldr	r2, [r6, #0]
 8006342:	1a9b      	subs	r3, r3, r2
 8006344:	42ab      	cmp	r3, r5
 8006346:	dc26      	bgt.n	8006396 <_printf_common+0x96>
 8006348:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800634c:	1e13      	subs	r3, r2, #0
 800634e:	6822      	ldr	r2, [r4, #0]
 8006350:	bf18      	it	ne
 8006352:	2301      	movne	r3, #1
 8006354:	0692      	lsls	r2, r2, #26
 8006356:	d42b      	bmi.n	80063b0 <_printf_common+0xb0>
 8006358:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800635c:	4649      	mov	r1, r9
 800635e:	4638      	mov	r0, r7
 8006360:	47c0      	blx	r8
 8006362:	3001      	adds	r0, #1
 8006364:	d01e      	beq.n	80063a4 <_printf_common+0xa4>
 8006366:	6823      	ldr	r3, [r4, #0]
 8006368:	68e5      	ldr	r5, [r4, #12]
 800636a:	6832      	ldr	r2, [r6, #0]
 800636c:	f003 0306 	and.w	r3, r3, #6
 8006370:	2b04      	cmp	r3, #4
 8006372:	bf08      	it	eq
 8006374:	1aad      	subeq	r5, r5, r2
 8006376:	68a3      	ldr	r3, [r4, #8]
 8006378:	6922      	ldr	r2, [r4, #16]
 800637a:	bf0c      	ite	eq
 800637c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006380:	2500      	movne	r5, #0
 8006382:	4293      	cmp	r3, r2
 8006384:	bfc4      	itt	gt
 8006386:	1a9b      	subgt	r3, r3, r2
 8006388:	18ed      	addgt	r5, r5, r3
 800638a:	2600      	movs	r6, #0
 800638c:	341a      	adds	r4, #26
 800638e:	42b5      	cmp	r5, r6
 8006390:	d11a      	bne.n	80063c8 <_printf_common+0xc8>
 8006392:	2000      	movs	r0, #0
 8006394:	e008      	b.n	80063a8 <_printf_common+0xa8>
 8006396:	2301      	movs	r3, #1
 8006398:	4652      	mov	r2, sl
 800639a:	4649      	mov	r1, r9
 800639c:	4638      	mov	r0, r7
 800639e:	47c0      	blx	r8
 80063a0:	3001      	adds	r0, #1
 80063a2:	d103      	bne.n	80063ac <_printf_common+0xac>
 80063a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80063a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063ac:	3501      	adds	r5, #1
 80063ae:	e7c6      	b.n	800633e <_printf_common+0x3e>
 80063b0:	18e1      	adds	r1, r4, r3
 80063b2:	1c5a      	adds	r2, r3, #1
 80063b4:	2030      	movs	r0, #48	; 0x30
 80063b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80063ba:	4422      	add	r2, r4
 80063bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80063c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80063c4:	3302      	adds	r3, #2
 80063c6:	e7c7      	b.n	8006358 <_printf_common+0x58>
 80063c8:	2301      	movs	r3, #1
 80063ca:	4622      	mov	r2, r4
 80063cc:	4649      	mov	r1, r9
 80063ce:	4638      	mov	r0, r7
 80063d0:	47c0      	blx	r8
 80063d2:	3001      	adds	r0, #1
 80063d4:	d0e6      	beq.n	80063a4 <_printf_common+0xa4>
 80063d6:	3601      	adds	r6, #1
 80063d8:	e7d9      	b.n	800638e <_printf_common+0x8e>
	...

080063dc <_printf_i>:
 80063dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063e0:	7e0f      	ldrb	r7, [r1, #24]
 80063e2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80063e4:	2f78      	cmp	r7, #120	; 0x78
 80063e6:	4691      	mov	r9, r2
 80063e8:	4680      	mov	r8, r0
 80063ea:	460c      	mov	r4, r1
 80063ec:	469a      	mov	sl, r3
 80063ee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80063f2:	d807      	bhi.n	8006404 <_printf_i+0x28>
 80063f4:	2f62      	cmp	r7, #98	; 0x62
 80063f6:	d80a      	bhi.n	800640e <_printf_i+0x32>
 80063f8:	2f00      	cmp	r7, #0
 80063fa:	f000 80d8 	beq.w	80065ae <_printf_i+0x1d2>
 80063fe:	2f58      	cmp	r7, #88	; 0x58
 8006400:	f000 80a3 	beq.w	800654a <_printf_i+0x16e>
 8006404:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006408:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800640c:	e03a      	b.n	8006484 <_printf_i+0xa8>
 800640e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006412:	2b15      	cmp	r3, #21
 8006414:	d8f6      	bhi.n	8006404 <_printf_i+0x28>
 8006416:	a101      	add	r1, pc, #4	; (adr r1, 800641c <_printf_i+0x40>)
 8006418:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800641c:	08006475 	.word	0x08006475
 8006420:	08006489 	.word	0x08006489
 8006424:	08006405 	.word	0x08006405
 8006428:	08006405 	.word	0x08006405
 800642c:	08006405 	.word	0x08006405
 8006430:	08006405 	.word	0x08006405
 8006434:	08006489 	.word	0x08006489
 8006438:	08006405 	.word	0x08006405
 800643c:	08006405 	.word	0x08006405
 8006440:	08006405 	.word	0x08006405
 8006444:	08006405 	.word	0x08006405
 8006448:	08006595 	.word	0x08006595
 800644c:	080064b9 	.word	0x080064b9
 8006450:	08006577 	.word	0x08006577
 8006454:	08006405 	.word	0x08006405
 8006458:	08006405 	.word	0x08006405
 800645c:	080065b7 	.word	0x080065b7
 8006460:	08006405 	.word	0x08006405
 8006464:	080064b9 	.word	0x080064b9
 8006468:	08006405 	.word	0x08006405
 800646c:	08006405 	.word	0x08006405
 8006470:	0800657f 	.word	0x0800657f
 8006474:	682b      	ldr	r3, [r5, #0]
 8006476:	1d1a      	adds	r2, r3, #4
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	602a      	str	r2, [r5, #0]
 800647c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006480:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006484:	2301      	movs	r3, #1
 8006486:	e0a3      	b.n	80065d0 <_printf_i+0x1f4>
 8006488:	6820      	ldr	r0, [r4, #0]
 800648a:	6829      	ldr	r1, [r5, #0]
 800648c:	0606      	lsls	r6, r0, #24
 800648e:	f101 0304 	add.w	r3, r1, #4
 8006492:	d50a      	bpl.n	80064aa <_printf_i+0xce>
 8006494:	680e      	ldr	r6, [r1, #0]
 8006496:	602b      	str	r3, [r5, #0]
 8006498:	2e00      	cmp	r6, #0
 800649a:	da03      	bge.n	80064a4 <_printf_i+0xc8>
 800649c:	232d      	movs	r3, #45	; 0x2d
 800649e:	4276      	negs	r6, r6
 80064a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064a4:	485e      	ldr	r0, [pc, #376]	; (8006620 <_printf_i+0x244>)
 80064a6:	230a      	movs	r3, #10
 80064a8:	e019      	b.n	80064de <_printf_i+0x102>
 80064aa:	680e      	ldr	r6, [r1, #0]
 80064ac:	602b      	str	r3, [r5, #0]
 80064ae:	f010 0f40 	tst.w	r0, #64	; 0x40
 80064b2:	bf18      	it	ne
 80064b4:	b236      	sxthne	r6, r6
 80064b6:	e7ef      	b.n	8006498 <_printf_i+0xbc>
 80064b8:	682b      	ldr	r3, [r5, #0]
 80064ba:	6820      	ldr	r0, [r4, #0]
 80064bc:	1d19      	adds	r1, r3, #4
 80064be:	6029      	str	r1, [r5, #0]
 80064c0:	0601      	lsls	r1, r0, #24
 80064c2:	d501      	bpl.n	80064c8 <_printf_i+0xec>
 80064c4:	681e      	ldr	r6, [r3, #0]
 80064c6:	e002      	b.n	80064ce <_printf_i+0xf2>
 80064c8:	0646      	lsls	r6, r0, #25
 80064ca:	d5fb      	bpl.n	80064c4 <_printf_i+0xe8>
 80064cc:	881e      	ldrh	r6, [r3, #0]
 80064ce:	4854      	ldr	r0, [pc, #336]	; (8006620 <_printf_i+0x244>)
 80064d0:	2f6f      	cmp	r7, #111	; 0x6f
 80064d2:	bf0c      	ite	eq
 80064d4:	2308      	moveq	r3, #8
 80064d6:	230a      	movne	r3, #10
 80064d8:	2100      	movs	r1, #0
 80064da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80064de:	6865      	ldr	r5, [r4, #4]
 80064e0:	60a5      	str	r5, [r4, #8]
 80064e2:	2d00      	cmp	r5, #0
 80064e4:	bfa2      	ittt	ge
 80064e6:	6821      	ldrge	r1, [r4, #0]
 80064e8:	f021 0104 	bicge.w	r1, r1, #4
 80064ec:	6021      	strge	r1, [r4, #0]
 80064ee:	b90e      	cbnz	r6, 80064f4 <_printf_i+0x118>
 80064f0:	2d00      	cmp	r5, #0
 80064f2:	d04d      	beq.n	8006590 <_printf_i+0x1b4>
 80064f4:	4615      	mov	r5, r2
 80064f6:	fbb6 f1f3 	udiv	r1, r6, r3
 80064fa:	fb03 6711 	mls	r7, r3, r1, r6
 80064fe:	5dc7      	ldrb	r7, [r0, r7]
 8006500:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006504:	4637      	mov	r7, r6
 8006506:	42bb      	cmp	r3, r7
 8006508:	460e      	mov	r6, r1
 800650a:	d9f4      	bls.n	80064f6 <_printf_i+0x11a>
 800650c:	2b08      	cmp	r3, #8
 800650e:	d10b      	bne.n	8006528 <_printf_i+0x14c>
 8006510:	6823      	ldr	r3, [r4, #0]
 8006512:	07de      	lsls	r6, r3, #31
 8006514:	d508      	bpl.n	8006528 <_printf_i+0x14c>
 8006516:	6923      	ldr	r3, [r4, #16]
 8006518:	6861      	ldr	r1, [r4, #4]
 800651a:	4299      	cmp	r1, r3
 800651c:	bfde      	ittt	le
 800651e:	2330      	movle	r3, #48	; 0x30
 8006520:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006524:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006528:	1b52      	subs	r2, r2, r5
 800652a:	6122      	str	r2, [r4, #16]
 800652c:	f8cd a000 	str.w	sl, [sp]
 8006530:	464b      	mov	r3, r9
 8006532:	aa03      	add	r2, sp, #12
 8006534:	4621      	mov	r1, r4
 8006536:	4640      	mov	r0, r8
 8006538:	f7ff fee2 	bl	8006300 <_printf_common>
 800653c:	3001      	adds	r0, #1
 800653e:	d14c      	bne.n	80065da <_printf_i+0x1fe>
 8006540:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006544:	b004      	add	sp, #16
 8006546:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800654a:	4835      	ldr	r0, [pc, #212]	; (8006620 <_printf_i+0x244>)
 800654c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006550:	6829      	ldr	r1, [r5, #0]
 8006552:	6823      	ldr	r3, [r4, #0]
 8006554:	f851 6b04 	ldr.w	r6, [r1], #4
 8006558:	6029      	str	r1, [r5, #0]
 800655a:	061d      	lsls	r5, r3, #24
 800655c:	d514      	bpl.n	8006588 <_printf_i+0x1ac>
 800655e:	07df      	lsls	r7, r3, #31
 8006560:	bf44      	itt	mi
 8006562:	f043 0320 	orrmi.w	r3, r3, #32
 8006566:	6023      	strmi	r3, [r4, #0]
 8006568:	b91e      	cbnz	r6, 8006572 <_printf_i+0x196>
 800656a:	6823      	ldr	r3, [r4, #0]
 800656c:	f023 0320 	bic.w	r3, r3, #32
 8006570:	6023      	str	r3, [r4, #0]
 8006572:	2310      	movs	r3, #16
 8006574:	e7b0      	b.n	80064d8 <_printf_i+0xfc>
 8006576:	6823      	ldr	r3, [r4, #0]
 8006578:	f043 0320 	orr.w	r3, r3, #32
 800657c:	6023      	str	r3, [r4, #0]
 800657e:	2378      	movs	r3, #120	; 0x78
 8006580:	4828      	ldr	r0, [pc, #160]	; (8006624 <_printf_i+0x248>)
 8006582:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006586:	e7e3      	b.n	8006550 <_printf_i+0x174>
 8006588:	0659      	lsls	r1, r3, #25
 800658a:	bf48      	it	mi
 800658c:	b2b6      	uxthmi	r6, r6
 800658e:	e7e6      	b.n	800655e <_printf_i+0x182>
 8006590:	4615      	mov	r5, r2
 8006592:	e7bb      	b.n	800650c <_printf_i+0x130>
 8006594:	682b      	ldr	r3, [r5, #0]
 8006596:	6826      	ldr	r6, [r4, #0]
 8006598:	6961      	ldr	r1, [r4, #20]
 800659a:	1d18      	adds	r0, r3, #4
 800659c:	6028      	str	r0, [r5, #0]
 800659e:	0635      	lsls	r5, r6, #24
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	d501      	bpl.n	80065a8 <_printf_i+0x1cc>
 80065a4:	6019      	str	r1, [r3, #0]
 80065a6:	e002      	b.n	80065ae <_printf_i+0x1d2>
 80065a8:	0670      	lsls	r0, r6, #25
 80065aa:	d5fb      	bpl.n	80065a4 <_printf_i+0x1c8>
 80065ac:	8019      	strh	r1, [r3, #0]
 80065ae:	2300      	movs	r3, #0
 80065b0:	6123      	str	r3, [r4, #16]
 80065b2:	4615      	mov	r5, r2
 80065b4:	e7ba      	b.n	800652c <_printf_i+0x150>
 80065b6:	682b      	ldr	r3, [r5, #0]
 80065b8:	1d1a      	adds	r2, r3, #4
 80065ba:	602a      	str	r2, [r5, #0]
 80065bc:	681d      	ldr	r5, [r3, #0]
 80065be:	6862      	ldr	r2, [r4, #4]
 80065c0:	2100      	movs	r1, #0
 80065c2:	4628      	mov	r0, r5
 80065c4:	f7f9 fe04 	bl	80001d0 <memchr>
 80065c8:	b108      	cbz	r0, 80065ce <_printf_i+0x1f2>
 80065ca:	1b40      	subs	r0, r0, r5
 80065cc:	6060      	str	r0, [r4, #4]
 80065ce:	6863      	ldr	r3, [r4, #4]
 80065d0:	6123      	str	r3, [r4, #16]
 80065d2:	2300      	movs	r3, #0
 80065d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065d8:	e7a8      	b.n	800652c <_printf_i+0x150>
 80065da:	6923      	ldr	r3, [r4, #16]
 80065dc:	462a      	mov	r2, r5
 80065de:	4649      	mov	r1, r9
 80065e0:	4640      	mov	r0, r8
 80065e2:	47d0      	blx	sl
 80065e4:	3001      	adds	r0, #1
 80065e6:	d0ab      	beq.n	8006540 <_printf_i+0x164>
 80065e8:	6823      	ldr	r3, [r4, #0]
 80065ea:	079b      	lsls	r3, r3, #30
 80065ec:	d413      	bmi.n	8006616 <_printf_i+0x23a>
 80065ee:	68e0      	ldr	r0, [r4, #12]
 80065f0:	9b03      	ldr	r3, [sp, #12]
 80065f2:	4298      	cmp	r0, r3
 80065f4:	bfb8      	it	lt
 80065f6:	4618      	movlt	r0, r3
 80065f8:	e7a4      	b.n	8006544 <_printf_i+0x168>
 80065fa:	2301      	movs	r3, #1
 80065fc:	4632      	mov	r2, r6
 80065fe:	4649      	mov	r1, r9
 8006600:	4640      	mov	r0, r8
 8006602:	47d0      	blx	sl
 8006604:	3001      	adds	r0, #1
 8006606:	d09b      	beq.n	8006540 <_printf_i+0x164>
 8006608:	3501      	adds	r5, #1
 800660a:	68e3      	ldr	r3, [r4, #12]
 800660c:	9903      	ldr	r1, [sp, #12]
 800660e:	1a5b      	subs	r3, r3, r1
 8006610:	42ab      	cmp	r3, r5
 8006612:	dcf2      	bgt.n	80065fa <_printf_i+0x21e>
 8006614:	e7eb      	b.n	80065ee <_printf_i+0x212>
 8006616:	2500      	movs	r5, #0
 8006618:	f104 0619 	add.w	r6, r4, #25
 800661c:	e7f5      	b.n	800660a <_printf_i+0x22e>
 800661e:	bf00      	nop
 8006620:	08006c39 	.word	0x08006c39
 8006624:	08006c4a 	.word	0x08006c4a

08006628 <_sbrk_r>:
 8006628:	b538      	push	{r3, r4, r5, lr}
 800662a:	4d06      	ldr	r5, [pc, #24]	; (8006644 <_sbrk_r+0x1c>)
 800662c:	2300      	movs	r3, #0
 800662e:	4604      	mov	r4, r0
 8006630:	4608      	mov	r0, r1
 8006632:	602b      	str	r3, [r5, #0]
 8006634:	f7fa fbc8 	bl	8000dc8 <_sbrk>
 8006638:	1c43      	adds	r3, r0, #1
 800663a:	d102      	bne.n	8006642 <_sbrk_r+0x1a>
 800663c:	682b      	ldr	r3, [r5, #0]
 800663e:	b103      	cbz	r3, 8006642 <_sbrk_r+0x1a>
 8006640:	6023      	str	r3, [r4, #0]
 8006642:	bd38      	pop	{r3, r4, r5, pc}
 8006644:	20000898 	.word	0x20000898

08006648 <__sread>:
 8006648:	b510      	push	{r4, lr}
 800664a:	460c      	mov	r4, r1
 800664c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006650:	f000 f8a0 	bl	8006794 <_read_r>
 8006654:	2800      	cmp	r0, #0
 8006656:	bfab      	itete	ge
 8006658:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800665a:	89a3      	ldrhlt	r3, [r4, #12]
 800665c:	181b      	addge	r3, r3, r0
 800665e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006662:	bfac      	ite	ge
 8006664:	6563      	strge	r3, [r4, #84]	; 0x54
 8006666:	81a3      	strhlt	r3, [r4, #12]
 8006668:	bd10      	pop	{r4, pc}

0800666a <__swrite>:
 800666a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800666e:	461f      	mov	r7, r3
 8006670:	898b      	ldrh	r3, [r1, #12]
 8006672:	05db      	lsls	r3, r3, #23
 8006674:	4605      	mov	r5, r0
 8006676:	460c      	mov	r4, r1
 8006678:	4616      	mov	r6, r2
 800667a:	d505      	bpl.n	8006688 <__swrite+0x1e>
 800667c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006680:	2302      	movs	r3, #2
 8006682:	2200      	movs	r2, #0
 8006684:	f000 f868 	bl	8006758 <_lseek_r>
 8006688:	89a3      	ldrh	r3, [r4, #12]
 800668a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800668e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006692:	81a3      	strh	r3, [r4, #12]
 8006694:	4632      	mov	r2, r6
 8006696:	463b      	mov	r3, r7
 8006698:	4628      	mov	r0, r5
 800669a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800669e:	f000 b817 	b.w	80066d0 <_write_r>

080066a2 <__sseek>:
 80066a2:	b510      	push	{r4, lr}
 80066a4:	460c      	mov	r4, r1
 80066a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066aa:	f000 f855 	bl	8006758 <_lseek_r>
 80066ae:	1c43      	adds	r3, r0, #1
 80066b0:	89a3      	ldrh	r3, [r4, #12]
 80066b2:	bf15      	itete	ne
 80066b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80066b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80066ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80066be:	81a3      	strheq	r3, [r4, #12]
 80066c0:	bf18      	it	ne
 80066c2:	81a3      	strhne	r3, [r4, #12]
 80066c4:	bd10      	pop	{r4, pc}

080066c6 <__sclose>:
 80066c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066ca:	f000 b813 	b.w	80066f4 <_close_r>
	...

080066d0 <_write_r>:
 80066d0:	b538      	push	{r3, r4, r5, lr}
 80066d2:	4d07      	ldr	r5, [pc, #28]	; (80066f0 <_write_r+0x20>)
 80066d4:	4604      	mov	r4, r0
 80066d6:	4608      	mov	r0, r1
 80066d8:	4611      	mov	r1, r2
 80066da:	2200      	movs	r2, #0
 80066dc:	602a      	str	r2, [r5, #0]
 80066de:	461a      	mov	r2, r3
 80066e0:	f7fa f9e6 	bl	8000ab0 <_write>
 80066e4:	1c43      	adds	r3, r0, #1
 80066e6:	d102      	bne.n	80066ee <_write_r+0x1e>
 80066e8:	682b      	ldr	r3, [r5, #0]
 80066ea:	b103      	cbz	r3, 80066ee <_write_r+0x1e>
 80066ec:	6023      	str	r3, [r4, #0]
 80066ee:	bd38      	pop	{r3, r4, r5, pc}
 80066f0:	20000898 	.word	0x20000898

080066f4 <_close_r>:
 80066f4:	b538      	push	{r3, r4, r5, lr}
 80066f6:	4d06      	ldr	r5, [pc, #24]	; (8006710 <_close_r+0x1c>)
 80066f8:	2300      	movs	r3, #0
 80066fa:	4604      	mov	r4, r0
 80066fc:	4608      	mov	r0, r1
 80066fe:	602b      	str	r3, [r5, #0]
 8006700:	f7fa fb2d 	bl	8000d5e <_close>
 8006704:	1c43      	adds	r3, r0, #1
 8006706:	d102      	bne.n	800670e <_close_r+0x1a>
 8006708:	682b      	ldr	r3, [r5, #0]
 800670a:	b103      	cbz	r3, 800670e <_close_r+0x1a>
 800670c:	6023      	str	r3, [r4, #0]
 800670e:	bd38      	pop	{r3, r4, r5, pc}
 8006710:	20000898 	.word	0x20000898

08006714 <_fstat_r>:
 8006714:	b538      	push	{r3, r4, r5, lr}
 8006716:	4d07      	ldr	r5, [pc, #28]	; (8006734 <_fstat_r+0x20>)
 8006718:	2300      	movs	r3, #0
 800671a:	4604      	mov	r4, r0
 800671c:	4608      	mov	r0, r1
 800671e:	4611      	mov	r1, r2
 8006720:	602b      	str	r3, [r5, #0]
 8006722:	f7fa fb28 	bl	8000d76 <_fstat>
 8006726:	1c43      	adds	r3, r0, #1
 8006728:	d102      	bne.n	8006730 <_fstat_r+0x1c>
 800672a:	682b      	ldr	r3, [r5, #0]
 800672c:	b103      	cbz	r3, 8006730 <_fstat_r+0x1c>
 800672e:	6023      	str	r3, [r4, #0]
 8006730:	bd38      	pop	{r3, r4, r5, pc}
 8006732:	bf00      	nop
 8006734:	20000898 	.word	0x20000898

08006738 <_isatty_r>:
 8006738:	b538      	push	{r3, r4, r5, lr}
 800673a:	4d06      	ldr	r5, [pc, #24]	; (8006754 <_isatty_r+0x1c>)
 800673c:	2300      	movs	r3, #0
 800673e:	4604      	mov	r4, r0
 8006740:	4608      	mov	r0, r1
 8006742:	602b      	str	r3, [r5, #0]
 8006744:	f7fa fb27 	bl	8000d96 <_isatty>
 8006748:	1c43      	adds	r3, r0, #1
 800674a:	d102      	bne.n	8006752 <_isatty_r+0x1a>
 800674c:	682b      	ldr	r3, [r5, #0]
 800674e:	b103      	cbz	r3, 8006752 <_isatty_r+0x1a>
 8006750:	6023      	str	r3, [r4, #0]
 8006752:	bd38      	pop	{r3, r4, r5, pc}
 8006754:	20000898 	.word	0x20000898

08006758 <_lseek_r>:
 8006758:	b538      	push	{r3, r4, r5, lr}
 800675a:	4d07      	ldr	r5, [pc, #28]	; (8006778 <_lseek_r+0x20>)
 800675c:	4604      	mov	r4, r0
 800675e:	4608      	mov	r0, r1
 8006760:	4611      	mov	r1, r2
 8006762:	2200      	movs	r2, #0
 8006764:	602a      	str	r2, [r5, #0]
 8006766:	461a      	mov	r2, r3
 8006768:	f7fa fb20 	bl	8000dac <_lseek>
 800676c:	1c43      	adds	r3, r0, #1
 800676e:	d102      	bne.n	8006776 <_lseek_r+0x1e>
 8006770:	682b      	ldr	r3, [r5, #0]
 8006772:	b103      	cbz	r3, 8006776 <_lseek_r+0x1e>
 8006774:	6023      	str	r3, [r4, #0]
 8006776:	bd38      	pop	{r3, r4, r5, pc}
 8006778:	20000898 	.word	0x20000898

0800677c <__malloc_lock>:
 800677c:	4801      	ldr	r0, [pc, #4]	; (8006784 <__malloc_lock+0x8>)
 800677e:	f7ff bb15 	b.w	8005dac <__retarget_lock_acquire_recursive>
 8006782:	bf00      	nop
 8006784:	2000088c 	.word	0x2000088c

08006788 <__malloc_unlock>:
 8006788:	4801      	ldr	r0, [pc, #4]	; (8006790 <__malloc_unlock+0x8>)
 800678a:	f7ff bb10 	b.w	8005dae <__retarget_lock_release_recursive>
 800678e:	bf00      	nop
 8006790:	2000088c 	.word	0x2000088c

08006794 <_read_r>:
 8006794:	b538      	push	{r3, r4, r5, lr}
 8006796:	4d07      	ldr	r5, [pc, #28]	; (80067b4 <_read_r+0x20>)
 8006798:	4604      	mov	r4, r0
 800679a:	4608      	mov	r0, r1
 800679c:	4611      	mov	r1, r2
 800679e:	2200      	movs	r2, #0
 80067a0:	602a      	str	r2, [r5, #0]
 80067a2:	461a      	mov	r2, r3
 80067a4:	f7fa fabe 	bl	8000d24 <_read>
 80067a8:	1c43      	adds	r3, r0, #1
 80067aa:	d102      	bne.n	80067b2 <_read_r+0x1e>
 80067ac:	682b      	ldr	r3, [r5, #0]
 80067ae:	b103      	cbz	r3, 80067b2 <_read_r+0x1e>
 80067b0:	6023      	str	r3, [r4, #0]
 80067b2:	bd38      	pop	{r3, r4, r5, pc}
 80067b4:	20000898 	.word	0x20000898

080067b8 <_init>:
 80067b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ba:	bf00      	nop
 80067bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067be:	bc08      	pop	{r3}
 80067c0:	469e      	mov	lr, r3
 80067c2:	4770      	bx	lr

080067c4 <_fini>:
 80067c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067c6:	bf00      	nop
 80067c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067ca:	bc08      	pop	{r3}
 80067cc:	469e      	mov	lr, r3
 80067ce:	4770      	bx	lr
