
Attiny1624-Tower-Top-Controller.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00803800  00803800  00001567  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001378  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015b  00009378  00001378  0000140c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .bss          00000062  00803800  00803800  00001567  2**0
                  ALLOC
  4 .comment      0000005c  00000000  00000000  00001567  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000015c4  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000198  00000000  00000000  00001608  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00003bda  00000000  00000000  000017a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000250a  00000000  00000000  0000537a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000010d9  00000000  00000000  00007884  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000328  00000000  00000000  00008960  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001d73  00000000  00000000  00008c88  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000964  00000000  00000000  0000a9fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000118  00000000  00000000  0000b35f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3c 00 	jmp	0x78	; 0x78 <__ctors_end>
       4:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
       8:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
       c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      10:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      14:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      18:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      1c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      20:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      24:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      28:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      2c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      30:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      34:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      38:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      3c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      40:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      44:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      48:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      4c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      50:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      54:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      58:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      5c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      60:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      64:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      68:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      6c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      70:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      74:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>

00000078 <__ctors_end>:
      78:	11 24       	eor	r1, r1
      7a:	1f be       	out	0x3f, r1	; 63
      7c:	cf ef       	ldi	r28, 0xFF	; 255
      7e:	cd bf       	out	0x3d, r28	; 61
      80:	df e3       	ldi	r29, 0x3F	; 63
      82:	de bf       	out	0x3e, r29	; 62

00000084 <__do_clear_bss>:
      84:	28 e3       	ldi	r18, 0x38	; 56
      86:	a0 e0       	ldi	r26, 0x00	; 0
      88:	b8 e3       	ldi	r27, 0x38	; 56
      8a:	01 c0       	rjmp	.+2      	; 0x8e <.do_clear_bss_start>

0000008c <.do_clear_bss_loop>:
      8c:	1d 92       	st	X+, r1

0000008e <.do_clear_bss_start>:
      8e:	a2 36       	cpi	r26, 0x62	; 98
      90:	b2 07       	cpc	r27, r18
      92:	e1 f7       	brne	.-8      	; 0x8c <.do_clear_bss_loop>
      94:	0e 94 4a 02 	call	0x494	; 0x494 <main>
      98:	0c 94 ba 09 	jmp	0x1374	; 0x1374 <_exit>

0000009c <__bad_interrupt>:
      9c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a0 <ADC0_init>:
 * - Applies timebase for proper sampling setup.
 * - Uses 1024-sample accumulation for noise reduction.
 * - Configures burst mode.
 */
void ADC0_init() {
	ADC0.CTRLA = ADC_ENABLE_bm; ///< Enable ADC
      a0:	e0 e0       	ldi	r30, 0x00	; 0
      a2:	f6 e0       	ldi	r31, 0x06	; 6
      a4:	81 e0       	ldi	r24, 0x01	; 1
      a6:	80 83       	st	Z, r24
	ADC0.CTRLB = ADC_PRESC_DIV10_gc; ///< Set ADC clock prescaler to divide by 10
      a8:	84 e0       	ldi	r24, 0x04	; 4
      aa:	81 83       	std	Z+1, r24	; 0x01
	ADC0.CTRLC = (TIMEBASE_VALUE << ADC_TIMEBASE_gp); ///< Set ADC timebase
      ac:	80 ea       	ldi	r24, 0xA0	; 160
      ae:	82 83       	std	Z+2, r24	; 0x02
	ADC0.CTRLE = 0; ///< Set sampling length to 0.5 ADC cycles
      b0:	10 86       	std	Z+8, r1	; 0x08
	ADC0.CTRLF = ADC_SAMPNUM_ACC1024_gc; ///< Accumulate 1024 samples for each result
      b2:	8a e0       	ldi	r24, 0x0A	; 10
      b4:	81 87       	std	Z+9, r24	; 0x09
	ADC0.COMMAND = ADC_MODE_BURST_SCALING_gc; ///< Use burst mode for better averaging
      b6:	80 e5       	ldi	r24, 0x50	; 80
      b8:	82 87       	std	Z+10, r24	; 0x0a
	while (ADC0.STATUS & ADC_ADCBUSY_bm); ///< Wait until ADC is ready
      ba:	80 91 06 06 	lds	r24, 0x0606	; 0x800606 <crc6_table+0x7f718e>
      be:	80 fd       	sbrc	r24, 0
      c0:	fc cf       	rjmp	.-8      	; 0xba <ADC0_init+0x1a>
}
      c2:	08 95       	ret

000000c4 <ADC0_Read>:
 *
 * @param channel The ADC multiplexer positive input channel.
 * @return 16-bit averaged ADC result.
 */
uint16_t ADC0_Read(uint8_t channel) {
	ADC0.MUXPOS = channel;
      c4:	e0 e0       	ldi	r30, 0x00	; 0
      c6:	f6 e0       	ldi	r31, 0x06	; 6
      c8:	84 87       	std	Z+12, r24	; 0x0c
	ADC0.COMMAND |= ADC_START_IMMEDIATE_gc; ///< Start conversion
      ca:	82 85       	ldd	r24, Z+10	; 0x0a
      cc:	81 60       	ori	r24, 0x01	; 1
      ce:	82 87       	std	Z+10, r24	; 0x0a
	while (ADC0.STATUS & ADC_ADCBUSY_bm); ///< Wait for ADC to become ready
      d0:	80 91 06 06 	lds	r24, 0x0606	; 0x800606 <crc6_table+0x7f718e>
      d4:	80 fd       	sbrc	r24, 0
      d6:	fc cf       	rjmp	.-8      	; 0xd0 <ADC0_Read+0xc>
	while (!(ADC0.INTFLAGS & ADC_SAMPRDY_bm)); ///< Wait until the result is ready
      d8:	80 91 05 06 	lds	r24, 0x0605	; 0x800605 <crc6_table+0x7f718d>
      dc:	81 ff       	sbrs	r24, 1
      de:	fc cf       	rjmp	.-8      	; 0xd8 <ADC0_Read+0x14>
	ADC0.INTFLAGS = ADC_SAMPRDY_bm; ///< Clear the sample ready flag
      e0:	e0 e0       	ldi	r30, 0x00	; 0
      e2:	f6 e0       	ldi	r31, 0x06	; 6
      e4:	82 e0       	ldi	r24, 0x02	; 2
      e6:	85 83       	std	Z+5, r24	; 0x05
	return ADC0.SAMPLE; ///< Return averaged result
      e8:	84 89       	ldd	r24, Z+20	; 0x14
      ea:	95 89       	ldd	r25, Z+21	; 0x15
}
      ec:	08 95       	ret

000000ee <ReadSolarCells>:

void ReadSolarCells(solarrcells_t channel) {
      ee:	8f 92       	push	r8
      f0:	9f 92       	push	r9
      f2:	af 92       	push	r10
      f4:	bf 92       	push	r11
      f6:	ef 92       	push	r14
      f8:	ff 92       	push	r15
      fa:	0f 93       	push	r16
      fc:	1f 93       	push	r17
      fe:	cf 93       	push	r28
     100:	c8 2f       	mov	r28, r24
	ADC_VALUES *voltageORcurrent = (channel == Voltage) ? &ReadVoltage : &ReadCurrent;
     102:	82 30       	cpi	r24, 0x02	; 2
     104:	19 f4       	brne	.+6      	; 0x10c <__EEPROM_REGION_LENGTH__+0xc>
     106:	00 e0       	ldi	r16, 0x00	; 0
     108:	18 e3       	ldi	r17, 0x38	; 56
     10a:	02 c0       	rjmp	.+4      	; 0x110 <__EEPROM_REGION_LENGTH__+0x10>
     10c:	0b e2       	ldi	r16, 0x2B	; 43
     10e:	18 e3       	ldi	r17, 0x38	; 56

	if (channel == Current) {
     110:	cb 30       	cpi	r28, 0x0B	; 11
     112:	09 f0       	breq	.+2      	; 0x116 <__EEPROM_REGION_LENGTH__+0x16>
     114:	49 c0       	rjmp	.+146    	; 0x1a8 <__EEPROM_REGION_LENGTH__+0xa8>
		// Current measurement depends on MCU VDD; we need to measure VDD to calibrate range.
		ADC0.CTRLC = (ADC0.CTRLC & ~ADC_REFSEL_gm) | ADC_REFSEL_1024MV_gc;
     116:	0f 2e       	mov	r0, r31
     118:	e1 2c       	mov	r14, r1
     11a:	f6 e0       	ldi	r31, 0x06	; 6
     11c:	ff 2e       	mov	r15, r31
     11e:	f0 2d       	mov	r31, r0
     120:	f7 01       	movw	r30, r14
     122:	82 81       	ldd	r24, Z+2	; 0x02
     124:	88 7f       	andi	r24, 0xF8	; 248
     126:	84 60       	ori	r24, 0x04	; 4
     128:	82 83       	std	Z+2, r24	; 0x02
		float mcuVoltage = 0.25 * ADC0_Read(ADC_MUXPOS_VDDDIV10_gc); ///< VDD = 10 × ADC result × 1.024 / 4096
     12a:	81 e3       	ldi	r24, 0x31	; 49
     12c:	0e 94 62 00 	call	0xc4	; 0xc4 <ADC0_Read>
     130:	bc 01       	movw	r22, r24
     132:	80 e0       	ldi	r24, 0x00	; 0
     134:	90 e0       	ldi	r25, 0x00	; 0
     136:	0e 94 3e 05 	call	0xa7c	; 0xa7c <__floatunsisf>
     13a:	20 e0       	ldi	r18, 0x00	; 0
     13c:	30 e0       	ldi	r19, 0x00	; 0
     13e:	40 e8       	ldi	r20, 0x80	; 128
     140:	5e e3       	ldi	r21, 0x3E	; 62
     142:	0e 94 cc 05 	call	0xb98	; 0xb98 <__mulsf3>
		float koef = mcuVoltage / 409.6;
     146:	2d ec       	ldi	r18, 0xCD	; 205
     148:	3c ec       	ldi	r19, 0xCC	; 204
     14a:	4c ec       	ldi	r20, 0xCC	; 204
     14c:	53 e4       	ldi	r21, 0x43	; 67
     14e:	0e 94 96 04 	call	0x92c	; 0x92c <__divsf3>
     152:	4b 01       	movw	r8, r22
     154:	5c 01       	movw	r10, r24
		ADC0.CTRLC = (ADC0.CTRLC & ~ADC_REFSEL_gm) | ADC_REFSEL_VDD_gc;
     156:	f7 01       	movw	r30, r14
     158:	82 81       	ldd	r24, Z+2	; 0x02
     15a:	88 7f       	andi	r24, 0xF8	; 248
     15c:	82 83       	std	Z+2, r24	; 0x02
		uint16_t current = abs((ADC0_Read(channel)*koef/4)-12); //-0,125A
     15e:	8c 2f       	mov	r24, r28
     160:	0e 94 62 00 	call	0xc4	; 0xc4 <ADC0_Read>
     164:	bc 01       	movw	r22, r24
     166:	80 e0       	ldi	r24, 0x00	; 0
     168:	90 e0       	ldi	r25, 0x00	; 0
     16a:	0e 94 3e 05 	call	0xa7c	; 0xa7c <__floatunsisf>
     16e:	a5 01       	movw	r20, r10
     170:	94 01       	movw	r18, r8
     172:	0e 94 cc 05 	call	0xb98	; 0xb98 <__mulsf3>
     176:	20 e0       	ldi	r18, 0x00	; 0
     178:	30 e0       	ldi	r19, 0x00	; 0
     17a:	40 e8       	ldi	r20, 0x80	; 128
     17c:	5e e3       	ldi	r21, 0x3E	; 62
     17e:	0e 94 cc 05 	call	0xb98	; 0xb98 <__mulsf3>
     182:	20 e0       	ldi	r18, 0x00	; 0
     184:	30 e0       	ldi	r19, 0x00	; 0
     186:	40 e4       	ldi	r20, 0x40	; 64
     188:	51 e4       	ldi	r21, 0x41	; 65
     18a:	0e 94 29 04 	call	0x852	; 0x852 <__subsf3>
     18e:	0e 94 08 05 	call	0xa10	; 0xa10 <__fixsfsi>
     192:	9b 01       	movw	r18, r22
     194:	77 23       	and	r23, r23
     196:	24 f4       	brge	.+8      	; 0x1a0 <__EEPROM_REGION_LENGTH__+0xa0>
     198:	22 27       	eor	r18, r18
     19a:	33 27       	eor	r19, r19
     19c:	26 1b       	sub	r18, r22
     19e:	37 0b       	sbc	r19, r23
		voltageORcurrent->Result = current /*> TMCS1100_ZERO_I ? current - TMCS1100_ZERO_I : current*/;
     1a0:	f8 01       	movw	r30, r16
     1a2:	20 83       	st	Z, r18
     1a4:	31 83       	std	Z+1, r19	; 0x01
     1a6:	19 c0       	rjmp	.+50     	; 0x1da <__EEPROM_REGION_LENGTH__+0xda>
	}
	else {
		// Voltage measurement uses a fixed 2.048V reference, independent of VDD.
		ADC0.CTRLC = (ADC0.CTRLC & ~ADC_REFSEL_gm) | ADC_REFSEL_2048MV_gc;
     1a8:	e0 e0       	ldi	r30, 0x00	; 0
     1aa:	f6 e0       	ldi	r31, 0x06	; 6
     1ac:	82 81       	ldd	r24, Z+2	; 0x02
     1ae:	88 7f       	andi	r24, 0xF8	; 248
     1b0:	85 60       	ori	r24, 0x05	; 5
     1b2:	82 83       	std	Z+2, r24	; 0x02
		voltageORcurrent->Result = AMC1311_COEF * ADC0_Read(channel);
     1b4:	8c 2f       	mov	r24, r28
     1b6:	0e 94 62 00 	call	0xc4	; 0xc4 <ADC0_Read>
     1ba:	bc 01       	movw	r22, r24
     1bc:	80 e0       	ldi	r24, 0x00	; 0
     1be:	90 e0       	ldi	r25, 0x00	; 0
     1c0:	0e 94 3e 05 	call	0xa7c	; 0xa7c <__floatunsisf>
     1c4:	20 e0       	ldi	r18, 0x00	; 0
     1c6:	30 e0       	ldi	r19, 0x00	; 0
     1c8:	40 e4       	ldi	r20, 0x40	; 64
     1ca:	5f e3       	ldi	r21, 0x3F	; 63
     1cc:	0e 94 cc 05 	call	0xb98	; 0xb98 <__mulsf3>
     1d0:	0e 94 0f 05 	call	0xa1e	; 0xa1e <__fixunssfsi>
     1d4:	f8 01       	movw	r30, r16
     1d6:	60 83       	st	Z, r22
     1d8:	71 83       	std	Z+1, r23	; 0x01
	}
}
     1da:	cf 91       	pop	r28
     1dc:	1f 91       	pop	r17
     1de:	0f 91       	pop	r16
     1e0:	ff 90       	pop	r15
     1e2:	ef 90       	pop	r14
     1e4:	bf 90       	pop	r11
     1e6:	af 90       	pop	r10
     1e8:	9f 90       	pop	r9
     1ea:	8f 90       	pop	r8
     1ec:	08 95       	ret

000001ee <CLOCK_XOSCHF_clock_init>:
#include "Settings.h"

void CLOCK_XOSCHF_clock_init()
{
	/* Wait for external clock change to stable */
	while (CLKCTRL.MCLKSTATUS & CLKCTRL_EXTS_bm)
     1ee:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <crc6_table+0x7f6beb>
     1f2:	88 23       	and	r24, r24
     1f4:	e4 f3       	brlt	.-8      	; 0x1ee <CLOCK_XOSCHF_clock_init>
	{};
	/* Enable external (20 MHz) clock input */
	ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLA, CLKCTRL_CLKSEL_EXTCLK_gc | CLKCTRL_CLKSEL_OSC20M_gc);
     1f6:	63 e0       	ldi	r22, 0x03	; 3
     1f8:	80 e6       	ldi	r24, 0x60	; 96
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	0e 94 83 09 	call	0x1306	; 0x1306 <ccp_write_io>

	/* Disable the main clock prescaler for full-speed operation. */
	ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLB, CLKCTRL_PDIV_2X_gc & ~CLKCTRL_PEN_bm);
     200:	60 e0       	ldi	r22, 0x00	; 0
     202:	81 e6       	ldi	r24, 0x61	; 97
     204:	90 e0       	ldi	r25, 0x00	; 0
     206:	0e 94 83 09 	call	0x1306	; 0x1306 <ccp_write_io>

	/* Wait for system oscillator change to complete */
	while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm)
     20a:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <crc6_table+0x7f6beb>
     20e:	80 fd       	sbrc	r24, 0
     210:	fc cf       	rjmp	.-8      	; 0x20a <CLOCK_XOSCHF_clock_init+0x1c>
	{};
	/* Configuration complete;*/
}
     212:	08 95       	ret

00000214 <crc6_mt6701_lookup>:
 * @brief Calculates the CRC-6 checksum using a lookup table.
 * 
 * @param data 18-bit data word (excluding CRC) from the MT6701 sensor.
 * @return Computed 6-bit CRC value.
 */
uint8_t crc6_mt6701_lookup(uint32_t data) {
     214:	0f 93       	push	r16
     216:	1f 93       	push	r17
    return crc6_table[crc6_table[crc6_table[0 ^ ((data >> 12) & 0x3F)] ^ ((data >> 6) & 0x3F)] ^ (data & 0x3F)];
     218:	8b 01       	movw	r16, r22
     21a:	9c 01       	movw	r18, r24
     21c:	0f 2e       	mov	r0, r31
     21e:	fc e0       	ldi	r31, 0x0C	; 12
     220:	36 95       	lsr	r19
     222:	27 95       	ror	r18
     224:	17 95       	ror	r17
     226:	07 95       	ror	r16
     228:	fa 95       	dec	r31
     22a:	d1 f7       	brne	.-12     	; 0x220 <crc6_mt6701_lookup+0xc>
     22c:	f0 2d       	mov	r31, r0
     22e:	0f 73       	andi	r16, 0x3F	; 63
     230:	11 27       	eor	r17, r17
     232:	22 27       	eor	r18, r18
     234:	33 27       	eor	r19, r19
     236:	f8 01       	movw	r30, r16
     238:	e8 58       	subi	r30, 0x88	; 136
     23a:	fb 46       	sbci	r31, 0x6B	; 107
     23c:	40 81       	ld	r20, Z
     23e:	8b 01       	movw	r16, r22
     240:	9c 01       	movw	r18, r24
     242:	68 94       	set
     244:	15 f8       	bld	r1, 5
     246:	36 95       	lsr	r19
     248:	27 95       	ror	r18
     24a:	17 95       	ror	r17
     24c:	07 95       	ror	r16
     24e:	16 94       	lsr	r1
     250:	d1 f7       	brne	.-12     	; 0x246 <crc6_mt6701_lookup+0x32>
     252:	0f 73       	andi	r16, 0x3F	; 63
     254:	11 27       	eor	r17, r17
     256:	22 27       	eor	r18, r18
     258:	33 27       	eor	r19, r19
     25a:	04 27       	eor	r16, r20
     25c:	f8 01       	movw	r30, r16
     25e:	e8 58       	subi	r30, 0x88	; 136
     260:	fb 46       	sbci	r31, 0x6B	; 107
     262:	20 81       	ld	r18, Z
     264:	dc 01       	movw	r26, r24
     266:	cb 01       	movw	r24, r22
     268:	8f 73       	andi	r24, 0x3F	; 63
     26a:	99 27       	eor	r25, r25
     26c:	aa 27       	eor	r26, r26
     26e:	bb 27       	eor	r27, r27
     270:	82 27       	eor	r24, r18
     272:	fc 01       	movw	r30, r24
     274:	e8 58       	subi	r30, 0x88	; 136
     276:	fb 46       	sbci	r31, 0x6B	; 107
}
     278:	80 81       	ld	r24, Z
     27a:	1f 91       	pop	r17
     27c:	0f 91       	pop	r16
     27e:	08 95       	ret

00000280 <MT6701CRC>:
 *
 * @param[in,out] data Pointer to the 24-bit data word with CRC.
 *                     The function modifies this value by removing the last 6 bits (CRC).
 * @return 0 if the CRC is correct, 1 otherwise.
 */
uint8_t MT6701CRC(uint32_t *data) {
     280:	cf 93       	push	r28
     282:	fc 01       	movw	r30, r24
    uint8_t received_crc = *data & 0x3F; ///< Extract the CRC (last 6 bits)
     284:	80 81       	ld	r24, Z
     286:	91 81       	ldd	r25, Z+1	; 0x01
     288:	a2 81       	ldd	r26, Z+2	; 0x02
     28a:	b3 81       	ldd	r27, Z+3	; 0x03
     28c:	c8 2f       	mov	r28, r24
     28e:	cf 73       	andi	r28, 0x3F	; 63
    *data = *data >> 6; ///< Remove CRC, leaving only the actual data
     290:	bc 01       	movw	r22, r24
     292:	cd 01       	movw	r24, r26
     294:	68 94       	set
     296:	15 f8       	bld	r1, 5
     298:	96 95       	lsr	r25
     29a:	87 95       	ror	r24
     29c:	77 95       	ror	r23
     29e:	67 95       	ror	r22
     2a0:	16 94       	lsr	r1
     2a2:	d1 f7       	brne	.-12     	; 0x298 <MT6701CRC+0x18>
     2a4:	60 83       	st	Z, r22
     2a6:	71 83       	std	Z+1, r23	; 0x01
     2a8:	82 83       	std	Z+2, r24	; 0x02
     2aa:	93 83       	std	Z+3, r25	; 0x03
    uint8_t calculated_crc = crc6_mt6701_lookup(*data); ///< Compute expected CRC
     2ac:	0e 94 0a 01 	call	0x214	; 0x214 <crc6_mt6701_lookup>
    return received_crc == calculated_crc ? 0 : 1; ///< Return 0 if CRC matches, otherwise 1
     2b0:	91 e0       	ldi	r25, 0x01	; 1
     2b2:	c8 13       	cpse	r28, r24
     2b4:	01 c0       	rjmp	.+2      	; 0x2b8 <MT6701CRC+0x38>
     2b6:	90 e0       	ldi	r25, 0x00	; 0
}
     2b8:	89 2f       	mov	r24, r25
     2ba:	cf 91       	pop	r28
     2bc:	08 95       	ret

000002be <crc8_cdma2000>:
 * of the input data. The result is returned as a single byte (CRC value).
 * 
 * @param data The input data to calculate the CRC for.
 * @return The CRC-8 checksum value for the data.
 */
uint8_t crc8_cdma2000(uint64_t data) {
     2be:	2f 92       	push	r2
     2c0:	3f 92       	push	r3
     2c2:	4f 92       	push	r4
     2c4:	5f 92       	push	r5
     2c6:	6f 92       	push	r6
     2c8:	7f 92       	push	r7
     2ca:	8f 92       	push	r8
     2cc:	9f 92       	push	r9
     2ce:	af 92       	push	r10
     2d0:	bf 92       	push	r11
     2d2:	cf 92       	push	r12
     2d4:	df 92       	push	r13
     2d6:	ef 92       	push	r14
     2d8:	ff 92       	push	r15
     2da:	0f 93       	push	r16
     2dc:	1f 93       	push	r17
     2de:	cf 93       	push	r28
     2e0:	df 93       	push	r29
     2e2:	cd b7       	in	r28, 0x3d	; 61
     2e4:	de b7       	in	r29, 0x3e	; 62
     2e6:	2b 97       	sbiw	r28, 0x0b	; 11
     2e8:	cd bf       	out	0x3d, r28	; 61
     2ea:	de bf       	out	0x3e, r29	; 62
     2ec:	c2 2e       	mov	r12, r18
     2ee:	b3 2e       	mov	r11, r19
     2f0:	a4 2e       	mov	r10, r20
     2f2:	95 2e       	mov	r9, r21
     2f4:	86 2e       	mov	r8, r22
     2f6:	77 2e       	mov	r7, r23
     2f8:	68 2e       	mov	r6, r24
     2fa:	59 2e       	mov	r5, r25
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
    uint64_t temp = data;
     2fc:	f2 2e       	mov	r15, r18
     2fe:	03 2f       	mov	r16, r19
     300:	14 2f       	mov	r17, r20
     302:	5a 87       	std	Y+10, r21	; 0x0a
     304:	69 83       	std	Y+1, r22	; 0x01
     306:	b7 2f       	mov	r27, r23
     308:	d8 2e       	mov	r13, r24
     30a:	e9 2e       	mov	r14, r25
 * @param data The input data to calculate the CRC for.
 * @return The CRC-8 checksum value for the data.
 */
uint8_t crc8_cdma2000(uint64_t data) {
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
     30c:	e0 e0       	ldi	r30, 0x00	; 0
     30e:	f0 e0       	ldi	r31, 0x00	; 0
    uint64_t temp = data;

    // Calculate the number of bytes in the data.
    while (temp) {
     310:	14 c0       	rjmp	.+40     	; 0x33a <crc8_cdma2000+0x7c>
        length++;
     312:	31 96       	adiw	r30, 0x01	; 1
        temp >>= 8;
     314:	2f 2d       	mov	r18, r15
     316:	30 2f       	mov	r19, r16
     318:	41 2f       	mov	r20, r17
     31a:	5a 85       	ldd	r21, Y+10	; 0x0a
     31c:	69 81       	ldd	r22, Y+1	; 0x01
     31e:	7b 2f       	mov	r23, r27
     320:	8d 2d       	mov	r24, r13
     322:	9e 2d       	mov	r25, r14
     324:	08 e0       	ldi	r16, 0x08	; 8
     326:	0e 94 8a 06 	call	0xd14	; 0xd14 <__lshrdi3>
     32a:	f2 2e       	mov	r15, r18
     32c:	03 2f       	mov	r16, r19
     32e:	14 2f       	mov	r17, r20
     330:	5a 87       	std	Y+10, r21	; 0x0a
     332:	69 83       	std	Y+1, r22	; 0x01
     334:	b7 2f       	mov	r27, r23
     336:	d8 2e       	mov	r13, r24
     338:	e9 2e       	mov	r14, r25
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
    uint64_t temp = data;

    // Calculate the number of bytes in the data.
    while (temp) {
     33a:	2f 2d       	mov	r18, r15
     33c:	30 2f       	mov	r19, r16
     33e:	41 2f       	mov	r20, r17
     340:	5a 85       	ldd	r21, Y+10	; 0x0a
     342:	69 81       	ldd	r22, Y+1	; 0x01
     344:	7b 2f       	mov	r23, r27
     346:	8d 2d       	mov	r24, r13
     348:	9e 2d       	mov	r25, r14
     34a:	a0 e0       	ldi	r26, 0x00	; 0
     34c:	0e 94 a6 06 	call	0xd4c	; 0xd4c <__cmpdi2_s8>
     350:	01 f7       	brne	.-64     	; 0x312 <crc8_cdma2000+0x54>
     352:	8f ef       	ldi	r24, 0xFF	; 255
     354:	8a 87       	std	Y+10, r24	; 0x0a
     356:	cb 86       	std	Y+11, r12	; 0x0b
     358:	b9 82       	std	Y+1, r11	; 0x01
     35a:	4a 2c       	mov	r4, r10
     35c:	39 2c       	mov	r3, r9
     35e:	28 2c       	mov	r2, r8
     360:	1a c0       	rjmp	.+52     	; 0x396 <crc8_cdma2000+0xd8>
        temp >>= 8;
    }

    // Process each byte in the data.
    while (length--) {
        crc = crc8_table[crc ^ ((data >> (length * 8)) & 0xFF)];
     362:	8d 01       	movw	r16, r26
     364:	00 0f       	add	r16, r16
     366:	11 1f       	adc	r17, r17
     368:	00 0f       	add	r16, r16
     36a:	11 1f       	adc	r17, r17
     36c:	00 0f       	add	r16, r16
     36e:	11 1f       	adc	r17, r17
     370:	2b 85       	ldd	r18, Y+11	; 0x0b
     372:	39 81       	ldd	r19, Y+1	; 0x01
     374:	44 2d       	mov	r20, r4
     376:	53 2d       	mov	r21, r3
     378:	62 2d       	mov	r22, r2
     37a:	77 2d       	mov	r23, r7
     37c:	86 2d       	mov	r24, r6
     37e:	95 2d       	mov	r25, r5
     380:	0e 94 8a 06 	call	0xd14	; 0xd14 <__lshrdi3>
     384:	8a 84       	ldd	r8, Y+10	; 0x0a
     386:	82 26       	eor	r8, r18
     388:	91 2c       	mov	r9, r1
     38a:	f4 01       	movw	r30, r8
     38c:	e8 58       	subi	r30, 0x88	; 136
     38e:	fc 46       	sbci	r31, 0x6C	; 108
     390:	80 81       	ld	r24, Z
     392:	8a 87       	std	Y+10, r24	; 0x0a
        length++;
        temp >>= 8;
    }

    // Process each byte in the data.
    while (length--) {
     394:	fd 01       	movw	r30, r26
     396:	df 01       	movw	r26, r30
     398:	11 97       	sbiw	r26, 0x01	; 1
     39a:	ef 2b       	or	r30, r31
     39c:	11 f7       	brne	.-60     	; 0x362 <crc8_cdma2000+0xa4>
     39e:	8a 85       	ldd	r24, Y+10	; 0x0a
        crc = crc8_table[crc ^ ((data >> (length * 8)) & 0xFF)];
    }
    return crc;  ///< Return the calculated CRC.
}
     3a0:	2b 96       	adiw	r28, 0x0b	; 11
     3a2:	cd bf       	out	0x3d, r28	; 61
     3a4:	de bf       	out	0x3e, r29	; 62
     3a6:	df 91       	pop	r29
     3a8:	cf 91       	pop	r28
     3aa:	1f 91       	pop	r17
     3ac:	0f 91       	pop	r16
     3ae:	ff 90       	pop	r15
     3b0:	ef 90       	pop	r14
     3b2:	df 90       	pop	r13
     3b4:	cf 90       	pop	r12
     3b6:	bf 90       	pop	r11
     3b8:	af 90       	pop	r10
     3ba:	9f 90       	pop	r9
     3bc:	8f 90       	pop	r8
     3be:	7f 90       	pop	r7
     3c0:	6f 90       	pop	r6
     3c2:	5f 90       	pop	r5
     3c4:	4f 90       	pop	r4
     3c6:	3f 90       	pop	r3
     3c8:	2f 90       	pop	r2
     3ca:	08 95       	ret

000003cc <FIR>:
 * - The new measurement is added to a circular buffer.
 * - The filtered result is calculated as the average of all samples in the buffer.
 *
 * @param channel Specifies whether to process voltage or current (Voltage or Current).
 */
void FIR(solarrcells_t channel) {
     3cc:	cf 93       	push	r28
     3ce:	df 93       	push	r29
     3d0:	c8 2f       	mov	r28, r24
	ReadSolarCells(channel); ///< Read raw measurement from the selected ADC channel
     3d2:	0e 94 77 00 	call	0xee	; 0xee <ReadSolarCells>

	// Select target ADC_VALUES structure based on the channel (voltage or current)
	ADC_VALUES *voltageORcurrent = (channel == Voltage) ? &ReadVoltage : &ReadCurrent;
     3d6:	c2 30       	cpi	r28, 0x02	; 2
     3d8:	19 f4       	brne	.+6      	; 0x3e0 <FIR+0x14>
     3da:	c0 e0       	ldi	r28, 0x00	; 0
     3dc:	d8 e3       	ldi	r29, 0x38	; 56
     3de:	02 c0       	rjmp	.+4      	; 0x3e4 <FIR+0x18>
     3e0:	cb e2       	ldi	r28, 0x2B	; 43
     3e2:	d8 e3       	ldi	r29, 0x38	; 56

	// Store the latest measurement into the filter buffer at the current index
	voltageORcurrent->Filter[voltageORcurrent->index] = voltageORcurrent->Result;
     3e4:	ea a5       	ldd	r30, Y+42	; 0x2a
     3e6:	f0 e0       	ldi	r31, 0x00	; 0
     3e8:	88 81       	ld	r24, Y
     3ea:	99 81       	ldd	r25, Y+1	; 0x01
     3ec:	31 96       	adiw	r30, 0x01	; 1
     3ee:	ee 0f       	add	r30, r30
     3f0:	ff 1f       	adc	r31, r31
     3f2:	ec 0f       	add	r30, r28
     3f4:	fd 1f       	adc	r31, r29
     3f6:	80 83       	st	Z, r24
     3f8:	91 83       	std	Z+1, r25	; 0x01

	// Update the index (circular buffer behavior)
	voltageORcurrent->index = (voltageORcurrent->index + 1) % FIR_STEPS;
     3fa:	8a a5       	ldd	r24, Y+42	; 0x2a
     3fc:	90 e0       	ldi	r25, 0x00	; 0
     3fe:	01 96       	adiw	r24, 0x01	; 1
     400:	64 e1       	ldi	r22, 0x14	; 20
     402:	70 e0       	ldi	r23, 0x00	; 0
     404:	0e 94 39 06 	call	0xc72	; 0xc72 <__divmodhi4>
     408:	8a a7       	std	Y+42, r24	; 0x2a

	// Calculate the sum of all values in the buffer
	uint32_t sum = 0; ///< uint32_t is sufficient to store sum of up to 65535 uint16_t values
	for (uint8_t i = 0; i < FIR_STEPS; i++) {
     40a:	80 e0       	ldi	r24, 0x00	; 0

	// Update the index (circular buffer behavior)
	voltageORcurrent->index = (voltageORcurrent->index + 1) % FIR_STEPS;

	// Calculate the sum of all values in the buffer
	uint32_t sum = 0; ///< uint32_t is sufficient to store sum of up to 65535 uint16_t values
     40c:	40 e0       	ldi	r20, 0x00	; 0
     40e:	50 e0       	ldi	r21, 0x00	; 0
     410:	ba 01       	movw	r22, r20
	for (uint8_t i = 0; i < FIR_STEPS; i++) {
     412:	0e c0       	rjmp	.+28     	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
		sum += voltageORcurrent->Filter[i];
     414:	e8 2f       	mov	r30, r24
     416:	f0 e0       	ldi	r31, 0x00	; 0
     418:	31 96       	adiw	r30, 0x01	; 1
     41a:	ee 0f       	add	r30, r30
     41c:	ff 1f       	adc	r31, r31
     41e:	ec 0f       	add	r30, r28
     420:	fd 1f       	adc	r31, r29
     422:	20 81       	ld	r18, Z
     424:	31 81       	ldd	r19, Z+1	; 0x01
     426:	42 0f       	add	r20, r18
     428:	53 1f       	adc	r21, r19
     42a:	61 1d       	adc	r22, r1
     42c:	71 1d       	adc	r23, r1
	// Update the index (circular buffer behavior)
	voltageORcurrent->index = (voltageORcurrent->index + 1) % FIR_STEPS;

	// Calculate the sum of all values in the buffer
	uint32_t sum = 0; ///< uint32_t is sufficient to store sum of up to 65535 uint16_t values
	for (uint8_t i = 0; i < FIR_STEPS; i++) {
     42e:	8f 5f       	subi	r24, 0xFF	; 255
     430:	84 31       	cpi	r24, 0x14	; 20
     432:	80 f3       	brcs	.-32     	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
		sum += voltageORcurrent->Filter[i];
	}

	// Store the filtered result as the average of the buffer
	voltageORcurrent->Result = sum / FIR_STEPS;
     434:	cb 01       	movw	r24, r22
     436:	ba 01       	movw	r22, r20
     438:	24 e1       	ldi	r18, 0x14	; 20
     43a:	30 e0       	ldi	r19, 0x00	; 0
     43c:	40 e0       	ldi	r20, 0x00	; 0
     43e:	50 e0       	ldi	r21, 0x00	; 0
     440:	0e 94 4d 06 	call	0xc9a	; 0xc9a <__udivmodsi4>
     444:	28 83       	st	Y, r18
     446:	39 83       	std	Y+1, r19	; 0x01
}
     448:	df 91       	pop	r29
     44a:	cf 91       	pop	r28
     44c:	08 95       	ret

0000044e <GPIO_init>:
 */

#include "Settings.h"

void GPIO_init(){
    PORTMUX.USARTROUTEA = PORTMUX_USART0_DEFAULT_gc | PORTMUX_USART1_DEFAULT_gc; ///< Set USART0 and UASRT1 to default pins
     44e:	10 92 e2 05 	sts	0x05E2, r1	; 0x8005e2 <crc6_table+0x7f716a>

    PORTB.DIRSET = PIN1_bm | PIN2_bm; ///< Set PB1 as XCK (MT6701 CLK) out and PB2 as TX for dummy data sending
     452:	a0 e2       	ldi	r26, 0x20	; 32
     454:	b4 e0       	ldi	r27, 0x04	; 4
     456:	86 e0       	ldi	r24, 0x06	; 6
     458:	11 96       	adiw	r26, 0x01	; 1
     45a:	8c 93       	st	X, r24
     45c:	11 97       	sbiw	r26, 0x01	; 1
    PORTB.PIN2CTRL = PORT_PULLUPEN_bm; ///< Enable pull-up for PB2 (USART0 TX)    
     45e:	88 e0       	ldi	r24, 0x08	; 8
     460:	52 96       	adiw	r26, 0x12	; 18
     462:	8c 93       	st	X, r24
     464:	52 97       	sbiw	r26, 0x12	; 18
    PORTB.DIRCLR =  PIN3_bm; ///< PB3 as input (USART0 RX as MISO (MT6701 DO))	
     466:	12 96       	adiw	r26, 0x02	; 2
     468:	8c 93       	st	X, r24
     46a:	12 97       	sbiw	r26, 0x02	; 2
    PORTB.PIN3CTRL = PORT_PULLUPEN_bm; ///< Enable pull-up for PB3 (USART0 RX)
     46c:	53 96       	adiw	r26, 0x13	; 19
     46e:	8c 93       	st	X, r24
     470:	53 97       	sbiw	r26, 0x13	; 19

    PORTA.DIRSET = PIN1_bm | PIN6_bm | PIN7_bm; ///< Set PA1 as (USART1 LED TX), PA6 as AZSS (MT6701 CSN),  PA7 as ELSS (MT6701 CSN)
     472:	e0 e0       	ldi	r30, 0x00	; 0
     474:	f4 e0       	ldi	r31, 0x04	; 4
     476:	92 ec       	ldi	r25, 0xC2	; 194
     478:	91 83       	std	Z+1, r25	; 0x01
	PORTA.PIN1CTRL = PORT_INVEN_bm; ///< Invert for PA1 (USART1 TX LED TX) to save LED life and consumed energy
     47a:	90 e8       	ldi	r25, 0x80	; 128
     47c:	91 8b       	std	Z+17, r25	; 0x11
	PORTA.DIRCLR = PIN4_bm | PIN5_bm; ///< Set PA4 as input (Y MAX), Set PB0 as input (Y MIN)
     47e:	90 e3       	ldi	r25, 0x30	; 48
     480:	92 83       	std	Z+2, r25	; 0x02
	PORTA.PIN4CTRL = PORT_PULLUPEN_bm;///< Enable pull-up for PA2 (Y MAX)
     482:	84 8b       	std	Z+20, r24	; 0x14
	PORTA.PIN5CTRL = PORT_PULLUPEN_bm; ///< Enable pull-up for PA5 (Y MIN)
     484:	85 8b       	std	Z+21, r24	; 0x15
    PORTA.OUTSET = PIN6_bm | PIN7_bm; ///< Keep All SS high
     486:	80 ec       	ldi	r24, 0xC0	; 192
     488:	85 83       	std	Z+5, r24	; 0x05

	PORTB.PIN0CTRL = PORT_ISC_INPUT_DISABLE_gc; ///< Turn off digital buffer for PB0 (SC Current)
     48a:	84 e0       	ldi	r24, 0x04	; 4
     48c:	50 96       	adiw	r26, 0x10	; 16
     48e:	8c 93       	st	X, r24
	PORTA.PIN2CTRL = PORT_ISC_INPUT_DISABLE_gc; ///< Turn off digital buffer for PA2 (SC Voltage)
     490:	82 8b       	std	Z+18, r24	; 0x12
     492:	08 95       	ret

00000494 <main>:
 * @return int (not used, since the function never exits).
 */

int main(void)
{
	CLOCK_XOSCHF_clock_init(); ///< Initialize exteral system clock
     494:	0e 94 f7 00 	call	0x1ee	; 0x1ee <CLOCK_XOSCHF_clock_init>
    //CLOCK_INHF_clock_init(); 
    GPIO_init(); ///< Initialize GPIO pins
     498:	0e 94 27 02 	call	0x44e	; 0x44e <GPIO_init>
    USART0_init(); ///< Initialize USART0 for SPI communication
     49c:	0e 94 a5 03 	call	0x74a	; 0x74a <USART0_init>
	USART1_init();
     4a0:	0e 94 ca 03 	call	0x794	; 0x794 <USART1_init>
	ADC0_init();
     4a4:	0e 94 50 00 	call	0xa0	; 0xa0 <ADC0_init>

    while (1) 
    {
		//Test for extenal- internal clock
		//PORTA.OUTTGL = PIN1_bm;
        MT6701_SSI_Angle(Elevation_Angle); ///< Read MT6701 sensor data
     4a8:	80 e8       	ldi	r24, 0x80	; 128
     4aa:	0e 94 01 03 	call	0x602	; 0x602 <MT6701_SSI_Angle>
        MT6701_SSI_Angle(Azimuth_Angle); ///< Read MT6701 sensor data
     4ae:	80 e4       	ldi	r24, 0x40	; 64
     4b0:	0e 94 01 03 	call	0x602	; 0x602 <MT6701_SSI_Angle>
		//ReadSolarCells(Voltage); //uncomment if filtration no needded
		//ReadSolarCells(Current); //uncomment if filtration no needded
		FIR(Voltage); //comment if using ReadSolarCells(Voltage);
     4b4:	82 e0       	ldi	r24, 0x02	; 2
     4b6:	0e 94 e6 01 	call	0x3cc	; 0x3cc <FIR>
		FIR(Current); //comment if using ReadSolarCells(Current);
     4ba:	8b e0       	ldi	r24, 0x0B	; 11
     4bc:	0e 94 e6 01 	call	0x3cc	; 0x3cc <FIR>
		uint8_t y = YEndSwitches();
     4c0:	0e 94 18 04 	call	0x830	; 0x830 <YEndSwitches>
     4c4:	38 2e       	mov	r3, r24
		uint8_t crc8 = crc8_cdma2000(((uint64_t)MT6701ELEVATION.Angle << 44) | ((uint64_t)MT6701AZIMUTH.Angle << 28) | ((uint64_t)ReadVoltage.Result << 16) | ((uint32_t)ReadCurrent.Result << 4) | y);
     4c6:	cc e5       	ldi	r28, 0x5C	; 92
     4c8:	d8 e3       	ldi	r29, 0x38	; 56
     4ca:	88 80       	ld	r8, Y
     4cc:	99 80       	ldd	r9, Y+1	; 0x01
     4ce:	28 2d       	mov	r18, r8
     4d0:	39 2d       	mov	r19, r9
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	80 e0       	ldi	r24, 0x00	; 0
     4dc:	90 e0       	ldi	r25, 0x00	; 0
     4de:	0c e2       	ldi	r16, 0x2C	; 44
     4e0:	0e 94 6f 06 	call	0xcde	; 0xcde <__ashldi3>
     4e4:	92 2e       	mov	r9, r18
     4e6:	a3 2e       	mov	r10, r19
     4e8:	b4 2e       	mov	r11, r20
     4ea:	15 2f       	mov	r17, r21
     4ec:	c6 2e       	mov	r12, r22
     4ee:	d7 2e       	mov	r13, r23
     4f0:	f8 2f       	mov	r31, r24
     4f2:	e9 2f       	mov	r30, r25
     4f4:	0f 2e       	mov	r0, r31
     4f6:	f6 e5       	ldi	r31, 0x56	; 86
     4f8:	ef 2e       	mov	r14, r31
     4fa:	f8 e3       	ldi	r31, 0x38	; 56
     4fc:	ff 2e       	mov	r15, r31
     4fe:	f0 2d       	mov	r31, r0
     500:	d7 01       	movw	r26, r14
     502:	4d 91       	ld	r20, X+
     504:	5c 91       	ld	r21, X
     506:	24 2f       	mov	r18, r20
     508:	35 2f       	mov	r19, r21
     50a:	40 e0       	ldi	r20, 0x00	; 0
     50c:	50 e0       	ldi	r21, 0x00	; 0
     50e:	60 e0       	ldi	r22, 0x00	; 0
     510:	70 e0       	ldi	r23, 0x00	; 0
     512:	80 e0       	ldi	r24, 0x00	; 0
     514:	90 e0       	ldi	r25, 0x00	; 0
     516:	0c e1       	ldi	r16, 0x1C	; 28
     518:	0e 94 6f 06 	call	0xcde	; 0xcde <__ashldi3>
     51c:	92 2a       	or	r9, r18
     51e:	a3 2a       	or	r10, r19
     520:	b4 2a       	or	r11, r20
     522:	15 2b       	or	r17, r21
     524:	7c 2c       	mov	r7, r12
     526:	76 2a       	or	r7, r22
     528:	8d 2c       	mov	r8, r13
     52a:	87 2a       	or	r8, r23
     52c:	f8 2b       	or	r31, r24
     52e:	e9 2b       	or	r30, r25
     530:	0f 2e       	mov	r0, r31
     532:	f0 e0       	ldi	r31, 0x00	; 0
     534:	cf 2e       	mov	r12, r31
     536:	f8 e3       	ldi	r31, 0x38	; 56
     538:	df 2e       	mov	r13, r31
     53a:	f0 2d       	mov	r31, r0
     53c:	d6 01       	movw	r26, r12
     53e:	8d 91       	ld	r24, X+
     540:	9c 91       	ld	r25, X
     542:	ac 01       	movw	r20, r24
     544:	24 2f       	mov	r18, r20
     546:	35 2f       	mov	r19, r21
     548:	40 e0       	ldi	r20, 0x00	; 0
     54a:	50 e0       	ldi	r21, 0x00	; 0
     54c:	60 e0       	ldi	r22, 0x00	; 0
     54e:	70 e0       	ldi	r23, 0x00	; 0
     550:	80 e0       	ldi	r24, 0x00	; 0
     552:	90 e0       	ldi	r25, 0x00	; 0
     554:	00 e1       	ldi	r16, 0x10	; 16
     556:	0e 94 6f 06 	call	0xcde	; 0xcde <__ashldi3>
     55a:	29 29       	or	r18, r9
     55c:	3a 29       	or	r19, r10
     55e:	4b 29       	or	r20, r11
     560:	51 2b       	or	r21, r17
     562:	67 29       	or	r22, r7
     564:	78 29       	or	r23, r8
     566:	0b e2       	ldi	r16, 0x2B	; 43
     568:	18 e3       	ldi	r17, 0x38	; 56
     56a:	d8 01       	movw	r26, r16
     56c:	4d 90       	ld	r4, X+
     56e:	5c 90       	ld	r5, X
     570:	61 2c       	mov	r6, r1
     572:	71 2c       	mov	r7, r1
     574:	44 0c       	add	r4, r4
     576:	55 1c       	adc	r5, r5
     578:	66 1c       	adc	r6, r6
     57a:	77 1c       	adc	r7, r7
     57c:	44 0c       	add	r4, r4
     57e:	55 1c       	adc	r5, r5
     580:	66 1c       	adc	r6, r6
     582:	77 1c       	adc	r7, r7
     584:	44 0c       	add	r4, r4
     586:	55 1c       	adc	r5, r5
     588:	66 1c       	adc	r6, r6
     58a:	77 1c       	adc	r7, r7
     58c:	44 0c       	add	r4, r4
     58e:	55 1c       	adc	r5, r5
     590:	66 1c       	adc	r6, r6
     592:	77 1c       	adc	r7, r7
     594:	24 29       	or	r18, r4
     596:	35 29       	or	r19, r5
     598:	46 29       	or	r20, r6
     59a:	57 29       	or	r21, r7
     59c:	23 29       	or	r18, r3
     59e:	8f 2b       	or	r24, r31
     5a0:	9e 2b       	or	r25, r30
     5a2:	0e 94 5f 01 	call	0x2be	; 0x2be <crc8_cdma2000>
		        // Send the combined data over USART0 in a formatted string
		        USART1_printf("<%04x%04x%03x%03x%x%02x>\r\n",
		        (uint16_t)MT6701ELEVATION.Angle,           ///< Elevation angle (4 digits)
		        (uint16_t)MT6701AZIMUTH.Angle,           ///< Azimuth angle (4 digits)
		        (uint16_t)ReadVoltage.Result,           ///< Voltage (3 digits)
		        (uint16_t)ReadCurrent.Result,            ///< Current (3 digits)
     5a6:	f8 01       	movw	r30, r16
     5a8:	70 81       	ld	r23, Z
     5aa:	e1 81       	ldd	r30, Z+1	; 0x01

		        // Send the combined data over USART0 in a formatted string
		        USART1_printf("<%04x%04x%03x%03x%x%02x>\r\n",
		        (uint16_t)MT6701ELEVATION.Angle,           ///< Elevation angle (4 digits)
		        (uint16_t)MT6701AZIMUTH.Angle,           ///< Azimuth angle (4 digits)
		        (uint16_t)ReadVoltage.Result,           ///< Voltage (3 digits)
     5ac:	d6 01       	movw	r26, r12
     5ae:	5c 91       	ld	r21, X
     5b0:	11 96       	adiw	r26, 0x01	; 1
     5b2:	6c 91       	ld	r22, X
		uint8_t crc8 = crc8_cdma2000(((uint64_t)MT6701ELEVATION.Angle << 44) | ((uint64_t)MT6701AZIMUTH.Angle << 28) | ((uint64_t)ReadVoltage.Result << 16) | ((uint32_t)ReadCurrent.Result << 4) | y);

		        // Send the combined data over USART0 in a formatted string
		        USART1_printf("<%04x%04x%03x%03x%x%02x>\r\n",
		        (uint16_t)MT6701ELEVATION.Angle,           ///< Elevation angle (4 digits)
		        (uint16_t)MT6701AZIMUTH.Angle,           ///< Azimuth angle (4 digits)
     5b4:	d7 01       	movw	r26, r14
     5b6:	3c 91       	ld	r19, X
     5b8:	11 96       	adiw	r26, 0x01	; 1
     5ba:	4c 91       	ld	r20, X
		uint8_t y = YEndSwitches();
		uint8_t crc8 = crc8_cdma2000(((uint64_t)MT6701ELEVATION.Angle << 44) | ((uint64_t)MT6701AZIMUTH.Angle << 28) | ((uint64_t)ReadVoltage.Result << 16) | ((uint32_t)ReadCurrent.Result << 4) | y);

		        // Send the combined data over USART0 in a formatted string
		        USART1_printf("<%04x%04x%03x%03x%x%02x>\r\n",
		        (uint16_t)MT6701ELEVATION.Angle,           ///< Elevation angle (4 digits)
     5bc:	98 81       	ld	r25, Y
     5be:	29 81       	ldd	r18, Y+1	; 0x01
		FIR(Current); //comment if using ReadSolarCells(Current);
		uint8_t y = YEndSwitches();
		uint8_t crc8 = crc8_cdma2000(((uint64_t)MT6701ELEVATION.Angle << 44) | ((uint64_t)MT6701AZIMUTH.Angle << 28) | ((uint64_t)ReadVoltage.Result << 16) | ((uint32_t)ReadCurrent.Result << 4) | y);

		        // Send the combined data over USART0 in a formatted string
		        USART1_printf("<%04x%04x%03x%03x%x%02x>\r\n",
     5c0:	1f 92       	push	r1
     5c2:	8f 93       	push	r24
     5c4:	1f 92       	push	r1
     5c6:	3f 92       	push	r3
     5c8:	ef 93       	push	r30
     5ca:	7f 93       	push	r23
     5cc:	6f 93       	push	r22
     5ce:	5f 93       	push	r21
     5d0:	4f 93       	push	r20
     5d2:	3f 93       	push	r19
     5d4:	2f 93       	push	r18
     5d6:	9f 93       	push	r25
     5d8:	88 eb       	ldi	r24, 0xB8	; 184
     5da:	94 e9       	ldi	r25, 0x94	; 148
     5dc:	9f 93       	push	r25
     5de:	8f 93       	push	r24
     5e0:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <USART1_printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5e4:	bf e7       	ldi	r27, 0x7F	; 127
     5e6:	ea e1       	ldi	r30, 0x1A	; 26
     5e8:	f6 e0       	ldi	r31, 0x06	; 6
     5ea:	b1 50       	subi	r27, 0x01	; 1
     5ec:	e0 40       	sbci	r30, 0x00	; 0
     5ee:	f0 40       	sbci	r31, 0x00	; 0
     5f0:	e1 f7       	brne	.-8      	; 0x5ea <main+0x156>
     5f2:	00 c0       	rjmp	.+0      	; 0x5f4 <main+0x160>
     5f4:	00 00       	nop
     5f6:	8d b7       	in	r24, 0x3d	; 61
     5f8:	9e b7       	in	r25, 0x3e	; 62
     5fa:	0e 96       	adiw	r24, 0x0e	; 14
     5fc:	8d bf       	out	0x3d, r24	; 61
     5fe:	9e bf       	out	0x3e, r25	; 62
     600:	53 cf       	rjmp	.-346    	; 0x4a8 <main+0x14>

00000602 <MT6701_SSI_Angle>:
 * This function initiates an SSI communication session by pulling the chip select (CSN) low,
 * transmitting dummy data to generate a clock signal, and receiving the corresponding data bits.
 * The received data is then processed to extract the angle, magnetic field status, push button status,
 * and track status.
 */
void MT6701_SSI_Angle(angleChannel_t channel) {
     602:	cf 92       	push	r12
     604:	df 92       	push	r13
     606:	ef 92       	push	r14
     608:	ff 92       	push	r15
     60a:	0f 93       	push	r16
     60c:	1f 93       	push	r17
     60e:	cf 93       	push	r28
     610:	df 93       	push	r29
     612:	00 d0       	rcall	.+0      	; 0x614 <MT6701_SSI_Angle+0x12>
     614:	00 d0       	rcall	.+0      	; 0x616 <MT6701_SSI_Angle+0x14>
     616:	cd b7       	in	r28, 0x3d	; 61
     618:	de b7       	in	r29, 0x3e	; 62
     61a:	08 2f       	mov	r16, r24
    uint32_t received_data = 0;
     61c:	19 82       	std	Y+1, r1	; 0x01
     61e:	1a 82       	std	Y+2, r1	; 0x02
     620:	1b 82       	std	Y+3, r1	; 0x03
     622:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t timeout = 1000;
    PORTA.OUTCLR = channel; ///< Pull CSN low to start communication   
     624:	80 93 06 04 	sts	0x0406, r24	; 0x800406 <crc6_table+0x7f6f8e>
    for (uint8_t i = 0; i < 3; i++) { ///< 3 bytes (24 bits) of data
     628:	10 e0       	ldi	r17, 0x00	; 0
 * The received data is then processed to extract the angle, magnetic field status, push button status,
 * and track status.
 */
void MT6701_SSI_Angle(angleChannel_t channel) {
    uint32_t received_data = 0;
	uint32_t timeout = 1000;
     62a:	0f 2e       	mov	r0, r31
     62c:	f8 ee       	ldi	r31, 0xE8	; 232
     62e:	cf 2e       	mov	r12, r31
     630:	f3 e0       	ldi	r31, 0x03	; 3
     632:	df 2e       	mov	r13, r31
     634:	e1 2c       	mov	r14, r1
     636:	f1 2c       	mov	r15, r1
     638:	f0 2d       	mov	r31, r0
    PORTA.OUTCLR = channel; ///< Pull CSN low to start communication   
    for (uint8_t i = 0; i < 3; i++) { ///< 3 bytes (24 bits) of data
     63a:	2b c0       	rjmp	.+86     	; 0x692 <MT6701_SSI_Angle+0x90>
        USART0_sendChar('o'); ///< Send dummy data (8 bits) for clock generation
     63c:	8f e6       	ldi	r24, 0x6F	; 111
     63e:	0e 94 b0 03 	call	0x760	; 0x760 <USART0_sendChar>
		while (!(USART0.STATUS & USART_TXCIF_bm)) {
     642:	06 c0       	rjmp	.+12     	; 0x650 <MT6701_SSI_Angle+0x4e>
			if (--timeout == 0) { // Timeout condition
     644:	81 e0       	ldi	r24, 0x01	; 1
     646:	c8 1a       	sub	r12, r24
     648:	d1 08       	sbc	r13, r1
     64a:	e1 08       	sbc	r14, r1
     64c:	f1 08       	sbc	r15, r1
     64e:	21 f0       	breq	.+8      	; 0x658 <MT6701_SSI_Angle+0x56>
    uint32_t received_data = 0;
	uint32_t timeout = 1000;
    PORTA.OUTCLR = channel; ///< Pull CSN low to start communication   
    for (uint8_t i = 0; i < 3; i++) { ///< 3 bytes (24 bits) of data
        USART0_sendChar('o'); ///< Send dummy data (8 bits) for clock generation
		while (!(USART0.STATUS & USART_TXCIF_bm)) {
     650:	80 91 04 08 	lds	r24, 0x0804	; 0x800804 <crc6_table+0x7f738c>
     654:	86 ff       	sbrs	r24, 6
     656:	f6 cf       	rjmp	.-20     	; 0x644 <MT6701_SSI_Angle+0x42>
			if (--timeout == 0) { // Timeout condition
				break;
			}
		} ///< Repeat until the full frame is received
		USART0.STATUS |= USART_TXCIF_bm; ///< Clear frame flag before data collection
     658:	e0 e0       	ldi	r30, 0x00	; 0
     65a:	f8 e0       	ldi	r31, 0x08	; 8
     65c:	84 81       	ldd	r24, Z+4	; 0x04
     65e:	80 64       	ori	r24, 0x40	; 64
     660:	84 83       	std	Z+4, r24	; 0x04
        received_data <<= 8; ///< Shift previous data left by 8 bits
     662:	89 81       	ldd	r24, Y+1	; 0x01
     664:	9a 81       	ldd	r25, Y+2	; 0x02
     666:	ab 81       	ldd	r26, Y+3	; 0x03
     668:	bc 81       	ldd	r27, Y+4	; 0x04
     66a:	ba 2f       	mov	r27, r26
     66c:	a9 2f       	mov	r26, r25
     66e:	98 2f       	mov	r25, r24
     670:	88 27       	eor	r24, r24
     672:	89 83       	std	Y+1, r24	; 0x01
     674:	9a 83       	std	Y+2, r25	; 0x02
     676:	ab 83       	std	Y+3, r26	; 0x03
     678:	bc 83       	std	Y+4, r27	; 0x04
        received_data |= USART0_readChar(); ///< Read 8 bits of received data and Append current received byte
     67a:	0e 94 b7 03 	call	0x76e	; 0x76e <USART0_readChar>
     67e:	49 81       	ldd	r20, Y+1	; 0x01
     680:	5a 81       	ldd	r21, Y+2	; 0x02
     682:	6b 81       	ldd	r22, Y+3	; 0x03
     684:	7c 81       	ldd	r23, Y+4	; 0x04
     686:	48 2b       	or	r20, r24
     688:	49 83       	std	Y+1, r20	; 0x01
     68a:	5a 83       	std	Y+2, r21	; 0x02
     68c:	6b 83       	std	Y+3, r22	; 0x03
     68e:	7c 83       	std	Y+4, r23	; 0x04
 */
void MT6701_SSI_Angle(angleChannel_t channel) {
    uint32_t received_data = 0;
	uint32_t timeout = 1000;
    PORTA.OUTCLR = channel; ///< Pull CSN low to start communication   
    for (uint8_t i = 0; i < 3; i++) { ///< 3 bytes (24 bits) of data
     690:	1f 5f       	subi	r17, 0xFF	; 255
     692:	13 30       	cpi	r17, 0x03	; 3
     694:	98 f2       	brcs	.-90     	; 0x63c <MT6701_SSI_Angle+0x3a>
		} ///< Repeat until the full frame is received
		USART0.STATUS |= USART_TXCIF_bm; ///< Clear frame flag before data collection
        received_data <<= 8; ///< Shift previous data left by 8 bits
        received_data |= USART0_readChar(); ///< Read 8 bits of received data and Append current received byte
    }
    PORTA.OUTSET = channel; ///< Pull CSN high (USART SPI mode does not have integrated SS control)
     696:	00 93 05 04 	sts	0x0405, r16	; 0x800405 <crc6_table+0x7f6f8d>
    
	    // Use a pointer to simplify the logic
	    AngleSensorStatus *sensor = (channel == Elevation_Angle) ? &MT6701ELEVATION : &MT6701AZIMUTH;
     69a:	00 38       	cpi	r16, 0x80	; 128
     69c:	19 f4       	brne	.+6      	; 0x6a4 <MT6701_SSI_Angle+0xa2>
     69e:	0c e5       	ldi	r16, 0x5C	; 92
     6a0:	18 e3       	ldi	r17, 0x38	; 56
     6a2:	02 c0       	rjmp	.+4      	; 0x6a8 <MT6701_SSI_Angle+0xa6>
     6a4:	06 e5       	ldi	r16, 0x56	; 86
     6a6:	18 e3       	ldi	r17, 0x38	; 56

	    // Update sensor data
	    sensor->CRCError = MT6701CRC(&received_data);  // Verify and remove CRC from received data
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	0e 94 40 01 	call	0x280	; 0x280 <MT6701CRC>
     6b0:	f8 01       	movw	r30, r16
     6b2:	85 83       	std	Z+5, r24	; 0x05
	    sensor->MagneticFieldStatus = received_data & 0x3;  // Extract magnetic field status
     6b4:	89 81       	ldd	r24, Y+1	; 0x01
     6b6:	83 70       	andi	r24, 0x03	; 3
     6b8:	82 83       	std	Z+2, r24	; 0x02
	    sensor->PushButtonStatus = (received_data >> 2) & 0x1;  // Extract push button status
     6ba:	89 81       	ldd	r24, Y+1	; 0x01
     6bc:	9a 81       	ldd	r25, Y+2	; 0x02
     6be:	ab 81       	ldd	r26, Y+3	; 0x03
     6c0:	bc 81       	ldd	r27, Y+4	; 0x04
     6c2:	b6 95       	lsr	r27
     6c4:	a7 95       	ror	r26
     6c6:	97 95       	ror	r25
     6c8:	87 95       	ror	r24
     6ca:	b6 95       	lsr	r27
     6cc:	a7 95       	ror	r26
     6ce:	97 95       	ror	r25
     6d0:	87 95       	ror	r24
     6d2:	81 70       	andi	r24, 0x01	; 1
     6d4:	83 83       	std	Z+3, r24	; 0x03
	    sensor->TrackStatus = (received_data >> 3) & 0x1;  // Extract track status
     6d6:	89 81       	ldd	r24, Y+1	; 0x01
     6d8:	9a 81       	ldd	r25, Y+2	; 0x02
     6da:	ab 81       	ldd	r26, Y+3	; 0x03
     6dc:	bc 81       	ldd	r27, Y+4	; 0x04
     6de:	ac 01       	movw	r20, r24
     6e0:	bd 01       	movw	r22, r26
     6e2:	68 94       	set
     6e4:	12 f8       	bld	r1, 2
     6e6:	76 95       	lsr	r23
     6e8:	67 95       	ror	r22
     6ea:	57 95       	ror	r21
     6ec:	47 95       	ror	r20
     6ee:	16 94       	lsr	r1
     6f0:	d1 f7       	brne	.-12     	; 0x6e6 <MT6701_SSI_Angle+0xe4>
     6f2:	24 2f       	mov	r18, r20
     6f4:	21 70       	andi	r18, 0x01	; 1
     6f6:	24 83       	std	Z+4, r18	; 0x04
	    sensor->Angle = ((double)(received_data >> 4) / 0.4551111111)+0.5;  // Compute angle in degrees
     6f8:	bc 01       	movw	r22, r24
     6fa:	cd 01       	movw	r24, r26
     6fc:	68 94       	set
     6fe:	13 f8       	bld	r1, 3
     700:	96 95       	lsr	r25
     702:	87 95       	ror	r24
     704:	77 95       	ror	r23
     706:	67 95       	ror	r22
     708:	16 94       	lsr	r1
     70a:	d1 f7       	brne	.-12     	; 0x700 <MT6701_SSI_Angle+0xfe>
     70c:	0e 94 3e 05 	call	0xa7c	; 0xa7c <__floatunsisf>
     710:	23 e5       	ldi	r18, 0x53	; 83
     712:	34 e0       	ldi	r19, 0x04	; 4
     714:	49 ee       	ldi	r20, 0xE9	; 233
     716:	5e e3       	ldi	r21, 0x3E	; 62
     718:	0e 94 96 04 	call	0x92c	; 0x92c <__divsf3>
     71c:	20 e0       	ldi	r18, 0x00	; 0
     71e:	30 e0       	ldi	r19, 0x00	; 0
     720:	40 e0       	ldi	r20, 0x00	; 0
     722:	5f e3       	ldi	r21, 0x3F	; 63
     724:	0e 94 2a 04 	call	0x854	; 0x854 <__addsf3>
     728:	0e 94 0f 05 	call	0xa1e	; 0xa1e <__fixunssfsi>
     72c:	f8 01       	movw	r30, r16
     72e:	60 83       	st	Z, r22
     730:	71 83       	std	Z+1, r23	; 0x01
     732:	24 96       	adiw	r28, 0x04	; 4
     734:	cd bf       	out	0x3d, r28	; 61
     736:	de bf       	out	0x3e, r29	; 62
     738:	df 91       	pop	r29
     73a:	cf 91       	pop	r28
     73c:	1f 91       	pop	r17
     73e:	0f 91       	pop	r16
     740:	ff 90       	pop	r15
     742:	ef 90       	pop	r14
     744:	df 90       	pop	r13
     746:	cf 90       	pop	r12
     748:	08 95       	ret

0000074a <USART0_init>:
 * This function configures USART0 to operate in SPI master mode with a baud rate of 500 kbps.
 * It enables the receiver (MISO) and transmitter (for sending dummy data), and sets
 * the SPI mode with data sampling on the trailing edge.
 */
void USART0_init() {
    USART0.BAUD = (uint16_t)USART0_BAUD_RATE(500000); ///< Set baud rate to 0.5 Mbps
     74a:	e0 e0       	ldi	r30, 0x00	; 0
     74c:	f8 e0       	ldi	r31, 0x08	; 8
     74e:	80 e0       	ldi	r24, 0x00	; 0
     750:	95 e0       	ldi	r25, 0x05	; 5
     752:	80 87       	std	Z+8, r24	; 0x08
     754:	91 87       	std	Z+9, r25	; 0x09
    USART0.CTRLB = USART_RXEN_bm | USART_TXEN_bm; ///< Enable RX as MISO, TX for dummy data sending
     756:	80 ec       	ldi	r24, 0xC0	; 192
     758:	86 83       	std	Z+6, r24	; 0x06
    USART0.CTRLC = USART_CMODE_MSPI_gc | USART_UCPHA_bm; ///< Configure as Host SPI, data sampled on the trailing edge
     75a:	82 ec       	ldi	r24, 0xC2	; 194
     75c:	87 83       	std	Z+7, r24	; 0x07
     75e:	08 95       	ret

00000760 <USART0_sendChar>:
 *
 * This function waits for the data register to be empty before transmitting
 * the provided character.
 */
void USART0_sendChar(char c) {
    while (!(USART0.STATUS & USART_DREIF_bm)); ///< Wait for data register to be empty
     760:	90 91 04 08 	lds	r25, 0x0804	; 0x800804 <crc6_table+0x7f738c>
     764:	95 ff       	sbrs	r25, 5
     766:	fc cf       	rjmp	.-8      	; 0x760 <USART0_sendChar>
    USART0.TXDATAL = c; ///< Send character
     768:	80 93 02 08 	sts	0x0802, r24	; 0x800802 <crc6_table+0x7f738a>
     76c:	08 95       	ret

0000076e <USART0_readChar>:
 * period, it sets a warning flag. 
 * 
 * @return The received character.
 */
char USART0_readChar() {
    USART0.STATUS = USART_RXCIF_bm; // Clear buffer before reading
     76e:	80 e8       	ldi	r24, 0x80	; 128
     770:	80 93 04 08 	sts	0x0804, r24	; 0x800804 <crc6_table+0x7f738c>
    uint32_t timeout_counter = TIMEOUT_COUNTER; // Set a timeout counter
     774:	80 e4       	ldi	r24, 0x40	; 64
     776:	9c e9       	ldi	r25, 0x9C	; 156
     778:	a0 e0       	ldi	r26, 0x00	; 0
     77a:	b0 e0       	ldi	r27, 0x00	; 0
    while (!(USART0.STATUS & USART_RXCIF_bm)) { // Wait for data to be received
     77c:	04 c0       	rjmp	.+8      	; 0x786 <USART0_readChar+0x18>
        if (--timeout_counter == 0) { // Timeout condition
     77e:	01 97       	sbiw	r24, 0x01	; 1
     780:	a1 09       	sbc	r26, r1
     782:	b1 09       	sbc	r27, r1
     784:	21 f0       	breq	.+8      	; 0x78e <USART0_readChar+0x20>
 * @return The received character.
 */
char USART0_readChar() {
    USART0.STATUS = USART_RXCIF_bm; // Clear buffer before reading
    uint32_t timeout_counter = TIMEOUT_COUNTER; // Set a timeout counter
    while (!(USART0.STATUS & USART_RXCIF_bm)) { // Wait for data to be received
     786:	20 91 04 08 	lds	r18, 0x0804	; 0x800804 <crc6_table+0x7f738c>
     78a:	22 23       	and	r18, r18
     78c:	c4 f7       	brge	.-16     	; 0x77e <USART0_readChar+0x10>
        if (--timeout_counter == 0) { // Timeout condition
           // Status.warning = 1; // Set warning if timeout occurs
            break;
        }
    }
    return USART0.RXDATAL; // Return received character
     78e:	80 91 00 08 	lds	r24, 0x0800	; 0x800800 <crc6_table+0x7f7388>
}
     792:	08 95       	ret

00000794 <USART1_init>:
 * 
 * This function configures USART1 for asynchronous communication, enabling both
 * transmission and reception at a baud rate of 0.5 Mbps with double-speed operation.
 */
void USART1_init() {
	USART1.BAUD = (uint16_t)USART1_BAUD_RATE(460800); // Set baud rate to 0.4608M
     794:	e0 e2       	ldi	r30, 0x20	; 32
     796:	f8 e0       	ldi	r31, 0x08	; 8
     798:	8b e5       	ldi	r24, 0x5B	; 91
     79a:	91 e0       	ldi	r25, 0x01	; 1
     79c:	80 87       	std	Z+8, r24	; 0x08
     79e:	91 87       	std	Z+9, r25	; 0x09
	USART1.CTRLB = USART_TXEN_bm | USART_RXMODE_CLK2X_gc; // Enable RX, TX, double speed mode
     7a0:	82 e4       	ldi	r24, 0x42	; 66
     7a2:	86 83       	std	Z+6, r24	; 0x06
	USART1.CTRLC = USART_CMODE_ASYNCHRONOUS_gc | USART_CHSIZE_8BIT_gc | USART_PMODE_DISABLED_gc | USART_SBMODE_1BIT_gc; // Configure for 8-bit, no parity, 1 stop bit, asynchronous mode
     7a4:	83 e0       	ldi	r24, 0x03	; 3
     7a6:	87 83       	std	Z+7, r24	; 0x07
     7a8:	08 95       	ret

000007aa <USART1_sendChar>:
 * This function waits until the USART1 data register is empty and then transmits a character.
 * 
 * @param c The character to send.
 */
void USART1_sendChar(char c) {
	while (!(USART1.STATUS & USART_DREIF_bm)); // Wait for data register to be empty
     7aa:	90 91 24 08 	lds	r25, 0x0824	; 0x800824 <crc6_table+0x7f73ac>
     7ae:	95 ff       	sbrs	r25, 5
     7b0:	fc cf       	rjmp	.-8      	; 0x7aa <USART1_sendChar>
	USART1.TXDATAL = c; // Send character
     7b2:	80 93 22 08 	sts	0x0822, r24	; 0x800822 <crc6_table+0x7f73aa>
     7b6:	08 95       	ret

000007b8 <USART1_sendString>:
 * 
 * This function sends each character of the string one by one using the USART1_sendChar function.
 * 
 * @param str The string to send.
 */
void USART1_sendString(char *str) {
     7b8:	0f 93       	push	r16
     7ba:	1f 93       	push	r17
     7bc:	cf 93       	push	r28
     7be:	df 93       	push	r29
     7c0:	8c 01       	movw	r16, r24
	for (size_t i = 0; i < strlen(str); i++) {
     7c2:	c0 e0       	ldi	r28, 0x00	; 0
     7c4:	d0 e0       	ldi	r29, 0x00	; 0
     7c6:	07 c0       	rjmp	.+14     	; 0x7d6 <USART1_sendString+0x1e>
		USART1_sendChar(str[i]); // Send each character
     7c8:	f8 01       	movw	r30, r16
     7ca:	ec 0f       	add	r30, r28
     7cc:	fd 1f       	adc	r31, r29
     7ce:	80 81       	ld	r24, Z
     7d0:	0e 94 d5 03 	call	0x7aa	; 0x7aa <USART1_sendChar>
 * This function sends each character of the string one by one using the USART1_sendChar function.
 * 
 * @param str The string to send.
 */
void USART1_sendString(char *str) {
	for (size_t i = 0; i < strlen(str); i++) {
     7d4:	21 96       	adiw	r28, 0x01	; 1
     7d6:	f8 01       	movw	r30, r16
     7d8:	01 90       	ld	r0, Z+
     7da:	00 20       	and	r0, r0
     7dc:	e9 f7       	brne	.-6      	; 0x7d8 <USART1_sendString+0x20>
     7de:	31 97       	sbiw	r30, 0x01	; 1
     7e0:	e0 1b       	sub	r30, r16
     7e2:	f1 0b       	sbc	r31, r17
     7e4:	ce 17       	cp	r28, r30
     7e6:	df 07       	cpc	r29, r31
     7e8:	78 f3       	brcs	.-34     	; 0x7c8 <USART1_sendString+0x10>
		USART1_sendChar(str[i]); // Send each character
	}
}
     7ea:	df 91       	pop	r29
     7ec:	cf 91       	pop	r28
     7ee:	1f 91       	pop	r17
     7f0:	0f 91       	pop	r16
     7f2:	08 95       	ret

000007f4 <USART1_printf>:
 * This function formats the input string with the provided arguments and sends it via USART1.
 * 
 * @param format The format string.
 * @param ... The arguments to be formatted into the string.
 */
void USART1_printf(const char *format, ...) {
     7f4:	cf 93       	push	r28
     7f6:	df 93       	push	r29
     7f8:	cd b7       	in	r28, 0x3d	; 61
     7fa:	de b7       	in	r29, 0x3e	; 62
     7fc:	6e 97       	sbiw	r28, 0x1e	; 30
     7fe:	cd bf       	out	0x3d, r28	; 61
     800:	de bf       	out	0x3e, r29	; 62
     802:	9e 01       	movw	r18, r28
     804:	2d 5d       	subi	r18, 0xDD	; 221
     806:	3f 4f       	sbci	r19, 0xFF	; 255
     808:	f9 01       	movw	r30, r18
     80a:	41 91       	ld	r20, Z+
     80c:	51 91       	ld	r21, Z+
     80e:	9f 01       	movw	r18, r30
	char buffer[30]; // Temporary buffer for formatted message
	va_list args;
	va_start(args, format);
	vsnprintf(buffer, sizeof(buffer), format, args); // Format the message into the buffer
     810:	6e e1       	ldi	r22, 0x1E	; 30
     812:	70 e0       	ldi	r23, 0x00	; 0
     814:	ce 01       	movw	r24, r28
     816:	01 96       	adiw	r24, 0x01	; 1
     818:	0e 94 c6 06 	call	0xd8c	; 0xd8c <vsnprintf>
	va_end(args);
	USART1_sendString(buffer); // Use USART1 for sending
     81c:	ce 01       	movw	r24, r28
     81e:	01 96       	adiw	r24, 0x01	; 1
     820:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <USART1_sendString>
     824:	6e 96       	adiw	r28, 0x1e	; 30
     826:	cd bf       	out	0x3d, r28	; 61
     828:	de bf       	out	0x3e, r29	; 62
     82a:	df 91       	pop	r29
     82c:	cf 91       	pop	r28
     82e:	08 95       	ret

00000830 <YEndSwitches>:
 *  Author: Saulius
 */ 
 #include "Settings.h"

 uint8_t YEndSwitches(){
	return (!(PORTA.IN & PIN5_bm)) | ((!(PORTA.IN & PIN4_bm)) << 1); // Checking Y min and max values (PB0 and PA2 values) and it will be 0,1,2,3
     830:	e0 e0       	ldi	r30, 0x00	; 0
     832:	f4 e0       	ldi	r31, 0x04	; 4
     834:	80 85       	ldd	r24, Z+8	; 0x08
     836:	82 95       	swap	r24
     838:	86 95       	lsr	r24
     83a:	87 70       	andi	r24, 0x07	; 7
     83c:	91 e0       	ldi	r25, 0x01	; 1
     83e:	89 27       	eor	r24, r25
     840:	81 70       	andi	r24, 0x01	; 1
     842:	90 85       	ldd	r25, Z+8	; 0x08
     844:	94 fd       	sbrc	r25, 4
     846:	02 c0       	rjmp	.+4      	; 0x84c <YEndSwitches+0x1c>
     848:	92 e0       	ldi	r25, 0x02	; 2
     84a:	01 c0       	rjmp	.+2      	; 0x84e <YEndSwitches+0x1e>
     84c:	90 e0       	ldi	r25, 0x00	; 0
     84e:	89 2b       	or	r24, r25
     850:	08 95       	ret

00000852 <__subsf3>:
     852:	50 58       	subi	r21, 0x80	; 128

00000854 <__addsf3>:
     854:	bb 27       	eor	r27, r27
     856:	aa 27       	eor	r26, r26
     858:	0e 94 41 04 	call	0x882	; 0x882 <__addsf3x>
     85c:	0c 94 92 05 	jmp	0xb24	; 0xb24 <__fp_round>
     860:	0e 94 84 05 	call	0xb08	; 0xb08 <__fp_pscA>
     864:	38 f0       	brcs	.+14     	; 0x874 <__addsf3+0x20>
     866:	0e 94 8b 05 	call	0xb16	; 0xb16 <__fp_pscB>
     86a:	20 f0       	brcs	.+8      	; 0x874 <__addsf3+0x20>
     86c:	39 f4       	brne	.+14     	; 0x87c <__addsf3+0x28>
     86e:	9f 3f       	cpi	r25, 0xFF	; 255
     870:	19 f4       	brne	.+6      	; 0x878 <__addsf3+0x24>
     872:	26 f4       	brtc	.+8      	; 0x87c <__addsf3+0x28>
     874:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__fp_nan>
     878:	0e f4       	brtc	.+2      	; 0x87c <__addsf3+0x28>
     87a:	e0 95       	com	r30
     87c:	e7 fb       	bst	r30, 7
     87e:	0c 94 7b 05 	jmp	0xaf6	; 0xaf6 <__fp_inf>

00000882 <__addsf3x>:
     882:	e9 2f       	mov	r30, r25
     884:	0e 94 a3 05 	call	0xb46	; 0xb46 <__fp_split3>
     888:	58 f3       	brcs	.-42     	; 0x860 <__addsf3+0xc>
     88a:	ba 17       	cp	r27, r26
     88c:	62 07       	cpc	r22, r18
     88e:	73 07       	cpc	r23, r19
     890:	84 07       	cpc	r24, r20
     892:	95 07       	cpc	r25, r21
     894:	20 f0       	brcs	.+8      	; 0x89e <__addsf3x+0x1c>
     896:	79 f4       	brne	.+30     	; 0x8b6 <__addsf3x+0x34>
     898:	a6 f5       	brtc	.+104    	; 0x902 <__addsf3x+0x80>
     89a:	0c 94 c5 05 	jmp	0xb8a	; 0xb8a <__fp_zero>
     89e:	0e f4       	brtc	.+2      	; 0x8a2 <__addsf3x+0x20>
     8a0:	e0 95       	com	r30
     8a2:	0b 2e       	mov	r0, r27
     8a4:	ba 2f       	mov	r27, r26
     8a6:	a0 2d       	mov	r26, r0
     8a8:	0b 01       	movw	r0, r22
     8aa:	b9 01       	movw	r22, r18
     8ac:	90 01       	movw	r18, r0
     8ae:	0c 01       	movw	r0, r24
     8b0:	ca 01       	movw	r24, r20
     8b2:	a0 01       	movw	r20, r0
     8b4:	11 24       	eor	r1, r1
     8b6:	ff 27       	eor	r31, r31
     8b8:	59 1b       	sub	r21, r25
     8ba:	99 f0       	breq	.+38     	; 0x8e2 <__addsf3x+0x60>
     8bc:	59 3f       	cpi	r21, 0xF9	; 249
     8be:	50 f4       	brcc	.+20     	; 0x8d4 <__addsf3x+0x52>
     8c0:	50 3e       	cpi	r21, 0xE0	; 224
     8c2:	68 f1       	brcs	.+90     	; 0x91e <__addsf3x+0x9c>
     8c4:	1a 16       	cp	r1, r26
     8c6:	f0 40       	sbci	r31, 0x00	; 0
     8c8:	a2 2f       	mov	r26, r18
     8ca:	23 2f       	mov	r18, r19
     8cc:	34 2f       	mov	r19, r20
     8ce:	44 27       	eor	r20, r20
     8d0:	58 5f       	subi	r21, 0xF8	; 248
     8d2:	f3 cf       	rjmp	.-26     	; 0x8ba <__addsf3x+0x38>
     8d4:	46 95       	lsr	r20
     8d6:	37 95       	ror	r19
     8d8:	27 95       	ror	r18
     8da:	a7 95       	ror	r26
     8dc:	f0 40       	sbci	r31, 0x00	; 0
     8de:	53 95       	inc	r21
     8e0:	c9 f7       	brne	.-14     	; 0x8d4 <__addsf3x+0x52>
     8e2:	7e f4       	brtc	.+30     	; 0x902 <__addsf3x+0x80>
     8e4:	1f 16       	cp	r1, r31
     8e6:	ba 0b       	sbc	r27, r26
     8e8:	62 0b       	sbc	r22, r18
     8ea:	73 0b       	sbc	r23, r19
     8ec:	84 0b       	sbc	r24, r20
     8ee:	ba f0       	brmi	.+46     	; 0x91e <__addsf3x+0x9c>
     8f0:	91 50       	subi	r25, 0x01	; 1
     8f2:	a1 f0       	breq	.+40     	; 0x91c <__addsf3x+0x9a>
     8f4:	ff 0f       	add	r31, r31
     8f6:	bb 1f       	adc	r27, r27
     8f8:	66 1f       	adc	r22, r22
     8fa:	77 1f       	adc	r23, r23
     8fc:	88 1f       	adc	r24, r24
     8fe:	c2 f7       	brpl	.-16     	; 0x8f0 <__addsf3x+0x6e>
     900:	0e c0       	rjmp	.+28     	; 0x91e <__addsf3x+0x9c>
     902:	ba 0f       	add	r27, r26
     904:	62 1f       	adc	r22, r18
     906:	73 1f       	adc	r23, r19
     908:	84 1f       	adc	r24, r20
     90a:	48 f4       	brcc	.+18     	; 0x91e <__addsf3x+0x9c>
     90c:	87 95       	ror	r24
     90e:	77 95       	ror	r23
     910:	67 95       	ror	r22
     912:	b7 95       	ror	r27
     914:	f7 95       	ror	r31
     916:	9e 3f       	cpi	r25, 0xFE	; 254
     918:	08 f0       	brcs	.+2      	; 0x91c <__addsf3x+0x9a>
     91a:	b0 cf       	rjmp	.-160    	; 0x87c <__addsf3+0x28>
     91c:	93 95       	inc	r25
     91e:	88 0f       	add	r24, r24
     920:	08 f0       	brcs	.+2      	; 0x924 <__addsf3x+0xa2>
     922:	99 27       	eor	r25, r25
     924:	ee 0f       	add	r30, r30
     926:	97 95       	ror	r25
     928:	87 95       	ror	r24
     92a:	08 95       	ret

0000092c <__divsf3>:
     92c:	0e 94 aa 04 	call	0x954	; 0x954 <__divsf3x>
     930:	0c 94 92 05 	jmp	0xb24	; 0xb24 <__fp_round>
     934:	0e 94 8b 05 	call	0xb16	; 0xb16 <__fp_pscB>
     938:	58 f0       	brcs	.+22     	; 0x950 <__divsf3+0x24>
     93a:	0e 94 84 05 	call	0xb08	; 0xb08 <__fp_pscA>
     93e:	40 f0       	brcs	.+16     	; 0x950 <__divsf3+0x24>
     940:	29 f4       	brne	.+10     	; 0x94c <__divsf3+0x20>
     942:	5f 3f       	cpi	r21, 0xFF	; 255
     944:	29 f0       	breq	.+10     	; 0x950 <__divsf3+0x24>
     946:	0c 94 7b 05 	jmp	0xaf6	; 0xaf6 <__fp_inf>
     94a:	51 11       	cpse	r21, r1
     94c:	0c 94 c6 05 	jmp	0xb8c	; 0xb8c <__fp_szero>
     950:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__fp_nan>

00000954 <__divsf3x>:
     954:	0e 94 a3 05 	call	0xb46	; 0xb46 <__fp_split3>
     958:	68 f3       	brcs	.-38     	; 0x934 <__divsf3+0x8>

0000095a <__divsf3_pse>:
     95a:	99 23       	and	r25, r25
     95c:	b1 f3       	breq	.-20     	; 0x94a <__divsf3+0x1e>
     95e:	55 23       	and	r21, r21
     960:	91 f3       	breq	.-28     	; 0x946 <__divsf3+0x1a>
     962:	95 1b       	sub	r25, r21
     964:	55 0b       	sbc	r21, r21
     966:	bb 27       	eor	r27, r27
     968:	aa 27       	eor	r26, r26
     96a:	62 17       	cp	r22, r18
     96c:	73 07       	cpc	r23, r19
     96e:	84 07       	cpc	r24, r20
     970:	38 f0       	brcs	.+14     	; 0x980 <__divsf3_pse+0x26>
     972:	9f 5f       	subi	r25, 0xFF	; 255
     974:	5f 4f       	sbci	r21, 0xFF	; 255
     976:	22 0f       	add	r18, r18
     978:	33 1f       	adc	r19, r19
     97a:	44 1f       	adc	r20, r20
     97c:	aa 1f       	adc	r26, r26
     97e:	a9 f3       	breq	.-22     	; 0x96a <__divsf3_pse+0x10>
     980:	35 d0       	rcall	.+106    	; 0x9ec <__divsf3_pse+0x92>
     982:	0e 2e       	mov	r0, r30
     984:	3a f0       	brmi	.+14     	; 0x994 <__divsf3_pse+0x3a>
     986:	e0 e8       	ldi	r30, 0x80	; 128
     988:	32 d0       	rcall	.+100    	; 0x9ee <__divsf3_pse+0x94>
     98a:	91 50       	subi	r25, 0x01	; 1
     98c:	50 40       	sbci	r21, 0x00	; 0
     98e:	e6 95       	lsr	r30
     990:	00 1c       	adc	r0, r0
     992:	ca f7       	brpl	.-14     	; 0x986 <__divsf3_pse+0x2c>
     994:	2b d0       	rcall	.+86     	; 0x9ec <__divsf3_pse+0x92>
     996:	fe 2f       	mov	r31, r30
     998:	29 d0       	rcall	.+82     	; 0x9ec <__divsf3_pse+0x92>
     99a:	66 0f       	add	r22, r22
     99c:	77 1f       	adc	r23, r23
     99e:	88 1f       	adc	r24, r24
     9a0:	bb 1f       	adc	r27, r27
     9a2:	26 17       	cp	r18, r22
     9a4:	37 07       	cpc	r19, r23
     9a6:	48 07       	cpc	r20, r24
     9a8:	ab 07       	cpc	r26, r27
     9aa:	b0 e8       	ldi	r27, 0x80	; 128
     9ac:	09 f0       	breq	.+2      	; 0x9b0 <__divsf3_pse+0x56>
     9ae:	bb 0b       	sbc	r27, r27
     9b0:	80 2d       	mov	r24, r0
     9b2:	bf 01       	movw	r22, r30
     9b4:	ff 27       	eor	r31, r31
     9b6:	93 58       	subi	r25, 0x83	; 131
     9b8:	5f 4f       	sbci	r21, 0xFF	; 255
     9ba:	3a f0       	brmi	.+14     	; 0x9ca <__divsf3_pse+0x70>
     9bc:	9e 3f       	cpi	r25, 0xFE	; 254
     9be:	51 05       	cpc	r21, r1
     9c0:	78 f0       	brcs	.+30     	; 0x9e0 <__divsf3_pse+0x86>
     9c2:	0c 94 7b 05 	jmp	0xaf6	; 0xaf6 <__fp_inf>
     9c6:	0c 94 c6 05 	jmp	0xb8c	; 0xb8c <__fp_szero>
     9ca:	5f 3f       	cpi	r21, 0xFF	; 255
     9cc:	e4 f3       	brlt	.-8      	; 0x9c6 <__divsf3_pse+0x6c>
     9ce:	98 3e       	cpi	r25, 0xE8	; 232
     9d0:	d4 f3       	brlt	.-12     	; 0x9c6 <__divsf3_pse+0x6c>
     9d2:	86 95       	lsr	r24
     9d4:	77 95       	ror	r23
     9d6:	67 95       	ror	r22
     9d8:	b7 95       	ror	r27
     9da:	f7 95       	ror	r31
     9dc:	9f 5f       	subi	r25, 0xFF	; 255
     9de:	c9 f7       	brne	.-14     	; 0x9d2 <__divsf3_pse+0x78>
     9e0:	88 0f       	add	r24, r24
     9e2:	91 1d       	adc	r25, r1
     9e4:	96 95       	lsr	r25
     9e6:	87 95       	ror	r24
     9e8:	97 f9       	bld	r25, 7
     9ea:	08 95       	ret
     9ec:	e1 e0       	ldi	r30, 0x01	; 1
     9ee:	66 0f       	add	r22, r22
     9f0:	77 1f       	adc	r23, r23
     9f2:	88 1f       	adc	r24, r24
     9f4:	bb 1f       	adc	r27, r27
     9f6:	62 17       	cp	r22, r18
     9f8:	73 07       	cpc	r23, r19
     9fa:	84 07       	cpc	r24, r20
     9fc:	ba 07       	cpc	r27, r26
     9fe:	20 f0       	brcs	.+8      	; 0xa08 <__divsf3_pse+0xae>
     a00:	62 1b       	sub	r22, r18
     a02:	73 0b       	sbc	r23, r19
     a04:	84 0b       	sbc	r24, r20
     a06:	ba 0b       	sbc	r27, r26
     a08:	ee 1f       	adc	r30, r30
     a0a:	88 f7       	brcc	.-30     	; 0x9ee <__divsf3_pse+0x94>
     a0c:	e0 95       	com	r30
     a0e:	08 95       	ret

00000a10 <__fixsfsi>:
     a10:	0e 94 0f 05 	call	0xa1e	; 0xa1e <__fixunssfsi>
     a14:	68 94       	set
     a16:	b1 11       	cpse	r27, r1
     a18:	0c 94 c6 05 	jmp	0xb8c	; 0xb8c <__fp_szero>
     a1c:	08 95       	ret

00000a1e <__fixunssfsi>:
     a1e:	0e 94 ab 05 	call	0xb56	; 0xb56 <__fp_splitA>
     a22:	88 f0       	brcs	.+34     	; 0xa46 <__fixunssfsi+0x28>
     a24:	9f 57       	subi	r25, 0x7F	; 127
     a26:	98 f0       	brcs	.+38     	; 0xa4e <__fixunssfsi+0x30>
     a28:	b9 2f       	mov	r27, r25
     a2a:	99 27       	eor	r25, r25
     a2c:	b7 51       	subi	r27, 0x17	; 23
     a2e:	b0 f0       	brcs	.+44     	; 0xa5c <__fixunssfsi+0x3e>
     a30:	e1 f0       	breq	.+56     	; 0xa6a <__fixunssfsi+0x4c>
     a32:	66 0f       	add	r22, r22
     a34:	77 1f       	adc	r23, r23
     a36:	88 1f       	adc	r24, r24
     a38:	99 1f       	adc	r25, r25
     a3a:	1a f0       	brmi	.+6      	; 0xa42 <__fixunssfsi+0x24>
     a3c:	ba 95       	dec	r27
     a3e:	c9 f7       	brne	.-14     	; 0xa32 <__fixunssfsi+0x14>
     a40:	14 c0       	rjmp	.+40     	; 0xa6a <__fixunssfsi+0x4c>
     a42:	b1 30       	cpi	r27, 0x01	; 1
     a44:	91 f0       	breq	.+36     	; 0xa6a <__fixunssfsi+0x4c>
     a46:	0e 94 c5 05 	call	0xb8a	; 0xb8a <__fp_zero>
     a4a:	b1 e0       	ldi	r27, 0x01	; 1
     a4c:	08 95       	ret
     a4e:	0c 94 c5 05 	jmp	0xb8a	; 0xb8a <__fp_zero>
     a52:	67 2f       	mov	r22, r23
     a54:	78 2f       	mov	r23, r24
     a56:	88 27       	eor	r24, r24
     a58:	b8 5f       	subi	r27, 0xF8	; 248
     a5a:	39 f0       	breq	.+14     	; 0xa6a <__fixunssfsi+0x4c>
     a5c:	b9 3f       	cpi	r27, 0xF9	; 249
     a5e:	cc f3       	brlt	.-14     	; 0xa52 <__fixunssfsi+0x34>
     a60:	86 95       	lsr	r24
     a62:	77 95       	ror	r23
     a64:	67 95       	ror	r22
     a66:	b3 95       	inc	r27
     a68:	d9 f7       	brne	.-10     	; 0xa60 <__fixunssfsi+0x42>
     a6a:	3e f4       	brtc	.+14     	; 0xa7a <__fixunssfsi+0x5c>
     a6c:	90 95       	com	r25
     a6e:	80 95       	com	r24
     a70:	70 95       	com	r23
     a72:	61 95       	neg	r22
     a74:	7f 4f       	sbci	r23, 0xFF	; 255
     a76:	8f 4f       	sbci	r24, 0xFF	; 255
     a78:	9f 4f       	sbci	r25, 0xFF	; 255
     a7a:	08 95       	ret

00000a7c <__floatunsisf>:
     a7c:	e8 94       	clt
     a7e:	09 c0       	rjmp	.+18     	; 0xa92 <__floatsisf+0x12>

00000a80 <__floatsisf>:
     a80:	97 fb       	bst	r25, 7
     a82:	3e f4       	brtc	.+14     	; 0xa92 <__floatsisf+0x12>
     a84:	90 95       	com	r25
     a86:	80 95       	com	r24
     a88:	70 95       	com	r23
     a8a:	61 95       	neg	r22
     a8c:	7f 4f       	sbci	r23, 0xFF	; 255
     a8e:	8f 4f       	sbci	r24, 0xFF	; 255
     a90:	9f 4f       	sbci	r25, 0xFF	; 255
     a92:	99 23       	and	r25, r25
     a94:	a9 f0       	breq	.+42     	; 0xac0 <__floatsisf+0x40>
     a96:	f9 2f       	mov	r31, r25
     a98:	96 e9       	ldi	r25, 0x96	; 150
     a9a:	bb 27       	eor	r27, r27
     a9c:	93 95       	inc	r25
     a9e:	f6 95       	lsr	r31
     aa0:	87 95       	ror	r24
     aa2:	77 95       	ror	r23
     aa4:	67 95       	ror	r22
     aa6:	b7 95       	ror	r27
     aa8:	f1 11       	cpse	r31, r1
     aaa:	f8 cf       	rjmp	.-16     	; 0xa9c <__floatsisf+0x1c>
     aac:	fa f4       	brpl	.+62     	; 0xaec <__floatsisf+0x6c>
     aae:	bb 0f       	add	r27, r27
     ab0:	11 f4       	brne	.+4      	; 0xab6 <__floatsisf+0x36>
     ab2:	60 ff       	sbrs	r22, 0
     ab4:	1b c0       	rjmp	.+54     	; 0xaec <__floatsisf+0x6c>
     ab6:	6f 5f       	subi	r22, 0xFF	; 255
     ab8:	7f 4f       	sbci	r23, 0xFF	; 255
     aba:	8f 4f       	sbci	r24, 0xFF	; 255
     abc:	9f 4f       	sbci	r25, 0xFF	; 255
     abe:	16 c0       	rjmp	.+44     	; 0xaec <__floatsisf+0x6c>
     ac0:	88 23       	and	r24, r24
     ac2:	11 f0       	breq	.+4      	; 0xac8 <__floatsisf+0x48>
     ac4:	96 e9       	ldi	r25, 0x96	; 150
     ac6:	11 c0       	rjmp	.+34     	; 0xaea <__floatsisf+0x6a>
     ac8:	77 23       	and	r23, r23
     aca:	21 f0       	breq	.+8      	; 0xad4 <__floatsisf+0x54>
     acc:	9e e8       	ldi	r25, 0x8E	; 142
     ace:	87 2f       	mov	r24, r23
     ad0:	76 2f       	mov	r23, r22
     ad2:	05 c0       	rjmp	.+10     	; 0xade <__floatsisf+0x5e>
     ad4:	66 23       	and	r22, r22
     ad6:	71 f0       	breq	.+28     	; 0xaf4 <__floatsisf+0x74>
     ad8:	96 e8       	ldi	r25, 0x86	; 134
     ada:	86 2f       	mov	r24, r22
     adc:	70 e0       	ldi	r23, 0x00	; 0
     ade:	60 e0       	ldi	r22, 0x00	; 0
     ae0:	2a f0       	brmi	.+10     	; 0xaec <__floatsisf+0x6c>
     ae2:	9a 95       	dec	r25
     ae4:	66 0f       	add	r22, r22
     ae6:	77 1f       	adc	r23, r23
     ae8:	88 1f       	adc	r24, r24
     aea:	da f7       	brpl	.-10     	; 0xae2 <__floatsisf+0x62>
     aec:	88 0f       	add	r24, r24
     aee:	96 95       	lsr	r25
     af0:	87 95       	ror	r24
     af2:	97 f9       	bld	r25, 7
     af4:	08 95       	ret

00000af6 <__fp_inf>:
     af6:	97 f9       	bld	r25, 7
     af8:	9f 67       	ori	r25, 0x7F	; 127
     afa:	80 e8       	ldi	r24, 0x80	; 128
     afc:	70 e0       	ldi	r23, 0x00	; 0
     afe:	60 e0       	ldi	r22, 0x00	; 0
     b00:	08 95       	ret

00000b02 <__fp_nan>:
     b02:	9f ef       	ldi	r25, 0xFF	; 255
     b04:	80 ec       	ldi	r24, 0xC0	; 192
     b06:	08 95       	ret

00000b08 <__fp_pscA>:
     b08:	00 24       	eor	r0, r0
     b0a:	0a 94       	dec	r0
     b0c:	16 16       	cp	r1, r22
     b0e:	17 06       	cpc	r1, r23
     b10:	18 06       	cpc	r1, r24
     b12:	09 06       	cpc	r0, r25
     b14:	08 95       	ret

00000b16 <__fp_pscB>:
     b16:	00 24       	eor	r0, r0
     b18:	0a 94       	dec	r0
     b1a:	12 16       	cp	r1, r18
     b1c:	13 06       	cpc	r1, r19
     b1e:	14 06       	cpc	r1, r20
     b20:	05 06       	cpc	r0, r21
     b22:	08 95       	ret

00000b24 <__fp_round>:
     b24:	09 2e       	mov	r0, r25
     b26:	03 94       	inc	r0
     b28:	00 0c       	add	r0, r0
     b2a:	11 f4       	brne	.+4      	; 0xb30 <__fp_round+0xc>
     b2c:	88 23       	and	r24, r24
     b2e:	52 f0       	brmi	.+20     	; 0xb44 <__fp_round+0x20>
     b30:	bb 0f       	add	r27, r27
     b32:	40 f4       	brcc	.+16     	; 0xb44 <__fp_round+0x20>
     b34:	bf 2b       	or	r27, r31
     b36:	11 f4       	brne	.+4      	; 0xb3c <__fp_round+0x18>
     b38:	60 ff       	sbrs	r22, 0
     b3a:	04 c0       	rjmp	.+8      	; 0xb44 <__fp_round+0x20>
     b3c:	6f 5f       	subi	r22, 0xFF	; 255
     b3e:	7f 4f       	sbci	r23, 0xFF	; 255
     b40:	8f 4f       	sbci	r24, 0xFF	; 255
     b42:	9f 4f       	sbci	r25, 0xFF	; 255
     b44:	08 95       	ret

00000b46 <__fp_split3>:
     b46:	57 fd       	sbrc	r21, 7
     b48:	90 58       	subi	r25, 0x80	; 128
     b4a:	44 0f       	add	r20, r20
     b4c:	55 1f       	adc	r21, r21
     b4e:	59 f0       	breq	.+22     	; 0xb66 <__fp_splitA+0x10>
     b50:	5f 3f       	cpi	r21, 0xFF	; 255
     b52:	71 f0       	breq	.+28     	; 0xb70 <__fp_splitA+0x1a>
     b54:	47 95       	ror	r20

00000b56 <__fp_splitA>:
     b56:	88 0f       	add	r24, r24
     b58:	97 fb       	bst	r25, 7
     b5a:	99 1f       	adc	r25, r25
     b5c:	61 f0       	breq	.+24     	; 0xb76 <__fp_splitA+0x20>
     b5e:	9f 3f       	cpi	r25, 0xFF	; 255
     b60:	79 f0       	breq	.+30     	; 0xb80 <__fp_splitA+0x2a>
     b62:	87 95       	ror	r24
     b64:	08 95       	ret
     b66:	12 16       	cp	r1, r18
     b68:	13 06       	cpc	r1, r19
     b6a:	14 06       	cpc	r1, r20
     b6c:	55 1f       	adc	r21, r21
     b6e:	f2 cf       	rjmp	.-28     	; 0xb54 <__fp_split3+0xe>
     b70:	46 95       	lsr	r20
     b72:	f1 df       	rcall	.-30     	; 0xb56 <__fp_splitA>
     b74:	08 c0       	rjmp	.+16     	; 0xb86 <__fp_splitA+0x30>
     b76:	16 16       	cp	r1, r22
     b78:	17 06       	cpc	r1, r23
     b7a:	18 06       	cpc	r1, r24
     b7c:	99 1f       	adc	r25, r25
     b7e:	f1 cf       	rjmp	.-30     	; 0xb62 <__fp_splitA+0xc>
     b80:	86 95       	lsr	r24
     b82:	71 05       	cpc	r23, r1
     b84:	61 05       	cpc	r22, r1
     b86:	08 94       	sec
     b88:	08 95       	ret

00000b8a <__fp_zero>:
     b8a:	e8 94       	clt

00000b8c <__fp_szero>:
     b8c:	bb 27       	eor	r27, r27
     b8e:	66 27       	eor	r22, r22
     b90:	77 27       	eor	r23, r23
     b92:	cb 01       	movw	r24, r22
     b94:	97 f9       	bld	r25, 7
     b96:	08 95       	ret

00000b98 <__mulsf3>:
     b98:	0e 94 df 05 	call	0xbbe	; 0xbbe <__mulsf3x>
     b9c:	0c 94 92 05 	jmp	0xb24	; 0xb24 <__fp_round>
     ba0:	0e 94 84 05 	call	0xb08	; 0xb08 <__fp_pscA>
     ba4:	38 f0       	brcs	.+14     	; 0xbb4 <__mulsf3+0x1c>
     ba6:	0e 94 8b 05 	call	0xb16	; 0xb16 <__fp_pscB>
     baa:	20 f0       	brcs	.+8      	; 0xbb4 <__mulsf3+0x1c>
     bac:	95 23       	and	r25, r21
     bae:	11 f0       	breq	.+4      	; 0xbb4 <__mulsf3+0x1c>
     bb0:	0c 94 7b 05 	jmp	0xaf6	; 0xaf6 <__fp_inf>
     bb4:	0c 94 81 05 	jmp	0xb02	; 0xb02 <__fp_nan>
     bb8:	11 24       	eor	r1, r1
     bba:	0c 94 c6 05 	jmp	0xb8c	; 0xb8c <__fp_szero>

00000bbe <__mulsf3x>:
     bbe:	0e 94 a3 05 	call	0xb46	; 0xb46 <__fp_split3>
     bc2:	70 f3       	brcs	.-36     	; 0xba0 <__mulsf3+0x8>

00000bc4 <__mulsf3_pse>:
     bc4:	95 9f       	mul	r25, r21
     bc6:	c1 f3       	breq	.-16     	; 0xbb8 <__mulsf3+0x20>
     bc8:	95 0f       	add	r25, r21
     bca:	50 e0       	ldi	r21, 0x00	; 0
     bcc:	55 1f       	adc	r21, r21
     bce:	62 9f       	mul	r22, r18
     bd0:	f0 01       	movw	r30, r0
     bd2:	72 9f       	mul	r23, r18
     bd4:	bb 27       	eor	r27, r27
     bd6:	f0 0d       	add	r31, r0
     bd8:	b1 1d       	adc	r27, r1
     bda:	63 9f       	mul	r22, r19
     bdc:	aa 27       	eor	r26, r26
     bde:	f0 0d       	add	r31, r0
     be0:	b1 1d       	adc	r27, r1
     be2:	aa 1f       	adc	r26, r26
     be4:	64 9f       	mul	r22, r20
     be6:	66 27       	eor	r22, r22
     be8:	b0 0d       	add	r27, r0
     bea:	a1 1d       	adc	r26, r1
     bec:	66 1f       	adc	r22, r22
     bee:	82 9f       	mul	r24, r18
     bf0:	22 27       	eor	r18, r18
     bf2:	b0 0d       	add	r27, r0
     bf4:	a1 1d       	adc	r26, r1
     bf6:	62 1f       	adc	r22, r18
     bf8:	73 9f       	mul	r23, r19
     bfa:	b0 0d       	add	r27, r0
     bfc:	a1 1d       	adc	r26, r1
     bfe:	62 1f       	adc	r22, r18
     c00:	83 9f       	mul	r24, r19
     c02:	a0 0d       	add	r26, r0
     c04:	61 1d       	adc	r22, r1
     c06:	22 1f       	adc	r18, r18
     c08:	74 9f       	mul	r23, r20
     c0a:	33 27       	eor	r19, r19
     c0c:	a0 0d       	add	r26, r0
     c0e:	61 1d       	adc	r22, r1
     c10:	23 1f       	adc	r18, r19
     c12:	84 9f       	mul	r24, r20
     c14:	60 0d       	add	r22, r0
     c16:	21 1d       	adc	r18, r1
     c18:	82 2f       	mov	r24, r18
     c1a:	76 2f       	mov	r23, r22
     c1c:	6a 2f       	mov	r22, r26
     c1e:	11 24       	eor	r1, r1
     c20:	9f 57       	subi	r25, 0x7F	; 127
     c22:	50 40       	sbci	r21, 0x00	; 0
     c24:	9a f0       	brmi	.+38     	; 0xc4c <__mulsf3_pse+0x88>
     c26:	f1 f0       	breq	.+60     	; 0xc64 <__mulsf3_pse+0xa0>
     c28:	88 23       	and	r24, r24
     c2a:	4a f0       	brmi	.+18     	; 0xc3e <__mulsf3_pse+0x7a>
     c2c:	ee 0f       	add	r30, r30
     c2e:	ff 1f       	adc	r31, r31
     c30:	bb 1f       	adc	r27, r27
     c32:	66 1f       	adc	r22, r22
     c34:	77 1f       	adc	r23, r23
     c36:	88 1f       	adc	r24, r24
     c38:	91 50       	subi	r25, 0x01	; 1
     c3a:	50 40       	sbci	r21, 0x00	; 0
     c3c:	a9 f7       	brne	.-22     	; 0xc28 <__mulsf3_pse+0x64>
     c3e:	9e 3f       	cpi	r25, 0xFE	; 254
     c40:	51 05       	cpc	r21, r1
     c42:	80 f0       	brcs	.+32     	; 0xc64 <__mulsf3_pse+0xa0>
     c44:	0c 94 7b 05 	jmp	0xaf6	; 0xaf6 <__fp_inf>
     c48:	0c 94 c6 05 	jmp	0xb8c	; 0xb8c <__fp_szero>
     c4c:	5f 3f       	cpi	r21, 0xFF	; 255
     c4e:	e4 f3       	brlt	.-8      	; 0xc48 <__mulsf3_pse+0x84>
     c50:	98 3e       	cpi	r25, 0xE8	; 232
     c52:	d4 f3       	brlt	.-12     	; 0xc48 <__mulsf3_pse+0x84>
     c54:	86 95       	lsr	r24
     c56:	77 95       	ror	r23
     c58:	67 95       	ror	r22
     c5a:	b7 95       	ror	r27
     c5c:	f7 95       	ror	r31
     c5e:	e7 95       	ror	r30
     c60:	9f 5f       	subi	r25, 0xFF	; 255
     c62:	c1 f7       	brne	.-16     	; 0xc54 <__mulsf3_pse+0x90>
     c64:	fe 2b       	or	r31, r30
     c66:	88 0f       	add	r24, r24
     c68:	91 1d       	adc	r25, r1
     c6a:	96 95       	lsr	r25
     c6c:	87 95       	ror	r24
     c6e:	97 f9       	bld	r25, 7
     c70:	08 95       	ret

00000c72 <__divmodhi4>:
     c72:	97 fb       	bst	r25, 7
     c74:	07 2e       	mov	r0, r23
     c76:	16 f4       	brtc	.+4      	; 0xc7c <__divmodhi4+0xa>
     c78:	00 94       	com	r0
     c7a:	07 d0       	rcall	.+14     	; 0xc8a <__divmodhi4_neg1>
     c7c:	77 fd       	sbrc	r23, 7
     c7e:	09 d0       	rcall	.+18     	; 0xc92 <__divmodhi4_neg2>
     c80:	0e 94 b2 06 	call	0xd64	; 0xd64 <__udivmodhi4>
     c84:	07 fc       	sbrc	r0, 7
     c86:	05 d0       	rcall	.+10     	; 0xc92 <__divmodhi4_neg2>
     c88:	3e f4       	brtc	.+14     	; 0xc98 <__divmodhi4_exit>

00000c8a <__divmodhi4_neg1>:
     c8a:	90 95       	com	r25
     c8c:	81 95       	neg	r24
     c8e:	9f 4f       	sbci	r25, 0xFF	; 255
     c90:	08 95       	ret

00000c92 <__divmodhi4_neg2>:
     c92:	70 95       	com	r23
     c94:	61 95       	neg	r22
     c96:	7f 4f       	sbci	r23, 0xFF	; 255

00000c98 <__divmodhi4_exit>:
     c98:	08 95       	ret

00000c9a <__udivmodsi4>:
     c9a:	a1 e2       	ldi	r26, 0x21	; 33
     c9c:	1a 2e       	mov	r1, r26
     c9e:	aa 1b       	sub	r26, r26
     ca0:	bb 1b       	sub	r27, r27
     ca2:	fd 01       	movw	r30, r26
     ca4:	0d c0       	rjmp	.+26     	; 0xcc0 <__udivmodsi4_ep>

00000ca6 <__udivmodsi4_loop>:
     ca6:	aa 1f       	adc	r26, r26
     ca8:	bb 1f       	adc	r27, r27
     caa:	ee 1f       	adc	r30, r30
     cac:	ff 1f       	adc	r31, r31
     cae:	a2 17       	cp	r26, r18
     cb0:	b3 07       	cpc	r27, r19
     cb2:	e4 07       	cpc	r30, r20
     cb4:	f5 07       	cpc	r31, r21
     cb6:	20 f0       	brcs	.+8      	; 0xcc0 <__udivmodsi4_ep>
     cb8:	a2 1b       	sub	r26, r18
     cba:	b3 0b       	sbc	r27, r19
     cbc:	e4 0b       	sbc	r30, r20
     cbe:	f5 0b       	sbc	r31, r21

00000cc0 <__udivmodsi4_ep>:
     cc0:	66 1f       	adc	r22, r22
     cc2:	77 1f       	adc	r23, r23
     cc4:	88 1f       	adc	r24, r24
     cc6:	99 1f       	adc	r25, r25
     cc8:	1a 94       	dec	r1
     cca:	69 f7       	brne	.-38     	; 0xca6 <__udivmodsi4_loop>
     ccc:	60 95       	com	r22
     cce:	70 95       	com	r23
     cd0:	80 95       	com	r24
     cd2:	90 95       	com	r25
     cd4:	9b 01       	movw	r18, r22
     cd6:	ac 01       	movw	r20, r24
     cd8:	bd 01       	movw	r22, r26
     cda:	cf 01       	movw	r24, r30
     cdc:	08 95       	ret

00000cde <__ashldi3>:
     cde:	0f 93       	push	r16
     ce0:	08 30       	cpi	r16, 0x08	; 8
     ce2:	90 f0       	brcs	.+36     	; 0xd08 <__ashldi3+0x2a>
     ce4:	98 2f       	mov	r25, r24
     ce6:	87 2f       	mov	r24, r23
     ce8:	76 2f       	mov	r23, r22
     cea:	65 2f       	mov	r22, r21
     cec:	54 2f       	mov	r21, r20
     cee:	43 2f       	mov	r20, r19
     cf0:	32 2f       	mov	r19, r18
     cf2:	22 27       	eor	r18, r18
     cf4:	08 50       	subi	r16, 0x08	; 8
     cf6:	f4 cf       	rjmp	.-24     	; 0xce0 <__ashldi3+0x2>
     cf8:	22 0f       	add	r18, r18
     cfa:	33 1f       	adc	r19, r19
     cfc:	44 1f       	adc	r20, r20
     cfe:	55 1f       	adc	r21, r21
     d00:	66 1f       	adc	r22, r22
     d02:	77 1f       	adc	r23, r23
     d04:	88 1f       	adc	r24, r24
     d06:	99 1f       	adc	r25, r25
     d08:	0a 95       	dec	r16
     d0a:	b2 f7       	brpl	.-20     	; 0xcf8 <__ashldi3+0x1a>
     d0c:	0f 91       	pop	r16
     d0e:	08 95       	ret

00000d10 <__ashrdi3>:
     d10:	97 fb       	bst	r25, 7
     d12:	10 f8       	bld	r1, 0

00000d14 <__lshrdi3>:
     d14:	16 94       	lsr	r1
     d16:	00 08       	sbc	r0, r0
     d18:	0f 93       	push	r16
     d1a:	08 30       	cpi	r16, 0x08	; 8
     d1c:	98 f0       	brcs	.+38     	; 0xd44 <__lshrdi3+0x30>
     d1e:	08 50       	subi	r16, 0x08	; 8
     d20:	23 2f       	mov	r18, r19
     d22:	34 2f       	mov	r19, r20
     d24:	45 2f       	mov	r20, r21
     d26:	56 2f       	mov	r21, r22
     d28:	67 2f       	mov	r22, r23
     d2a:	78 2f       	mov	r23, r24
     d2c:	89 2f       	mov	r24, r25
     d2e:	90 2d       	mov	r25, r0
     d30:	f4 cf       	rjmp	.-24     	; 0xd1a <__lshrdi3+0x6>
     d32:	05 94       	asr	r0
     d34:	97 95       	ror	r25
     d36:	87 95       	ror	r24
     d38:	77 95       	ror	r23
     d3a:	67 95       	ror	r22
     d3c:	57 95       	ror	r21
     d3e:	47 95       	ror	r20
     d40:	37 95       	ror	r19
     d42:	27 95       	ror	r18
     d44:	0a 95       	dec	r16
     d46:	aa f7       	brpl	.-22     	; 0xd32 <__lshrdi3+0x1e>
     d48:	0f 91       	pop	r16
     d4a:	08 95       	ret

00000d4c <__cmpdi2_s8>:
     d4c:	00 24       	eor	r0, r0
     d4e:	a7 fd       	sbrc	r26, 7
     d50:	00 94       	com	r0
     d52:	2a 17       	cp	r18, r26
     d54:	30 05       	cpc	r19, r0
     d56:	40 05       	cpc	r20, r0
     d58:	50 05       	cpc	r21, r0
     d5a:	60 05       	cpc	r22, r0
     d5c:	70 05       	cpc	r23, r0
     d5e:	80 05       	cpc	r24, r0
     d60:	90 05       	cpc	r25, r0
     d62:	08 95       	ret

00000d64 <__udivmodhi4>:
     d64:	aa 1b       	sub	r26, r26
     d66:	bb 1b       	sub	r27, r27
     d68:	51 e1       	ldi	r21, 0x11	; 17
     d6a:	07 c0       	rjmp	.+14     	; 0xd7a <__udivmodhi4_ep>

00000d6c <__udivmodhi4_loop>:
     d6c:	aa 1f       	adc	r26, r26
     d6e:	bb 1f       	adc	r27, r27
     d70:	a6 17       	cp	r26, r22
     d72:	b7 07       	cpc	r27, r23
     d74:	10 f0       	brcs	.+4      	; 0xd7a <__udivmodhi4_ep>
     d76:	a6 1b       	sub	r26, r22
     d78:	b7 0b       	sbc	r27, r23

00000d7a <__udivmodhi4_ep>:
     d7a:	88 1f       	adc	r24, r24
     d7c:	99 1f       	adc	r25, r25
     d7e:	5a 95       	dec	r21
     d80:	a9 f7       	brne	.-22     	; 0xd6c <__udivmodhi4_loop>
     d82:	80 95       	com	r24
     d84:	90 95       	com	r25
     d86:	bc 01       	movw	r22, r24
     d88:	cd 01       	movw	r24, r26
     d8a:	08 95       	ret

00000d8c <vsnprintf>:
     d8c:	ae e0       	ldi	r26, 0x0E	; 14
     d8e:	b0 e0       	ldi	r27, 0x00	; 0
     d90:	ec ec       	ldi	r30, 0xCC	; 204
     d92:	f6 e0       	ldi	r31, 0x06	; 6
     d94:	0c 94 97 09 	jmp	0x132e	; 0x132e <__prologue_saves__+0x1c>
     d98:	8c 01       	movw	r16, r24
     d9a:	fa 01       	movw	r30, r20
     d9c:	86 e0       	ldi	r24, 0x06	; 6
     d9e:	8c 83       	std	Y+4, r24	; 0x04
     da0:	09 83       	std	Y+1, r16	; 0x01
     da2:	1a 83       	std	Y+2, r17	; 0x02
     da4:	77 ff       	sbrs	r23, 7
     da6:	02 c0       	rjmp	.+4      	; 0xdac <vsnprintf+0x20>
     da8:	60 e0       	ldi	r22, 0x00	; 0
     daa:	70 e8       	ldi	r23, 0x80	; 128
     dac:	cb 01       	movw	r24, r22
     dae:	01 97       	sbiw	r24, 0x01	; 1
     db0:	8d 83       	std	Y+5, r24	; 0x05
     db2:	9e 83       	std	Y+6, r25	; 0x06
     db4:	a9 01       	movw	r20, r18
     db6:	bf 01       	movw	r22, r30
     db8:	ce 01       	movw	r24, r28
     dba:	01 96       	adiw	r24, 0x01	; 1
     dbc:	0e 94 f2 06 	call	0xde4	; 0xde4 <vfprintf>
     dc0:	4d 81       	ldd	r20, Y+5	; 0x05
     dc2:	5e 81       	ldd	r21, Y+6	; 0x06
     dc4:	57 fd       	sbrc	r21, 7
     dc6:	0a c0       	rjmp	.+20     	; 0xddc <vsnprintf+0x50>
     dc8:	2f 81       	ldd	r18, Y+7	; 0x07
     dca:	38 85       	ldd	r19, Y+8	; 0x08
     dcc:	42 17       	cp	r20, r18
     dce:	53 07       	cpc	r21, r19
     dd0:	0c f4       	brge	.+2      	; 0xdd4 <vsnprintf+0x48>
     dd2:	9a 01       	movw	r18, r20
     dd4:	f8 01       	movw	r30, r16
     dd6:	e2 0f       	add	r30, r18
     dd8:	f3 1f       	adc	r31, r19
     dda:	10 82       	st	Z, r1
     ddc:	2e 96       	adiw	r28, 0x0e	; 14
     dde:	e4 e0       	ldi	r30, 0x04	; 4
     de0:	0c 94 b0 09 	jmp	0x1360	; 0x1360 <__epilogue_restores__+0x1c>

00000de4 <vfprintf>:
     de4:	ab e0       	ldi	r26, 0x0B	; 11
     de6:	b0 e0       	ldi	r27, 0x00	; 0
     de8:	e8 ef       	ldi	r30, 0xF8	; 248
     dea:	f6 e0       	ldi	r31, 0x06	; 6
     dec:	0c 94 89 09 	jmp	0x1312	; 0x1312 <__prologue_saves__>
     df0:	6c 01       	movw	r12, r24
     df2:	7b 01       	movw	r14, r22
     df4:	8a 01       	movw	r16, r20
     df6:	fc 01       	movw	r30, r24
     df8:	16 82       	std	Z+6, r1	; 0x06
     dfa:	17 82       	std	Z+7, r1	; 0x07
     dfc:	83 81       	ldd	r24, Z+3	; 0x03
     dfe:	81 ff       	sbrs	r24, 1
     e00:	cc c1       	rjmp	.+920    	; 0x119a <vfprintf+0x3b6>
     e02:	ce 01       	movw	r24, r28
     e04:	01 96       	adiw	r24, 0x01	; 1
     e06:	3c 01       	movw	r6, r24
     e08:	f6 01       	movw	r30, r12
     e0a:	93 81       	ldd	r25, Z+3	; 0x03
     e0c:	f7 01       	movw	r30, r14
     e0e:	93 fd       	sbrc	r25, 3
     e10:	85 91       	lpm	r24, Z+
     e12:	93 ff       	sbrs	r25, 3
     e14:	81 91       	ld	r24, Z+
     e16:	7f 01       	movw	r14, r30
     e18:	88 23       	and	r24, r24
     e1a:	09 f4       	brne	.+2      	; 0xe1e <vfprintf+0x3a>
     e1c:	ba c1       	rjmp	.+884    	; 0x1192 <vfprintf+0x3ae>
     e1e:	85 32       	cpi	r24, 0x25	; 37
     e20:	39 f4       	brne	.+14     	; 0xe30 <vfprintf+0x4c>
     e22:	93 fd       	sbrc	r25, 3
     e24:	85 91       	lpm	r24, Z+
     e26:	93 ff       	sbrs	r25, 3
     e28:	81 91       	ld	r24, Z+
     e2a:	7f 01       	movw	r14, r30
     e2c:	85 32       	cpi	r24, 0x25	; 37
     e2e:	29 f4       	brne	.+10     	; 0xe3a <vfprintf+0x56>
     e30:	b6 01       	movw	r22, r12
     e32:	90 e0       	ldi	r25, 0x00	; 0
     e34:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <fputc>
     e38:	e7 cf       	rjmp	.-50     	; 0xe08 <vfprintf+0x24>
     e3a:	91 2c       	mov	r9, r1
     e3c:	21 2c       	mov	r2, r1
     e3e:	31 2c       	mov	r3, r1
     e40:	ff e1       	ldi	r31, 0x1F	; 31
     e42:	f3 15       	cp	r31, r3
     e44:	d8 f0       	brcs	.+54     	; 0xe7c <vfprintf+0x98>
     e46:	8b 32       	cpi	r24, 0x2B	; 43
     e48:	79 f0       	breq	.+30     	; 0xe68 <vfprintf+0x84>
     e4a:	38 f4       	brcc	.+14     	; 0xe5a <vfprintf+0x76>
     e4c:	80 32       	cpi	r24, 0x20	; 32
     e4e:	79 f0       	breq	.+30     	; 0xe6e <vfprintf+0x8a>
     e50:	83 32       	cpi	r24, 0x23	; 35
     e52:	a1 f4       	brne	.+40     	; 0xe7c <vfprintf+0x98>
     e54:	23 2d       	mov	r18, r3
     e56:	20 61       	ori	r18, 0x10	; 16
     e58:	1d c0       	rjmp	.+58     	; 0xe94 <vfprintf+0xb0>
     e5a:	8d 32       	cpi	r24, 0x2D	; 45
     e5c:	61 f0       	breq	.+24     	; 0xe76 <vfprintf+0x92>
     e5e:	80 33       	cpi	r24, 0x30	; 48
     e60:	69 f4       	brne	.+26     	; 0xe7c <vfprintf+0x98>
     e62:	23 2d       	mov	r18, r3
     e64:	21 60       	ori	r18, 0x01	; 1
     e66:	16 c0       	rjmp	.+44     	; 0xe94 <vfprintf+0xb0>
     e68:	83 2d       	mov	r24, r3
     e6a:	82 60       	ori	r24, 0x02	; 2
     e6c:	38 2e       	mov	r3, r24
     e6e:	e3 2d       	mov	r30, r3
     e70:	e4 60       	ori	r30, 0x04	; 4
     e72:	3e 2e       	mov	r3, r30
     e74:	2a c0       	rjmp	.+84     	; 0xeca <vfprintf+0xe6>
     e76:	f3 2d       	mov	r31, r3
     e78:	f8 60       	ori	r31, 0x08	; 8
     e7a:	1d c0       	rjmp	.+58     	; 0xeb6 <vfprintf+0xd2>
     e7c:	37 fc       	sbrc	r3, 7
     e7e:	2d c0       	rjmp	.+90     	; 0xeda <vfprintf+0xf6>
     e80:	20 ed       	ldi	r18, 0xD0	; 208
     e82:	28 0f       	add	r18, r24
     e84:	2a 30       	cpi	r18, 0x0A	; 10
     e86:	40 f0       	brcs	.+16     	; 0xe98 <vfprintf+0xb4>
     e88:	8e 32       	cpi	r24, 0x2E	; 46
     e8a:	b9 f4       	brne	.+46     	; 0xeba <vfprintf+0xd6>
     e8c:	36 fc       	sbrc	r3, 6
     e8e:	81 c1       	rjmp	.+770    	; 0x1192 <vfprintf+0x3ae>
     e90:	23 2d       	mov	r18, r3
     e92:	20 64       	ori	r18, 0x40	; 64
     e94:	32 2e       	mov	r3, r18
     e96:	19 c0       	rjmp	.+50     	; 0xeca <vfprintf+0xe6>
     e98:	36 fe       	sbrs	r3, 6
     e9a:	06 c0       	rjmp	.+12     	; 0xea8 <vfprintf+0xc4>
     e9c:	8a e0       	ldi	r24, 0x0A	; 10
     e9e:	98 9e       	mul	r9, r24
     ea0:	20 0d       	add	r18, r0
     ea2:	11 24       	eor	r1, r1
     ea4:	92 2e       	mov	r9, r18
     ea6:	11 c0       	rjmp	.+34     	; 0xeca <vfprintf+0xe6>
     ea8:	ea e0       	ldi	r30, 0x0A	; 10
     eaa:	2e 9e       	mul	r2, r30
     eac:	20 0d       	add	r18, r0
     eae:	11 24       	eor	r1, r1
     eb0:	22 2e       	mov	r2, r18
     eb2:	f3 2d       	mov	r31, r3
     eb4:	f0 62       	ori	r31, 0x20	; 32
     eb6:	3f 2e       	mov	r3, r31
     eb8:	08 c0       	rjmp	.+16     	; 0xeca <vfprintf+0xe6>
     eba:	8c 36       	cpi	r24, 0x6C	; 108
     ebc:	21 f4       	brne	.+8      	; 0xec6 <vfprintf+0xe2>
     ebe:	83 2d       	mov	r24, r3
     ec0:	80 68       	ori	r24, 0x80	; 128
     ec2:	38 2e       	mov	r3, r24
     ec4:	02 c0       	rjmp	.+4      	; 0xeca <vfprintf+0xe6>
     ec6:	88 36       	cpi	r24, 0x68	; 104
     ec8:	41 f4       	brne	.+16     	; 0xeda <vfprintf+0xf6>
     eca:	f7 01       	movw	r30, r14
     ecc:	93 fd       	sbrc	r25, 3
     ece:	85 91       	lpm	r24, Z+
     ed0:	93 ff       	sbrs	r25, 3
     ed2:	81 91       	ld	r24, Z+
     ed4:	7f 01       	movw	r14, r30
     ed6:	81 11       	cpse	r24, r1
     ed8:	b3 cf       	rjmp	.-154    	; 0xe40 <vfprintf+0x5c>
     eda:	98 2f       	mov	r25, r24
     edc:	9f 7d       	andi	r25, 0xDF	; 223
     ede:	95 54       	subi	r25, 0x45	; 69
     ee0:	93 30       	cpi	r25, 0x03	; 3
     ee2:	28 f4       	brcc	.+10     	; 0xeee <vfprintf+0x10a>
     ee4:	0c 5f       	subi	r16, 0xFC	; 252
     ee6:	1f 4f       	sbci	r17, 0xFF	; 255
     ee8:	9f e3       	ldi	r25, 0x3F	; 63
     eea:	99 83       	std	Y+1, r25	; 0x01
     eec:	0d c0       	rjmp	.+26     	; 0xf08 <vfprintf+0x124>
     eee:	83 36       	cpi	r24, 0x63	; 99
     ef0:	31 f0       	breq	.+12     	; 0xefe <vfprintf+0x11a>
     ef2:	83 37       	cpi	r24, 0x73	; 115
     ef4:	71 f0       	breq	.+28     	; 0xf12 <vfprintf+0x12e>
     ef6:	83 35       	cpi	r24, 0x53	; 83
     ef8:	09 f0       	breq	.+2      	; 0xefc <vfprintf+0x118>
     efa:	59 c0       	rjmp	.+178    	; 0xfae <vfprintf+0x1ca>
     efc:	21 c0       	rjmp	.+66     	; 0xf40 <vfprintf+0x15c>
     efe:	f8 01       	movw	r30, r16
     f00:	80 81       	ld	r24, Z
     f02:	89 83       	std	Y+1, r24	; 0x01
     f04:	0e 5f       	subi	r16, 0xFE	; 254
     f06:	1f 4f       	sbci	r17, 0xFF	; 255
     f08:	88 24       	eor	r8, r8
     f0a:	83 94       	inc	r8
     f0c:	91 2c       	mov	r9, r1
     f0e:	53 01       	movw	r10, r6
     f10:	13 c0       	rjmp	.+38     	; 0xf38 <vfprintf+0x154>
     f12:	28 01       	movw	r4, r16
     f14:	f2 e0       	ldi	r31, 0x02	; 2
     f16:	4f 0e       	add	r4, r31
     f18:	51 1c       	adc	r5, r1
     f1a:	f8 01       	movw	r30, r16
     f1c:	a0 80       	ld	r10, Z
     f1e:	b1 80       	ldd	r11, Z+1	; 0x01
     f20:	36 fe       	sbrs	r3, 6
     f22:	03 c0       	rjmp	.+6      	; 0xf2a <vfprintf+0x146>
     f24:	69 2d       	mov	r22, r9
     f26:	70 e0       	ldi	r23, 0x00	; 0
     f28:	02 c0       	rjmp	.+4      	; 0xf2e <vfprintf+0x14a>
     f2a:	6f ef       	ldi	r22, 0xFF	; 255
     f2c:	7f ef       	ldi	r23, 0xFF	; 255
     f2e:	c5 01       	movw	r24, r10
     f30:	0e 94 de 08 	call	0x11bc	; 0x11bc <strnlen>
     f34:	4c 01       	movw	r8, r24
     f36:	82 01       	movw	r16, r4
     f38:	f3 2d       	mov	r31, r3
     f3a:	ff 77       	andi	r31, 0x7F	; 127
     f3c:	3f 2e       	mov	r3, r31
     f3e:	16 c0       	rjmp	.+44     	; 0xf6c <vfprintf+0x188>
     f40:	28 01       	movw	r4, r16
     f42:	22 e0       	ldi	r18, 0x02	; 2
     f44:	42 0e       	add	r4, r18
     f46:	51 1c       	adc	r5, r1
     f48:	f8 01       	movw	r30, r16
     f4a:	a0 80       	ld	r10, Z
     f4c:	b1 80       	ldd	r11, Z+1	; 0x01
     f4e:	36 fe       	sbrs	r3, 6
     f50:	03 c0       	rjmp	.+6      	; 0xf58 <vfprintf+0x174>
     f52:	69 2d       	mov	r22, r9
     f54:	70 e0       	ldi	r23, 0x00	; 0
     f56:	02 c0       	rjmp	.+4      	; 0xf5c <vfprintf+0x178>
     f58:	6f ef       	ldi	r22, 0xFF	; 255
     f5a:	7f ef       	ldi	r23, 0xFF	; 255
     f5c:	c5 01       	movw	r24, r10
     f5e:	0e 94 d3 08 	call	0x11a6	; 0x11a6 <strnlen_P>
     f62:	4c 01       	movw	r8, r24
     f64:	f3 2d       	mov	r31, r3
     f66:	f0 68       	ori	r31, 0x80	; 128
     f68:	3f 2e       	mov	r3, r31
     f6a:	82 01       	movw	r16, r4
     f6c:	33 fc       	sbrc	r3, 3
     f6e:	1b c0       	rjmp	.+54     	; 0xfa6 <vfprintf+0x1c2>
     f70:	82 2d       	mov	r24, r2
     f72:	90 e0       	ldi	r25, 0x00	; 0
     f74:	88 16       	cp	r8, r24
     f76:	99 06       	cpc	r9, r25
     f78:	b0 f4       	brcc	.+44     	; 0xfa6 <vfprintf+0x1c2>
     f7a:	b6 01       	movw	r22, r12
     f7c:	80 e2       	ldi	r24, 0x20	; 32
     f7e:	90 e0       	ldi	r25, 0x00	; 0
     f80:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <fputc>
     f84:	2a 94       	dec	r2
     f86:	f4 cf       	rjmp	.-24     	; 0xf70 <vfprintf+0x18c>
     f88:	f5 01       	movw	r30, r10
     f8a:	37 fc       	sbrc	r3, 7
     f8c:	85 91       	lpm	r24, Z+
     f8e:	37 fe       	sbrs	r3, 7
     f90:	81 91       	ld	r24, Z+
     f92:	5f 01       	movw	r10, r30
     f94:	b6 01       	movw	r22, r12
     f96:	90 e0       	ldi	r25, 0x00	; 0
     f98:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <fputc>
     f9c:	21 10       	cpse	r2, r1
     f9e:	2a 94       	dec	r2
     fa0:	21 e0       	ldi	r18, 0x01	; 1
     fa2:	82 1a       	sub	r8, r18
     fa4:	91 08       	sbc	r9, r1
     fa6:	81 14       	cp	r8, r1
     fa8:	91 04       	cpc	r9, r1
     faa:	71 f7       	brne	.-36     	; 0xf88 <vfprintf+0x1a4>
     fac:	e8 c0       	rjmp	.+464    	; 0x117e <vfprintf+0x39a>
     fae:	84 36       	cpi	r24, 0x64	; 100
     fb0:	11 f0       	breq	.+4      	; 0xfb6 <vfprintf+0x1d2>
     fb2:	89 36       	cpi	r24, 0x69	; 105
     fb4:	41 f5       	brne	.+80     	; 0x1006 <vfprintf+0x222>
     fb6:	f8 01       	movw	r30, r16
     fb8:	37 fe       	sbrs	r3, 7
     fba:	07 c0       	rjmp	.+14     	; 0xfca <vfprintf+0x1e6>
     fbc:	60 81       	ld	r22, Z
     fbe:	71 81       	ldd	r23, Z+1	; 0x01
     fc0:	82 81       	ldd	r24, Z+2	; 0x02
     fc2:	93 81       	ldd	r25, Z+3	; 0x03
     fc4:	0c 5f       	subi	r16, 0xFC	; 252
     fc6:	1f 4f       	sbci	r17, 0xFF	; 255
     fc8:	08 c0       	rjmp	.+16     	; 0xfda <vfprintf+0x1f6>
     fca:	60 81       	ld	r22, Z
     fcc:	71 81       	ldd	r23, Z+1	; 0x01
     fce:	07 2e       	mov	r0, r23
     fd0:	00 0c       	add	r0, r0
     fd2:	88 0b       	sbc	r24, r24
     fd4:	99 0b       	sbc	r25, r25
     fd6:	0e 5f       	subi	r16, 0xFE	; 254
     fd8:	1f 4f       	sbci	r17, 0xFF	; 255
     fda:	f3 2d       	mov	r31, r3
     fdc:	ff 76       	andi	r31, 0x6F	; 111
     fde:	3f 2e       	mov	r3, r31
     fe0:	97 ff       	sbrs	r25, 7
     fe2:	09 c0       	rjmp	.+18     	; 0xff6 <vfprintf+0x212>
     fe4:	90 95       	com	r25
     fe6:	80 95       	com	r24
     fe8:	70 95       	com	r23
     fea:	61 95       	neg	r22
     fec:	7f 4f       	sbci	r23, 0xFF	; 255
     fee:	8f 4f       	sbci	r24, 0xFF	; 255
     ff0:	9f 4f       	sbci	r25, 0xFF	; 255
     ff2:	f0 68       	ori	r31, 0x80	; 128
     ff4:	3f 2e       	mov	r3, r31
     ff6:	2a e0       	ldi	r18, 0x0A	; 10
     ff8:	30 e0       	ldi	r19, 0x00	; 0
     ffa:	a3 01       	movw	r20, r6
     ffc:	0e 94 25 09 	call	0x124a	; 0x124a <__ultoa_invert>
    1000:	88 2e       	mov	r8, r24
    1002:	86 18       	sub	r8, r6
    1004:	45 c0       	rjmp	.+138    	; 0x1090 <vfprintf+0x2ac>
    1006:	85 37       	cpi	r24, 0x75	; 117
    1008:	31 f4       	brne	.+12     	; 0x1016 <vfprintf+0x232>
    100a:	23 2d       	mov	r18, r3
    100c:	2f 7e       	andi	r18, 0xEF	; 239
    100e:	b2 2e       	mov	r11, r18
    1010:	2a e0       	ldi	r18, 0x0A	; 10
    1012:	30 e0       	ldi	r19, 0x00	; 0
    1014:	25 c0       	rjmp	.+74     	; 0x1060 <vfprintf+0x27c>
    1016:	93 2d       	mov	r25, r3
    1018:	99 7f       	andi	r25, 0xF9	; 249
    101a:	b9 2e       	mov	r11, r25
    101c:	8f 36       	cpi	r24, 0x6F	; 111
    101e:	c1 f0       	breq	.+48     	; 0x1050 <vfprintf+0x26c>
    1020:	18 f4       	brcc	.+6      	; 0x1028 <vfprintf+0x244>
    1022:	88 35       	cpi	r24, 0x58	; 88
    1024:	79 f0       	breq	.+30     	; 0x1044 <vfprintf+0x260>
    1026:	b5 c0       	rjmp	.+362    	; 0x1192 <vfprintf+0x3ae>
    1028:	80 37       	cpi	r24, 0x70	; 112
    102a:	19 f0       	breq	.+6      	; 0x1032 <vfprintf+0x24e>
    102c:	88 37       	cpi	r24, 0x78	; 120
    102e:	21 f0       	breq	.+8      	; 0x1038 <vfprintf+0x254>
    1030:	b0 c0       	rjmp	.+352    	; 0x1192 <vfprintf+0x3ae>
    1032:	e9 2f       	mov	r30, r25
    1034:	e0 61       	ori	r30, 0x10	; 16
    1036:	be 2e       	mov	r11, r30
    1038:	b4 fe       	sbrs	r11, 4
    103a:	0d c0       	rjmp	.+26     	; 0x1056 <vfprintf+0x272>
    103c:	fb 2d       	mov	r31, r11
    103e:	f4 60       	ori	r31, 0x04	; 4
    1040:	bf 2e       	mov	r11, r31
    1042:	09 c0       	rjmp	.+18     	; 0x1056 <vfprintf+0x272>
    1044:	34 fe       	sbrs	r3, 4
    1046:	0a c0       	rjmp	.+20     	; 0x105c <vfprintf+0x278>
    1048:	29 2f       	mov	r18, r25
    104a:	26 60       	ori	r18, 0x06	; 6
    104c:	b2 2e       	mov	r11, r18
    104e:	06 c0       	rjmp	.+12     	; 0x105c <vfprintf+0x278>
    1050:	28 e0       	ldi	r18, 0x08	; 8
    1052:	30 e0       	ldi	r19, 0x00	; 0
    1054:	05 c0       	rjmp	.+10     	; 0x1060 <vfprintf+0x27c>
    1056:	20 e1       	ldi	r18, 0x10	; 16
    1058:	30 e0       	ldi	r19, 0x00	; 0
    105a:	02 c0       	rjmp	.+4      	; 0x1060 <vfprintf+0x27c>
    105c:	20 e1       	ldi	r18, 0x10	; 16
    105e:	32 e0       	ldi	r19, 0x02	; 2
    1060:	f8 01       	movw	r30, r16
    1062:	b7 fe       	sbrs	r11, 7
    1064:	07 c0       	rjmp	.+14     	; 0x1074 <vfprintf+0x290>
    1066:	60 81       	ld	r22, Z
    1068:	71 81       	ldd	r23, Z+1	; 0x01
    106a:	82 81       	ldd	r24, Z+2	; 0x02
    106c:	93 81       	ldd	r25, Z+3	; 0x03
    106e:	0c 5f       	subi	r16, 0xFC	; 252
    1070:	1f 4f       	sbci	r17, 0xFF	; 255
    1072:	06 c0       	rjmp	.+12     	; 0x1080 <vfprintf+0x29c>
    1074:	60 81       	ld	r22, Z
    1076:	71 81       	ldd	r23, Z+1	; 0x01
    1078:	80 e0       	ldi	r24, 0x00	; 0
    107a:	90 e0       	ldi	r25, 0x00	; 0
    107c:	0e 5f       	subi	r16, 0xFE	; 254
    107e:	1f 4f       	sbci	r17, 0xFF	; 255
    1080:	a3 01       	movw	r20, r6
    1082:	0e 94 25 09 	call	0x124a	; 0x124a <__ultoa_invert>
    1086:	88 2e       	mov	r8, r24
    1088:	86 18       	sub	r8, r6
    108a:	fb 2d       	mov	r31, r11
    108c:	ff 77       	andi	r31, 0x7F	; 127
    108e:	3f 2e       	mov	r3, r31
    1090:	36 fe       	sbrs	r3, 6
    1092:	0d c0       	rjmp	.+26     	; 0x10ae <vfprintf+0x2ca>
    1094:	23 2d       	mov	r18, r3
    1096:	2e 7f       	andi	r18, 0xFE	; 254
    1098:	a2 2e       	mov	r10, r18
    109a:	89 14       	cp	r8, r9
    109c:	58 f4       	brcc	.+22     	; 0x10b4 <vfprintf+0x2d0>
    109e:	34 fe       	sbrs	r3, 4
    10a0:	0b c0       	rjmp	.+22     	; 0x10b8 <vfprintf+0x2d4>
    10a2:	32 fc       	sbrc	r3, 2
    10a4:	09 c0       	rjmp	.+18     	; 0x10b8 <vfprintf+0x2d4>
    10a6:	83 2d       	mov	r24, r3
    10a8:	8e 7e       	andi	r24, 0xEE	; 238
    10aa:	a8 2e       	mov	r10, r24
    10ac:	05 c0       	rjmp	.+10     	; 0x10b8 <vfprintf+0x2d4>
    10ae:	b8 2c       	mov	r11, r8
    10b0:	a3 2c       	mov	r10, r3
    10b2:	03 c0       	rjmp	.+6      	; 0x10ba <vfprintf+0x2d6>
    10b4:	b8 2c       	mov	r11, r8
    10b6:	01 c0       	rjmp	.+2      	; 0x10ba <vfprintf+0x2d6>
    10b8:	b9 2c       	mov	r11, r9
    10ba:	a4 fe       	sbrs	r10, 4
    10bc:	0f c0       	rjmp	.+30     	; 0x10dc <vfprintf+0x2f8>
    10be:	fe 01       	movw	r30, r28
    10c0:	e8 0d       	add	r30, r8
    10c2:	f1 1d       	adc	r31, r1
    10c4:	80 81       	ld	r24, Z
    10c6:	80 33       	cpi	r24, 0x30	; 48
    10c8:	21 f4       	brne	.+8      	; 0x10d2 <vfprintf+0x2ee>
    10ca:	9a 2d       	mov	r25, r10
    10cc:	99 7e       	andi	r25, 0xE9	; 233
    10ce:	a9 2e       	mov	r10, r25
    10d0:	09 c0       	rjmp	.+18     	; 0x10e4 <vfprintf+0x300>
    10d2:	a2 fe       	sbrs	r10, 2
    10d4:	06 c0       	rjmp	.+12     	; 0x10e2 <vfprintf+0x2fe>
    10d6:	b3 94       	inc	r11
    10d8:	b3 94       	inc	r11
    10da:	04 c0       	rjmp	.+8      	; 0x10e4 <vfprintf+0x300>
    10dc:	8a 2d       	mov	r24, r10
    10de:	86 78       	andi	r24, 0x86	; 134
    10e0:	09 f0       	breq	.+2      	; 0x10e4 <vfprintf+0x300>
    10e2:	b3 94       	inc	r11
    10e4:	a3 fc       	sbrc	r10, 3
    10e6:	11 c0       	rjmp	.+34     	; 0x110a <vfprintf+0x326>
    10e8:	a0 fe       	sbrs	r10, 0
    10ea:	06 c0       	rjmp	.+12     	; 0x10f8 <vfprintf+0x314>
    10ec:	b2 14       	cp	r11, r2
    10ee:	88 f4       	brcc	.+34     	; 0x1112 <vfprintf+0x32e>
    10f0:	28 0c       	add	r2, r8
    10f2:	92 2c       	mov	r9, r2
    10f4:	9b 18       	sub	r9, r11
    10f6:	0e c0       	rjmp	.+28     	; 0x1114 <vfprintf+0x330>
    10f8:	b2 14       	cp	r11, r2
    10fa:	60 f4       	brcc	.+24     	; 0x1114 <vfprintf+0x330>
    10fc:	b6 01       	movw	r22, r12
    10fe:	80 e2       	ldi	r24, 0x20	; 32
    1100:	90 e0       	ldi	r25, 0x00	; 0
    1102:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <fputc>
    1106:	b3 94       	inc	r11
    1108:	f7 cf       	rjmp	.-18     	; 0x10f8 <vfprintf+0x314>
    110a:	b2 14       	cp	r11, r2
    110c:	18 f4       	brcc	.+6      	; 0x1114 <vfprintf+0x330>
    110e:	2b 18       	sub	r2, r11
    1110:	02 c0       	rjmp	.+4      	; 0x1116 <vfprintf+0x332>
    1112:	98 2c       	mov	r9, r8
    1114:	21 2c       	mov	r2, r1
    1116:	a4 fe       	sbrs	r10, 4
    1118:	10 c0       	rjmp	.+32     	; 0x113a <vfprintf+0x356>
    111a:	b6 01       	movw	r22, r12
    111c:	80 e3       	ldi	r24, 0x30	; 48
    111e:	90 e0       	ldi	r25, 0x00	; 0
    1120:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <fputc>
    1124:	a2 fe       	sbrs	r10, 2
    1126:	17 c0       	rjmp	.+46     	; 0x1156 <vfprintf+0x372>
    1128:	a1 fc       	sbrc	r10, 1
    112a:	03 c0       	rjmp	.+6      	; 0x1132 <vfprintf+0x34e>
    112c:	88 e7       	ldi	r24, 0x78	; 120
    112e:	90 e0       	ldi	r25, 0x00	; 0
    1130:	02 c0       	rjmp	.+4      	; 0x1136 <vfprintf+0x352>
    1132:	88 e5       	ldi	r24, 0x58	; 88
    1134:	90 e0       	ldi	r25, 0x00	; 0
    1136:	b6 01       	movw	r22, r12
    1138:	0c c0       	rjmp	.+24     	; 0x1152 <vfprintf+0x36e>
    113a:	8a 2d       	mov	r24, r10
    113c:	86 78       	andi	r24, 0x86	; 134
    113e:	59 f0       	breq	.+22     	; 0x1156 <vfprintf+0x372>
    1140:	a1 fe       	sbrs	r10, 1
    1142:	02 c0       	rjmp	.+4      	; 0x1148 <vfprintf+0x364>
    1144:	8b e2       	ldi	r24, 0x2B	; 43
    1146:	01 c0       	rjmp	.+2      	; 0x114a <vfprintf+0x366>
    1148:	80 e2       	ldi	r24, 0x20	; 32
    114a:	a7 fc       	sbrc	r10, 7
    114c:	8d e2       	ldi	r24, 0x2D	; 45
    114e:	b6 01       	movw	r22, r12
    1150:	90 e0       	ldi	r25, 0x00	; 0
    1152:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <fputc>
    1156:	89 14       	cp	r8, r9
    1158:	38 f4       	brcc	.+14     	; 0x1168 <vfprintf+0x384>
    115a:	b6 01       	movw	r22, r12
    115c:	80 e3       	ldi	r24, 0x30	; 48
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <fputc>
    1164:	9a 94       	dec	r9
    1166:	f7 cf       	rjmp	.-18     	; 0x1156 <vfprintf+0x372>
    1168:	8a 94       	dec	r8
    116a:	f3 01       	movw	r30, r6
    116c:	e8 0d       	add	r30, r8
    116e:	f1 1d       	adc	r31, r1
    1170:	80 81       	ld	r24, Z
    1172:	b6 01       	movw	r22, r12
    1174:	90 e0       	ldi	r25, 0x00	; 0
    1176:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <fputc>
    117a:	81 10       	cpse	r8, r1
    117c:	f5 cf       	rjmp	.-22     	; 0x1168 <vfprintf+0x384>
    117e:	22 20       	and	r2, r2
    1180:	09 f4       	brne	.+2      	; 0x1184 <vfprintf+0x3a0>
    1182:	42 ce       	rjmp	.-892    	; 0xe08 <vfprintf+0x24>
    1184:	b6 01       	movw	r22, r12
    1186:	80 e2       	ldi	r24, 0x20	; 32
    1188:	90 e0       	ldi	r25, 0x00	; 0
    118a:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <fputc>
    118e:	2a 94       	dec	r2
    1190:	f6 cf       	rjmp	.-20     	; 0x117e <vfprintf+0x39a>
    1192:	f6 01       	movw	r30, r12
    1194:	86 81       	ldd	r24, Z+6	; 0x06
    1196:	97 81       	ldd	r25, Z+7	; 0x07
    1198:	02 c0       	rjmp	.+4      	; 0x119e <vfprintf+0x3ba>
    119a:	8f ef       	ldi	r24, 0xFF	; 255
    119c:	9f ef       	ldi	r25, 0xFF	; 255
    119e:	2b 96       	adiw	r28, 0x0b	; 11
    11a0:	e2 e1       	ldi	r30, 0x12	; 18
    11a2:	0c 94 a2 09 	jmp	0x1344	; 0x1344 <__epilogue_restores__>

000011a6 <strnlen_P>:
    11a6:	fc 01       	movw	r30, r24
    11a8:	05 90       	lpm	r0, Z+
    11aa:	61 50       	subi	r22, 0x01	; 1
    11ac:	70 40       	sbci	r23, 0x00	; 0
    11ae:	01 10       	cpse	r0, r1
    11b0:	d8 f7       	brcc	.-10     	; 0x11a8 <strnlen_P+0x2>
    11b2:	80 95       	com	r24
    11b4:	90 95       	com	r25
    11b6:	8e 0f       	add	r24, r30
    11b8:	9f 1f       	adc	r25, r31
    11ba:	08 95       	ret

000011bc <strnlen>:
    11bc:	fc 01       	movw	r30, r24
    11be:	61 50       	subi	r22, 0x01	; 1
    11c0:	70 40       	sbci	r23, 0x00	; 0
    11c2:	01 90       	ld	r0, Z+
    11c4:	01 10       	cpse	r0, r1
    11c6:	d8 f7       	brcc	.-10     	; 0x11be <strnlen+0x2>
    11c8:	80 95       	com	r24
    11ca:	90 95       	com	r25
    11cc:	8e 0f       	add	r24, r30
    11ce:	9f 1f       	adc	r25, r31
    11d0:	08 95       	ret

000011d2 <fputc>:
    11d2:	0f 93       	push	r16
    11d4:	1f 93       	push	r17
    11d6:	cf 93       	push	r28
    11d8:	df 93       	push	r29
    11da:	fb 01       	movw	r30, r22
    11dc:	23 81       	ldd	r18, Z+3	; 0x03
    11de:	21 fd       	sbrc	r18, 1
    11e0:	03 c0       	rjmp	.+6      	; 0x11e8 <fputc+0x16>
    11e2:	8f ef       	ldi	r24, 0xFF	; 255
    11e4:	9f ef       	ldi	r25, 0xFF	; 255
    11e6:	2c c0       	rjmp	.+88     	; 0x1240 <fputc+0x6e>
    11e8:	22 ff       	sbrs	r18, 2
    11ea:	16 c0       	rjmp	.+44     	; 0x1218 <fputc+0x46>
    11ec:	46 81       	ldd	r20, Z+6	; 0x06
    11ee:	57 81       	ldd	r21, Z+7	; 0x07
    11f0:	24 81       	ldd	r18, Z+4	; 0x04
    11f2:	35 81       	ldd	r19, Z+5	; 0x05
    11f4:	42 17       	cp	r20, r18
    11f6:	53 07       	cpc	r21, r19
    11f8:	44 f4       	brge	.+16     	; 0x120a <fputc+0x38>
    11fa:	a0 81       	ld	r26, Z
    11fc:	b1 81       	ldd	r27, Z+1	; 0x01
    11fe:	9d 01       	movw	r18, r26
    1200:	2f 5f       	subi	r18, 0xFF	; 255
    1202:	3f 4f       	sbci	r19, 0xFF	; 255
    1204:	20 83       	st	Z, r18
    1206:	31 83       	std	Z+1, r19	; 0x01
    1208:	8c 93       	st	X, r24
    120a:	26 81       	ldd	r18, Z+6	; 0x06
    120c:	37 81       	ldd	r19, Z+7	; 0x07
    120e:	2f 5f       	subi	r18, 0xFF	; 255
    1210:	3f 4f       	sbci	r19, 0xFF	; 255
    1212:	26 83       	std	Z+6, r18	; 0x06
    1214:	37 83       	std	Z+7, r19	; 0x07
    1216:	14 c0       	rjmp	.+40     	; 0x1240 <fputc+0x6e>
    1218:	8b 01       	movw	r16, r22
    121a:	ec 01       	movw	r28, r24
    121c:	fb 01       	movw	r30, r22
    121e:	00 84       	ldd	r0, Z+8	; 0x08
    1220:	f1 85       	ldd	r31, Z+9	; 0x09
    1222:	e0 2d       	mov	r30, r0
    1224:	09 95       	icall
    1226:	89 2b       	or	r24, r25
    1228:	e1 f6       	brne	.-72     	; 0x11e2 <fputc+0x10>
    122a:	d8 01       	movw	r26, r16
    122c:	16 96       	adiw	r26, 0x06	; 6
    122e:	8d 91       	ld	r24, X+
    1230:	9c 91       	ld	r25, X
    1232:	17 97       	sbiw	r26, 0x07	; 7
    1234:	01 96       	adiw	r24, 0x01	; 1
    1236:	16 96       	adiw	r26, 0x06	; 6
    1238:	8d 93       	st	X+, r24
    123a:	9c 93       	st	X, r25
    123c:	17 97       	sbiw	r26, 0x07	; 7
    123e:	ce 01       	movw	r24, r28
    1240:	df 91       	pop	r29
    1242:	cf 91       	pop	r28
    1244:	1f 91       	pop	r17
    1246:	0f 91       	pop	r16
    1248:	08 95       	ret

0000124a <__ultoa_invert>:
    124a:	fa 01       	movw	r30, r20
    124c:	aa 27       	eor	r26, r26
    124e:	28 30       	cpi	r18, 0x08	; 8
    1250:	51 f1       	breq	.+84     	; 0x12a6 <__ultoa_invert+0x5c>
    1252:	20 31       	cpi	r18, 0x10	; 16
    1254:	81 f1       	breq	.+96     	; 0x12b6 <__ultoa_invert+0x6c>
    1256:	e8 94       	clt
    1258:	6f 93       	push	r22
    125a:	6e 7f       	andi	r22, 0xFE	; 254
    125c:	6e 5f       	subi	r22, 0xFE	; 254
    125e:	7f 4f       	sbci	r23, 0xFF	; 255
    1260:	8f 4f       	sbci	r24, 0xFF	; 255
    1262:	9f 4f       	sbci	r25, 0xFF	; 255
    1264:	af 4f       	sbci	r26, 0xFF	; 255
    1266:	b1 e0       	ldi	r27, 0x01	; 1
    1268:	3e d0       	rcall	.+124    	; 0x12e6 <__ultoa_invert+0x9c>
    126a:	b4 e0       	ldi	r27, 0x04	; 4
    126c:	3c d0       	rcall	.+120    	; 0x12e6 <__ultoa_invert+0x9c>
    126e:	67 0f       	add	r22, r23
    1270:	78 1f       	adc	r23, r24
    1272:	89 1f       	adc	r24, r25
    1274:	9a 1f       	adc	r25, r26
    1276:	a1 1d       	adc	r26, r1
    1278:	68 0f       	add	r22, r24
    127a:	79 1f       	adc	r23, r25
    127c:	8a 1f       	adc	r24, r26
    127e:	91 1d       	adc	r25, r1
    1280:	a1 1d       	adc	r26, r1
    1282:	6a 0f       	add	r22, r26
    1284:	71 1d       	adc	r23, r1
    1286:	81 1d       	adc	r24, r1
    1288:	91 1d       	adc	r25, r1
    128a:	a1 1d       	adc	r26, r1
    128c:	20 d0       	rcall	.+64     	; 0x12ce <__ultoa_invert+0x84>
    128e:	09 f4       	brne	.+2      	; 0x1292 <__ultoa_invert+0x48>
    1290:	68 94       	set
    1292:	3f 91       	pop	r19
    1294:	2a e0       	ldi	r18, 0x0A	; 10
    1296:	26 9f       	mul	r18, r22
    1298:	11 24       	eor	r1, r1
    129a:	30 19       	sub	r19, r0
    129c:	30 5d       	subi	r19, 0xD0	; 208
    129e:	31 93       	st	Z+, r19
    12a0:	de f6       	brtc	.-74     	; 0x1258 <__ultoa_invert+0xe>
    12a2:	cf 01       	movw	r24, r30
    12a4:	08 95       	ret
    12a6:	46 2f       	mov	r20, r22
    12a8:	47 70       	andi	r20, 0x07	; 7
    12aa:	40 5d       	subi	r20, 0xD0	; 208
    12ac:	41 93       	st	Z+, r20
    12ae:	b3 e0       	ldi	r27, 0x03	; 3
    12b0:	0f d0       	rcall	.+30     	; 0x12d0 <__ultoa_invert+0x86>
    12b2:	c9 f7       	brne	.-14     	; 0x12a6 <__ultoa_invert+0x5c>
    12b4:	f6 cf       	rjmp	.-20     	; 0x12a2 <__ultoa_invert+0x58>
    12b6:	46 2f       	mov	r20, r22
    12b8:	4f 70       	andi	r20, 0x0F	; 15
    12ba:	40 5d       	subi	r20, 0xD0	; 208
    12bc:	4a 33       	cpi	r20, 0x3A	; 58
    12be:	18 f0       	brcs	.+6      	; 0x12c6 <__ultoa_invert+0x7c>
    12c0:	49 5d       	subi	r20, 0xD9	; 217
    12c2:	31 fd       	sbrc	r19, 1
    12c4:	40 52       	subi	r20, 0x20	; 32
    12c6:	41 93       	st	Z+, r20
    12c8:	02 d0       	rcall	.+4      	; 0x12ce <__ultoa_invert+0x84>
    12ca:	a9 f7       	brne	.-22     	; 0x12b6 <__ultoa_invert+0x6c>
    12cc:	ea cf       	rjmp	.-44     	; 0x12a2 <__ultoa_invert+0x58>
    12ce:	b4 e0       	ldi	r27, 0x04	; 4
    12d0:	a6 95       	lsr	r26
    12d2:	97 95       	ror	r25
    12d4:	87 95       	ror	r24
    12d6:	77 95       	ror	r23
    12d8:	67 95       	ror	r22
    12da:	ba 95       	dec	r27
    12dc:	c9 f7       	brne	.-14     	; 0x12d0 <__ultoa_invert+0x86>
    12de:	00 97       	sbiw	r24, 0x00	; 0
    12e0:	61 05       	cpc	r22, r1
    12e2:	71 05       	cpc	r23, r1
    12e4:	08 95       	ret
    12e6:	9b 01       	movw	r18, r22
    12e8:	ac 01       	movw	r20, r24
    12ea:	0a 2e       	mov	r0, r26
    12ec:	06 94       	lsr	r0
    12ee:	57 95       	ror	r21
    12f0:	47 95       	ror	r20
    12f2:	37 95       	ror	r19
    12f4:	27 95       	ror	r18
    12f6:	ba 95       	dec	r27
    12f8:	c9 f7       	brne	.-14     	; 0x12ec <__ultoa_invert+0xa2>
    12fa:	62 0f       	add	r22, r18
    12fc:	73 1f       	adc	r23, r19
    12fe:	84 1f       	adc	r24, r20
    1300:	95 1f       	adc	r25, r21
    1302:	a0 1d       	adc	r26, r0
    1304:	08 95       	ret

00001306 <ccp_write_io>:
    1306:	dc 01       	movw	r26, r24
    1308:	28 ed       	ldi	r18, 0xD8	; 216
    130a:	20 93 34 00 	sts	0x0034, r18	; 0x800034 <crc6_table+0x7f6bbc>
    130e:	6c 93       	st	X, r22
    1310:	08 95       	ret

00001312 <__prologue_saves__>:
    1312:	2f 92       	push	r2
    1314:	3f 92       	push	r3
    1316:	4f 92       	push	r4
    1318:	5f 92       	push	r5
    131a:	6f 92       	push	r6
    131c:	7f 92       	push	r7
    131e:	8f 92       	push	r8
    1320:	9f 92       	push	r9
    1322:	af 92       	push	r10
    1324:	bf 92       	push	r11
    1326:	cf 92       	push	r12
    1328:	df 92       	push	r13
    132a:	ef 92       	push	r14
    132c:	ff 92       	push	r15
    132e:	0f 93       	push	r16
    1330:	1f 93       	push	r17
    1332:	cf 93       	push	r28
    1334:	df 93       	push	r29
    1336:	cd b7       	in	r28, 0x3d	; 61
    1338:	de b7       	in	r29, 0x3e	; 62
    133a:	ca 1b       	sub	r28, r26
    133c:	db 0b       	sbc	r29, r27
    133e:	cd bf       	out	0x3d, r28	; 61
    1340:	de bf       	out	0x3e, r29	; 62
    1342:	09 94       	ijmp

00001344 <__epilogue_restores__>:
    1344:	2a 88       	ldd	r2, Y+18	; 0x12
    1346:	39 88       	ldd	r3, Y+17	; 0x11
    1348:	48 88       	ldd	r4, Y+16	; 0x10
    134a:	5f 84       	ldd	r5, Y+15	; 0x0f
    134c:	6e 84       	ldd	r6, Y+14	; 0x0e
    134e:	7d 84       	ldd	r7, Y+13	; 0x0d
    1350:	8c 84       	ldd	r8, Y+12	; 0x0c
    1352:	9b 84       	ldd	r9, Y+11	; 0x0b
    1354:	aa 84       	ldd	r10, Y+10	; 0x0a
    1356:	b9 84       	ldd	r11, Y+9	; 0x09
    1358:	c8 84       	ldd	r12, Y+8	; 0x08
    135a:	df 80       	ldd	r13, Y+7	; 0x07
    135c:	ee 80       	ldd	r14, Y+6	; 0x06
    135e:	fd 80       	ldd	r15, Y+5	; 0x05
    1360:	0c 81       	ldd	r16, Y+4	; 0x04
    1362:	1b 81       	ldd	r17, Y+3	; 0x03
    1364:	aa 81       	ldd	r26, Y+2	; 0x02
    1366:	b9 81       	ldd	r27, Y+1	; 0x01
    1368:	ce 0f       	add	r28, r30
    136a:	d1 1d       	adc	r29, r1
    136c:	cd bf       	out	0x3d, r28	; 61
    136e:	de bf       	out	0x3e, r29	; 62
    1370:	ed 01       	movw	r28, r26
    1372:	08 95       	ret

00001374 <_exit>:
    1374:	f8 94       	cli

00001376 <__stop_program>:
    1376:	ff cf       	rjmp	.-2      	; 0x1376 <__stop_program>
